<?xml version="1.0" encoding="UTF-8"?>
<Version> date 06/29/17 </Version> 
<Platform> Project ICL </Platform> 
<BspecSequence>
  <Subsequences>
    <Subsequence Name="INITIALIZE_DISPLAY">
      <Register Name="NDE_RSTWRN_OPT" Fields="RST PCH Handshake En" Action="WRITE" Value="1"/>
      <Register Name="PHY_MISC" Fields="DE to IO Comp Pwr Down" Action="WRITE" Value="0"/>
      <Register Name="PHY_MISC" Fields="DE to IO Comp Pwr Down" Action="WRITE" Value="0"/>
      <Register Name="PORT_COMP_DW0" Fields="Periodic Comp Counter" Action="WRITE" Value="001" Optional="Y"/>
      <Register Name="PORT_COMP_DW0" Fields="Periodic Comp Counter" Action="WRITE" Value="001" Optional="Y"/>
      <Register Name="PORT_COMP_DW1" Action="WRITE"/>
      <Register Name="PORT_COMP_DW1" Action="WRITE"/>
      <Register Name="PORT_COMP_DW9" Action="WRITE"/>
      <Register Name="PORT_COMP_DW9" Action="WRITE"/>
      <Register Name="PORT_COMP_DW10" Action="WRITE"/>
      <Register Name="PORT_COMP_DW10" Action="WRITE"/>
      <Register Name="PORT_COMP_DW0" Fields="Comp Init" Action="WRITE" Value="1"/>
      <Register Name="PORT_COMP_DW0" Fields="Comp Init" Action="WRITE" Value="1"/>
      <Register Name="PORT_CL_DW5" Fields="CL Power Down Enable" Action="WRITE" Value="1"/>
      <Register Name="PORT_CL_DW5" Fields="CL Power Down Enable" Action="WRITE" Value="1"/>
      <Register Name="FUSE_STATUS" Fields="Fuse PG0 Distribution Status" Action="POLL" Value="1" Timeout="5us"/>
    </Subsequence>
    <Subsequence Name="ENABLE_PG1">
      <Register Name="PWR_WELL_CTL" Fields="Power Well 1 Request" Action="WRITE" Value="1"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX A IO Power Request" Action="WRITE"/>
      <Register Name="PORT_CL_DW12" Fields="Lane Enable AUX" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX B IO Power Request" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW12" Fields="Lane Enable AUX" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX C IO Power Request" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW12" Fields="Lane Enable AUX" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX D IO Power Request" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW12" Fields="Lane Enable AUX" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX E IO Power Request" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW12" Fields="Lane Enable AUX" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX F IO Power Request" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW12" Fields="Lane Enable AUX" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX TBT1 IO Power Request" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW12" Fields="Lane Enable AUX" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX TBT2 IO Power Request" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW12" Fields="Lane Enable AUX" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX TBT3 IO Power Request" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW12" Fields="Lane Enable AUX" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX TBT4 IO Power Request" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW12" Fields="Lane Enable AUX" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="PWR_WELL_CTL" Fields="Power Well 1 State" Action="POLL" Value="1" Timeout="10us"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX A IO Power State" Action="POLL" Timeout="10us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX B IO Power State" Action="POLL" Timeout="10us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX C IO Power State" Action="POLL" Timeout="10us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX D IO Power State" Action="POLL" Timeout="10us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX E IO Power State" Action="POLL" Timeout="10us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX F IO Power State" Action="POLL" Timeout="10us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX TBT1 IO Power State" Action="POLL" Timeout="10us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX TBT2 IO Power State" Action="POLL" Timeout="10us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX TBT3 IO Power State" Action="POLL" Timeout="10us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_AUX" Fields="AUX TBT4 IO Power State" Action="POLL" Timeout="10us" Optional="Y"/>
      <Register Name="FUSE_STATUS" Fields="Fuse PG1 Distribution Status" Action="POLL" Value="1" Timeout="5us"/>
    </Subsequence>
    <Subsequence Name="ENABLE_PG1_DSI">
      <Register Name="PWR_WELL_CTL" Fields="Power Well 1 Request" Action="WRITE" Value="1"/>
      <Register Name="PWR_WELL_CTL" Fields="Power Well 1 State" Action="POLL" Value="1" Timeout="10us"/>
      <Register Name="FUSE_STATUS" Fields="Fuse PG1 Distribution Status" Action="POLL" Value="1" Timeout="5us"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_CDCLK">
      <Register Name="CDCLK_PLL_ENABLE" Fields="PLL Ratio" Action="WRITE"/>
      <Register Name="CDCLK_PLL_ENABLE" Fields="PLL Enable" Action="WRITE" Value="1"/>
      <Register Name="CDCLK_PLL_ENABLE" Fields="PLL Lock" Action="POLL" Value="1" Timeout="200us"/>
      <Register Name="CDCLK_CTL" Fields="[CD2X Divider Select;CD Frequency Decimal]" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="ENABLE_DBUF">
      <Register Name="DBUF_CTL" Fields="DBUF Power Request" Action="WRITE" Value="1"/>
      <Register Name="DBUF_CTL" Fields="DBUF Power State" Action="POLL" Value="1" Timeout="10us"/>
    </Subsequence>
    <Subsequence Name="ENABLE_LANE">
      <Register Name="DDI_BUF_CTL" Action="WRITE"/>
      <Register Name="DSS_CTL1" Action="WRITE" Optional="Y"/>
      <Register Name="DSS_CTL2" Action="WRITE" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_PG2">
      <Register Name="PWR_WELL_CTL" Fields="Power Well 2 Request" Action="WRITE" Value="1"/>
      <Register Name="PWR_WELL_CTL" Fields="Power Well 2 State" Action="POLL" Value="1" Timeout="20us"/>
      <Register Name="FUSE_STATUS" Fields="Fuse PG2 Distribution Status" Action="POLL" Value="1" Timeout="1us" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_PG3">
      <Register Name="PWR_WELL_CTL" Fields="Power Well 3 Request" Action="WRITE" Value="1"/>
      <Register Name="PWR_WELL_CTL" Fields="Power Well 3 State" Action="POLL" Value="1" Timeout="20us"/>
      <Register Name="FUSE_STATUS" Fields="Fuse PG3 Distribution Status" Action="POLL" Value="1" Timeout="1us" Optional="Y"/>
      <Register Name="DDI_BUF_CTL" Action="WRITE" Optional="Y"/>
      <Register Name="VGA_CONTROL" Action="WRITE" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_PG4">
      <Register Name="PWR_WELL_CTL" Fields="Power Well 4 Request" Action="WRITE" Value="1"/>
      <Register Name="PWR_WELL_CTL" Fields="Power Well 4 State" Action="POLL" Value="1" Timeout="20us" Optional="Y"/>
      <Register Name="FUSE_STATUS" Fields="Fuse PG4 Distribution Status" Action="POLL" Value="1" Timeout="1us" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_IO">
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_FIA">
      <Register Name="DSS_CTL1" Action="WRITE" Optional="Y"/>
      <Register Name="DSS_CTL2" Action="WRITE" Optional="Y"/>
      <Register Name="GRP_DSC" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DFLEXOLEN1" Action="WRITE"/>
      <Register Name="PORT_TX_DFLEXNPCPMS" Action="WRITE"/>
      <Register Name="PORT_TX_DFLEXPCPROE1" Action="WRITE"/>
      <Register Name="PORT_TX_DFLEXPCPMS1" Action="WRITE"/>
      <Register Name="PORT_TX_DFLEXPLL1S" Action="POLL" Value="0"/>
      <Register Name="PORT_TX_DFLEXPLL2S" Action="POLL" Value="0"/>
      <Register Name="PORT_TX_DFLEXPCPROE1" Action="WRITE"/>
      <Register Name="PORT_TX_DFLEXPCPROIP1" Action="POLL"/>
      <Register Name="PORT_TX_DFLEXOLEN1" Action="WRITE"/>
      <Register Name="PORT_TX_DFLEXUSSRTOE" Action="WRITE"/>
      <Register Name="PORT_TX_DFLEXDPPMS" Action="WRITE" Value="1"/>
      <Register Name="PORT_TX_DFLEXDPMLE1" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL">
      <Register Name="DPLL_ENABLE" Fields="Power Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="Power State" Action="POLL" Value="1"/>
      <Register Name="MG_PLL_TDC_COLDST_BIAS" Fields="i_coldstart" Action="WRITE" Value="1"/>
      <Register Name="MG_REFCLKIN_CTL" Action="WRITE"/>
      <Register Name="MG_CLKTOP_CORECLKCTL1" Action="WRITE"/>
      <Register Name="MG_CLKTOP_HSCLKCTL" Action="WRITE"/>
      <Register Name="MG_PLL_DIV0" Fields="i_direct_pin_if_en" Action="WRITE" Value="0"/>
      <Register Name="MG_PLL_DIV1" Action="WRITE"/>
      <Register Name="MG_PLL_LF" Action="WRITE"/>
      <Register Name="MG_PLL_FRAC_LOCK" Action="WRITE"/>
      <Register Name="MG_PLL_SSC" Action="WRITE"/>
      <Register Name="MG_PLL_BIAS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_PLL_TDC_COLDST_BIAS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_PLL_FRAC_LOCK" Action="READ" Optional="Y"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Lock" Action="POLL" Value="1"/>
      <Register Name="DDI_CLK_SEL" Action="WRITE"/>
      <Register Name="DPCLKA_CFGCR0" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_CCU_PLL">
      <Register Name="DPLL_ENABLE" Fields="Power Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="Power State" Action="POLL" Value="1"/>
      <Register Name="DPLL_CFGCR0" Action="WRITE"/>
      <Register Name="DPLL_CFGCR1" Action="WRITE"/>
      <Register Name="DPLL_CFGCR0" Action="READ"/>
      <Register Name="DPLL_CFGCR1" Action="READ"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Lock" Action="POLL" Value="1"/>
      <Register Name="DPCLKA_CFGCR0" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_TBT_PLL">
      <Register Name="DPLL_ENABLE" Fields="Power Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="Power State" Action="POLL" Value="1"/>
      <Register Name="DPLL_CFGCR0" Action="WRITE"/>
      <Register Name="DPLL_CFGCR1" Action="WRITE"/>
      <Register Name="DPLL_CFGCR1" Action="READ"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Lock" Action="POLL" Value="1"/>
      <Register Name="DDI_CLK_SEL" Action="WRITE"/>
      <Register Name="DPCLKA_CFGCR0" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_MG_PHY_HDMI_PLL">
      <Register Name="DPLL_ENABLE" Fields="Power Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="Power State" Action="POLL" Value="1"/>
      <Register Name="MG_REFCLKIN_CTL" Action="WRITE"/>
      <Register Name="MG_CLKTOP_CORECLKCTL1" Action="WRITE"/>
      <Register Name="MG_CLKTOP_HSCLKCTL" Fields="od_clktop_coreclk_inputsel" Action="WRITE" Value="1"/>
      <Register Name="MG_PLL_DIV0" Fields="i_direct_pin_if_en" Action="WRITE" Value="0"/>
      <Register Name="MG_PLL_DIV1" Action="WRITE"/>
      <Register Name="MG_PLL_LF" Action="WRITE"/>
      <Register Name="MG_PLL_FRAC_LOCK" Action="WRITE"/>
      <Register Name="MG_PLL_SSC" Action="WRITE"/>
      <Register Name="MG_PLL_BIAS" Action="WRITE"/>
      <Register Name="MG_PLL_TDC_COLDST_BIAS" Action="WRITE"/>
      <Register Name="MG_PLL_FRAC_LOCK" Action="READ"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Lock" Action="POLL" Value="1"/>
      <Register Name="DDI_CLK_SEL" Action="WRITE"/>
      <Register Name="DPCLKA_CFGCR0" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_MIPI_PLL_SINGLE_LINK">
      <Register Name="DPLL_ENABLE" Fields="Power Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="Power State" Action="POLL" Value="1"/>
      <Register Name="DPLL_CFGCR0" Action="WRITE"/>
      <Register Name="DPLL_CFGCR1" Action="WRITE"/>
      <Register Name="DPLL_CFGCR0" Action="READ"/>
      <Register Name="DPLL_CFGCR1" Action="READ"/>
      <Register Name="DPCLKA_CFGCR0" Action="WRITE"/>
      <Register Name="DPCLKA_CFGCR0" Action="READ"/>
      <Register Name="DSI_ESC_CLK_DIV" Action="WRITE"/>
      <Register Name="DPHY_ESC_CLK_DIV" Action="WRITE"/>
      <Register Name="DSI_ESC_CLK_DIV" Action="READ"/>
      <Register Name="DPHY_ESC_CLK_DIV" Action="READ"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Lock" Action="POLL" Value="1"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK">
      <Register Name="DPLL_ENABLE" Fields="Power Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="Power State" Action="POLL" Value="1"/>
      <Register Name="DPLL_CFGCR0" Action="WRITE"/>
      <Register Name="DPLL_CFGCR1" Action="WRITE"/>
      <Register Name="DPLL_CFGCR0" Action="READ"/>
      <Register Name="DPLL_CFGCR1" Action="READ"/>
      <Register Name="DPCLKA_CFGCR0" Action="WRITE"/>
      <Register Name="DPCLKA_CFGCR0" Action="READ"/>
      <Register Name="DSI_ESC_CLK_DIV" Action="WRITE"/>
      <Register Name="DPHY_ESC_CLK_DIV" Action="WRITE"/>
      <Register Name="DPHY_ESC_CLK_DIV" Action="WRITE"/>
      <Register Name="DSI_ESC_CLK_DIV" Action="READ"/>
      <Register Name="DPHY_ESC_CLK_DIV" Action="READ"/>
      <Register Name="DPHY_ESC_CLK_DIV" Action="READ"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Lock" Action="POLL" Value="1"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK_LP_MODE">
      <Register Name="DPLL_ENABLE" Fields="Power Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="Power State" Action="POLL" Value="1"/>
      <Register Name="DPLL_CFGCR0" Action="WRITE"/>
      <Register Name="DPLL_CFGCR1" Action="WRITE"/>
      <Register Name="DPLL_CFGCR0" Action="READ"/>
      <Register Name="DPLL_CFGCR1" Action="READ"/>
      <Register Name="DPCLKA_CFGCR0" Action="WRITE"/>
      <Register Name="DPCLKA_CFGCR0" Action="READ"/>
      <Register Name="DSI_ESC_CLK_DIV" Action="WRITE"/>
      <Register Name="DPHY_ESC_CLK_DIV" Action="WRITE"/>
      <Register Name="DSI_ESC_CLK_DIV" Action="READ"/>
      <Register Name="DPHY_ESC_CLK_DIV" Action="READ"/>
      <Register Name="DSI_ESC_CLK_DIV" Action="WRITE"/>
      <Register Name="DPHY_ESC_CLK_DIV" Action="WRITE"/>
      <Register Name="DSI_ESC_CLK_DIV" Action="READ"/>
      <Register Name="DPHY_ESC_CLK_DIV" Action="READ"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Enable" Action="WRITE" Value="1"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Lock" Action="POLL" Value="1"/>
    </Subsequence>
    <Subsequence Name="TRANS_CLOCK_SEL">
      <Register Name="TRANS_CLK_SEL" Fields="Trans Clock Select" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_WM_LINETIME">
      <Register Name="WM_LINETIME" Fields="Line Time" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_PIPE_SCALAR">
      <Register Name="GRP_PIPE_SCALAR" Action="WRITE"/>
      <Register Name="PS_WIN_SZ" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_PLANE_ON">
      <Register Name="GRP_PLANE" Action="WRITE"/>
      <Register Name="PLANE_SURF" Action="WRITE"/>
      <Register Name="PLANE_COLOR_CTL" Action="WRITE" Optional="Y"/>
      <Register Name="PLANE_CTL" Fields="[Plane Enable;Source Pixel Format;Tiled Surface]" Action="WRITE" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_CURSOR_PLANE_ON">
      <Register Name="GRP_PLANE" Action="WRITE"/>
      <Register Name="CUR_BASE" Action="WRITE"/>
      <Register Name="CUR_CTL" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_KVMR_PLANE_ON">
      <Register Name="GRP_PLANE" Action="WRITE"/>
      <Register Name="MSG_MEDE_KVMR_SPR_SURF" Action="WRITE"/>
      <Register Name="MSG_MEDE_KVMR_SPR_POS" Action="WRITE"/>
      <Register Name="MSG_MEDE_KVMR_SPR_SIZE" Action="WRITE"/>
      <Register Name="MSG_MEDE_KVMR_SPR_CTL" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_PIPE">
      <Register Name="GRP_PIPE" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_PIPE_WD">
      <Register Name="TRANS_FRM_TIME" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_MN">
      <Register Name="GRP_MN" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL">
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="TRANS DDI Function Enable" Action="WRITE" Value="1"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_VRR">
      <Register Name="TRANS_VRR_VMAX" Fields="VRR Vmax" Action="WRITE"/>
      <Register Name="TRANS_VRR_VMAXSHIFT" Action="WRITE"/>
      <Register Name="TRANS_VRR_VMIN" Fields="VRR Vmin" Action="WRITE"/>
      <Register Name="TRANS_VRR_CTL" Fields="FrameStart to Pipeline Full LineCount" Action="WRITE"/>
      <Register Name="TRANS_VRR_CTL" Fields="VRR Enable" Action="WRITE" Value="1"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_PORT_SYNC_SLAVE">
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="TRANS DDI Function Enable" Action="WRITE" Value="1"/>
      <Register Name="TRANS_DDI_FUNC_CTL2" Fields="Port Sync Mode Enable" Action="WRITE" Value="1"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_PORT_SYNC_MASTER">
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="TRANS DDI Function Enable" Action="WRITE" Value="1"/>
      <Register Name="TRANS_DDI_FUNC_CTL2" Fields="Port Sync Mode Enable" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST">
      <Register Name="DP_TP_STATUS" Fields="ACT Sent Status" Action="WRITE" Value="1"/>
      <Register Name="TRANS_DDI_FUNC_CTL2" Action="WRITE" Optional="Y"/>
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="TRANS DDI Function Enable" Action="WRITE" Value="1"/>
      <Register Name="DP_TP_STATUS" Fields="ACT Sent Status" Action="POLL" Value="1" Timeout="410us"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_TRANSCODER">
      <Register Name="TRANS_CONF" Fields="Transcoder Enable" Action="WRITE" Value="1"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_TRANSCODER_PORTSYNC">
      <Register Name="TRANS_CONF" Fields="Transcoder Enable" Action="WRITE" Value="1"/>
      <Register Name="HDCP2_STATUS" Action="POLL" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Value="3"/>
      <Register Name="DP_TP_CTL" Fields="FEC Enable" Action="WRITE" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_TRANSCODER_DSI">
      <Register Name="TRANS_CONF" Fields="Transcoder Enable" Action="WRITE" Value="1"/>
      <Register Name="TRANS_CONF" Fields="Transcoder State" Action="POLL" Value="1"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_VDSC">
      <Register Name="GRP_DSC" Action="WRITE"/>
      <Register Name="DSS_CTL1" Fields="[Splitter Enable;Joiner Enable]" Action="WRITE"/>
      <Register Name="DSS_CTL2" Fields="[Left Branch VDSC Enable;Right Branch VDSC Enable]" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_VDSC_EDP">
      <Register Name="GRP_DSC" Action="WRITE" Optional="Y"/>
      <Register Name="DSS_CTL1" Fields="[Splitter Enable;Joiner Enable]" Action="WRITE"/>
      <Register Name="DSS_CTL2" Fields="[Left Branch VDSC Enable;Right Branch VDSC Enable]" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_VCPAYLOAD">
      <Register Name="DP_TP_STATUS" Action="WRITE"/>
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="DP VC Payload Allocate" Action="WRITE" Value="1"/>
    </Subsequence>
    <Subsequence Name="PROGRAM_TRANSCODER">
      <Register Name="TRANS_CONF" Fields="Transcoder Enable" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_HDMI">
      <Register Name="DDI_BUF_CTL" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1">
      <Register Name="DP_TP_CTL" Fields="[Transport Enable;DP Link Training Enable]" Action="WRITE" Value="[1;0]"/>
      <Register Name="PORT_PCS_DW1" Fields="cmnkeeper_enable" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW5" Fields="SUS Clock Config" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW2" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_CL_DW10" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="Write"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Value="3"/>
      <Register Name="DP_TP_CTL" Fields="FEC Enable" Action="WRITE" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1_LT_TCLK_SEL">
      <Register Name="DP_TP_CTL" Fields="[Transport Enable;DP Link Training Enable]" Action="WRITE" Value="[1;0]"/>
      <Register Name="PORT_PCS_DW1" Fields="cmnkeeper_enable" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW5" Fields="SUS Clock Config" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW2" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_CL_DW10" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="Write"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Value="3" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="FEC Enable" Action="WRITE" Optional="Y"/>
      <Register Name="TRANS_CLK_SEL" Fields="Trans Clock Select" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1">
      <Register Name="DP_TP_CTL" Fields="[Transport Enable;DP Link Training Enable]" Action="WRITE" Value="[1;0]"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_DP_MODE" Action="WRITE"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_DP_MODE" Action="WRITE" Optional="Y"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="Write"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Value="3"/>
      <Register Name="DP_TP_CTL" Fields="FEC Enable" Action="WRITE" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1_PORTSYNC">
      <Register Name="DP_TP_CTL" Fields="[Transport Enable;DP Link Training Enable]" Action="WRITE" Value="[1;0]"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_DP_MODE" Action="WRITE"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_DP_MODE" Action="WRITE" Optional="Y"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="Write"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
      <Register Name="DP_TP_CTL" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_HDMI_MG_PHY_TP1">
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_DP_MODE" Action="WRITE"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_DP_MODE" Action="WRITE" Optional="Y"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="Write"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1_LT_TCLK_SEL">
      <Register Name="DP_TP_CTL" Fields="[Transport Enable;DP Link Training Enable]" Action="WRITE" Value="[1;0]"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_DP_MODE" Action="WRITE"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_DP_MODE" Action="WRITE" Optional="Y"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="Write"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Value="3" Optional="Y"/>
      <Register Name="DP_TP_CTL" Fields="FEC Enable" Action="WRITE" Optional="Y"/>
      <Register Name="TRANS_CLK_SEL" Fields="Trans Clock Select" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="EXIT_COMBO_PHY_TP">
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Value="3"/>
      <Register Name="PORT_CL_DW10" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="EXIT_MG_PHY_TP">
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Value="3"/>
    </Subsequence>
    <Subsequence Name="DISABLE_PLANE">
      <Register Name="PLANE_CTL" Fields="Plane Enable" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="DISABLE_VRR">
      <Register Name="TRANS_VRR_CTL" Fields="VRR Enable" Action="WRITE" Value="0"/>
      <Register Name="TRANS_VRR_STATUS" Fields="VRR Enable Live" Action="POLL" Value="0" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="DISABLE_TRANSCODER">
      <Register Name="TRANS_CONF" Fields="Transcoder Enable" Action="WRITE" Value="0"/>
      <Register Name="TRANS_CONF" Fields="Transcoder State" Action="POLL" Value="0" Timeout="2us"/>
    </Subsequence>
    <Subsequence Name="DISABLE_TRANSCODER_DDI">
      <Register Name="TRANS_DDI_FUNC_CTL2" Fields="Port Sync Mode Enable" Action="WRITE" Value="0" Optional="Y"/>
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="TRANS DDI Function Enable" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="DISABLE_TRANSCODER_DSI">
      <Register Name="TRANS_DDI_FUNC_CTL2" Fields="Port Sync Mode Enable" Action="WRITE" Value="0" Optional="Y"/>
      <Register Name="DSS_CTL1" Action="WRITE" Value="0"/>
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="TRANS DDI Function Enable" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="DISABLE_TRANSCODER_WD">
      <Register Name="TRANS_WD_FUNC_CTL" Fields="WD Function Enable" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="DISABLE_TRANSCODER_CLOCK">
      <Register Name="TRANS_CLK_SEL" Fields="Trans Clock Select" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="DISABLE_DDI_HDMI">
      <Register Name="DDI_BUF_CTL" Fields="DDI Buffer Enable" Action="WRITE" Value="0"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="1" Timeout="8us"/>
    </Subsequence>
    <Subsequence Name="DISABLE_DDI_DP">
      <Register Name="DDI_BUF_CTL" Fields="DDI Buffer Enable" Action="WRITE" Value="0"/>
      <Register Name="DP_TP_CTL" Fields="Transport Enable" Action="WRITE" Value="0"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="1" Timeout="8us"/>
    </Subsequence>
    <Subsequence Name="DISABLE_VC">
      <Register Name="DP_TP_STATUS" Fields="ACT Sent Status" Action="WRITE" Value="1"/>
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="DP VC Payload Allocate" Action="WRITE" Value="0"/>
      <Register Name="DP_TP_STATUS" Fields="ACT Sent Status" Action="POLL" Value="1"/>
    </Subsequence>
    <Subsequence Name="DISABLE_IO">
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="DISABLE_PORT_PLL">
      <Register Name="DPLL_ENABLE" Fields="PLL Enable" Action="WRITE" Value="0"/>
      <Register Name="DPLL_ENABLE" Fields="PLL Lock" Action="POLL" Value="0"/>
      <Register Name="DPLL_ENABLE" Fields="Power Enable" Action="WRITE" Value="0"/>
      <Register Name="DPLL_ENABLE" Fields="Power State" Action="POLL" Value="0"/>
    </Subsequence>
    <Subsequence Name="DISABLE_PG2">
      <Register Name="PWR_WELL_CTL" Fields="Power Well 2 Request" Action="WRITE" Value="0"/>
      <Register Name="PWR_WELL_CTL" Fields="[Power Well 4 State;Power Well 3 State;Power Well 2 State]" Action="POLL" Value="[0;0;0]"/>
    </Subsequence>
    <Subsequence Name="DISABLE_PG3">
      <Register Name="PWR_WELL_CTL" Fields="Power Well 3 Request" Action="WRITE" Value="0"/>
      <Register Name="PWR_WELL_CTL" Fields="[Power Well 4 State;Power Well 3 State]" Action="POLL" Value="[0;0]"/>
    </Subsequence>
    <Subsequence Name="DISABLE_PG4">
      <Register Name="PWR_WELL_CTL" Fields="Power Well 4 Request" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="DISABLE_DBUF">
      <Register Name="DBUF_CTL" Fields="DBUF Power Request" Action="WRITE" Value="0"/>
      <Register Name="DBUF_CTL" Fields="DBUF Power State" Action="POLL" Value="0" Timeout="10us"/>
    </Subsequence>
    <Subsequence Name="CDCLK_OFF">
      <Register Name="CDCLK_PLL_ENABLE" Fields="PLL Enable" Action="WRITE" Value="0" Check="CHK_CLK_ENABLED"/>
      <Register Name="CDCLK_PLL_ENABLE" Fields="PLL Lock" Action="POLL" Value="0" Timeout="200us"/>
    </Subsequence>
    <Subsequence Name="DISABLE_PG1">
      <Register Name="PWR_WELL_CTL" Fields="Power Well 1 Request" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="ENABLE_DSI_MIPI_IO_SINGLE">
      <Register Name="DSS_CTL2" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_IO_MODECTL" Fields="Combo PHY Mode" Action="WRITE" Value="1"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us"/>
    </Subsequence>
    <Subsequence Name="ENABLE_DSI_MIPI_IO_SINGLE_DSC">
      <Register Name="DSS_CTL2" Action="WRITE"/>
      <Register Name="GRP_DSC" Action="WRITE"/>
      <Register Name="DSI_IO_MODECTL" Fields="Combo PHY Mode" Action="WRITE" Value="1"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us"/>
    </Subsequence>
    <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL_DSC">
      <Register Name="DSS_CTL2" Action="WRITE"/>
      <Register Name="DSS_CTL1" Action="WRITE" Optional="Y"/>
      <Register Name="DSS_CTL2" Action="WRITE" Optional="Y"/>
      <Register Name="GRP_DSC" Action="WRITE"/>
      <Register Name="DSI_IO_MODECTL" Action="WRITE"/>
      <Register Name="DSI_IO_MODECTL" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL_DSC_ISO">
      <Register Name="DSS_CTL2" Action="WRITE"/>
      <Register Name="GRP_DSC" Action="WRITE"/>
      <Register Name="DSS_CTL1" Action="WRITE" Optional="Y"/>
      <Register Name="DSS_CTL2" Action="WRITE" Optional="Y"/>
      <Register Name="GRP_DSC" Action="WRITE"/>
      <Register Name="DSI_IO_MODECTL" Action="WRITE"/>
      <Register Name="DSI_IO_MODECTL" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL">
      <Register Name="DSS_CTL2" Action="WRITE" Optional="Y"/>
      <Register Name="DSS_CTL1" Action="WRITE" Optional="Y"/>
      <Register Name="DSS_CTL2" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_IO_MODECTL" Action="WRITE"/>
      <Register Name="DSI_IO_MODECTL" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="WRITE" Optional="Y"/>
      <Register Name="PWR_WELL_CTL_DDI" Action="POLL" Timeout="20us" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE">
      <Register Name="PORT_CL_DW10" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_PCS_DW1" Action="WRITE"/>
      <Register Name="PORT_CL_DW5" Fields="SUS Clock Config" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW5" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW5" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW5" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="Write"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_DUAL">
      <Register Name="PORT_CL_DW10" Action="WRITE"/>
      <Register Name="PORT_CL_DW10" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE"/>
      <Register Name="PORT_TX_DW2" Action="WRITE"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_PCS_DW1" Action="WRITE"/>
      <Register Name="PORT_CL_DW5" Fields="SUS Clock Config" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW5" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW5" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW5" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW2" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
    </Subsequence>
    <Subsequence Name="DSI_LINK_READY">
      <Register Name="TRANS_DSI_FUNC_CONF" Fields="Link Ready" Action="POLL" Value="1" Timeout="500us"/>
    </Subsequence>
    <Subsequence Name="ENABLE_PANEL_DSI">
      <Register Name="DSI_CMD_TXHDR" Action="WRITE"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Fields="LP Tx in Progress" Action="POLL" Value="0" Timeout="8us"/>
    </Subsequence>
    <Subsequence Name="DSI_PANEL_ACK">
      <Register Name="DSI_LP_MSG" Fields="ULPS Entry" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="DSI_INTER_MASK">
      <Register Name="DSI_INTER_MSK_REG" Fields="TE Event" Action="WRITE" Value="0"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Fields="ULPS Entry" Action="WRITE" Value="0" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Fields="ULPS Entry" Action="WRITE" Value="0" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Fields="ULPS Entry" Action="WRITE" Value="0" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Fields="ULPS Entry" Action="WRITE" Value="0" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_PANEL_DSI_HS">
      <Register Name="DSI_CMD_TXHDR" Action="WRITE"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_PANEL_DSI_TE">
      <Register Name="DSI_INTER_MSK_REG" Fields="TE Event" Action="WRITE" Value="0"/>
      <Register Name="DSI_INTER_IDENT_REG" Fields="TE Event" Action="WRITE" Value="1"/>
      <Register Name="DSI_INTER_IDENT_REG" Fields="TE Event" Action="POLL" Value="0"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Action="WRITE" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_PANEL_DSI_ULPS">
      <Register Name="DSI_CMD_TXHDR" Action="WRITE"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_CMD_TXHDR" Action="WRITE" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Fields="LP Tx in Progress" Action="POLL" Value="0" Timeout="8us"/>
    </Subsequence>
    <Subsequence Name="ENTER_DSI_ULPS">
      <Register Name="DSI_LP_MSG" Fields="ULPS Entry" Action="WRITE" Value="1"/>
      <Register Name="DSI_LP_MSG" Fields="ULPS Entry" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Fields="In ULPS" Action="POLL" Value="1" Timeout="10us"/>
      <Register Name="DSI_LP_MSG" Fields="In ULPS" Action="POLL" Value="1" Timeout="10us" Optional="Y"/>
      <Register Name="DSI_INTER_IDENT_REG" Action="WRITE" Optional="Y"/>
      <Register Name="TRANS_DDI_FUNC_CTL" Action="WRITE"/>
      <Register Name="TRANS_DDI_FUNC_CTL2" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
    </Subsequence>
    <Subsequence Name="ENTER_DSI_ULPS_DISABLE_SEQ">
      <Register Name="DSI_LP_MSG" Fields="ULPS Entry" Action="WRITE" Value="1"/>
      <Register Name="DSI_LP_MSG" Fields="ULPS Entry" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Fields="In ULPS" Action="POLL" Value="1" Timeout="10us" Optional="Y"/>
      <Register Name="DSI_LP_MSG" Fields="In ULPS" Action="POLL" Value="1" Timeout="10us" Optional="Y"/>
      <Register Name="TRANS_DDI_FUNC_CTL" Action="WRITE"/>
      <Register Name="TRANS_DDI_FUNC_CTL2" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="Write"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="1" Timeout="8us"/>
    </Subsequence>
    <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK">
      <Register Name="DSI_T_INIT_MASTER" Action="WRITE"/>
      <Register Name="DSI_T_WAKEUP" Action="WRITE"/>
      <Register Name="UTIL_PIN_CTL" Fields="Util Pin Enable" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="TRANS_DSI_FUNC_CONF" Action="WRITE"/>
      <Register Name="TRANS_DDI_FUNC_CTL2" Fields="Port Sync Mode Enable" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="ENABLE_DSI_PORT_DUAL_LINK">
      <Register Name="DSI_T_INIT_MASTER" Action="WRITE"/>
      <Register Name="DSI_T_WAKEUP" Action="WRITE"/>
      <Register Name="UTIL_PIN_CTL" Fields="Util Pin Enable" Action="WRITE" Value="1" Optional="Y"/>
      <Register Name="TRANS_DSI_FUNC_CONF" Action="WRITE"/>
      <Register Name="TRANS_DDI_FUNC_CTL2" Fields="Port Sync Mode Enable" Action="WRITE" Value="1"/>
    </Subsequence>
    <Subsequence Name="ENABLE_DSI_PORT_DUAL_LINK_PG3">
      <Register Name="DSI_T_INIT_MASTER" Action="WRITE"/>
      <Register Name="DSI_T_WAKEUP" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL" Fields="Power Well 2 Request" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL" Fields="Power Well 2 State" Action="POLL"/>
      <Register Name="FUSE_STATUS" Fields="Fuse PG2 Distribution Status" Action="POLL" Value="1" Timeout="1us"/>
      <Register Name="PWR_WELL_CTL" Fields="Power Well 3 Request" Action="WRITE"/>
      <Register Name="PWR_WELL_CTL" Fields="Power Well 3 State" Action="POLL"/>
      <Register Name="FUSE_STATUS" Fields="Fuse PG3 Distribution Status" Action="POLL" Value="1" Timeout="1us"/>
      <Register Name="UTIL_PIN_CTL" Fields="Util Pin Enable" Action="WRITE" Value="1"/>
      <Register Name="TRANS_DSI_FUNC_CONF" Action="WRITE"/>
      <Register Name="TRANS_DDI_FUNC_CTL2" Fields="Port Sync Mode Enable" Action="WRITE" Value="1"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_VOLTAGE_SWING_COMBO_PHY">
      <Register Name="PORT_PCS_DW1" Fields="cmnkeeper_enable" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW5" Fields="SUS Clock Config" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW2" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_CL_DW10" Action="WRITE" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_WIDI">
      <Register Name="GRP_WD" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_TRANS_WD_FUNC_CTL">
      <Register Name="TRANS_WD_FUNC_CTL" Fields="WD Function Enable" Action="WRITE" Value="1"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_AUDIO_CODEC_DP">
      <Register Name="AUD_PIN_ELD_CP_VLD" Action="WRITE"/>
      <Register Name="AUD_CONFIG" Fields="[N value Index;N programming enable]" Action="WRITE" Value="[1;0]"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_AUDIO_CODEC_HDMI">
      <Register Name="AUD_PIN_ELD_CP_VLD" Action="WRITE"/>
      <Register Name="AUD_CONFIG" Fields="[N value Index;N programming enable]" Action="WRITE" Value="[0;0]"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_AUDIO_CODEC_WD">
      <Register Name="AUD_WD_CNTRL" Action="WRITE"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_3D_LUT">
      <Register Name="LUT_3D_CTL" Fields="New LUT Ready" Action="POLL" Value="0"/>
      <Register Name="GRP_LUT" Fields="LUT 3D Entry" Action="WRITE"/>
      <Register Name="LUT_3D_CTL" Fields="[LUT 3D Enable;New LUT Ready]" Action="WRITE" Value="[1;1]"/>
    </Subsequence>
    <Subsequence Name="DISABLE_3D_LUT">
      <Register Name="LUT_3D_CTL" Fields="LUT 3D Enable" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="ENABLE_HDCP2_AUTH">
      <Register Name="GRP_HDCP2" Action="WRITE"/>
      <Register Name="HDCP2_AUTH" Fields="Link Authenticated" Action="WRITE" Value="1"/>
    </Subsequence>
    <Subsequence Name="DISABLE_HDCP2_AUTH">
      <Register Name="HDCP2_AUTH" Fields="Link Authenticated" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="ENABLE_HDCP2_ENCRYPT_DPSST">
      <Register Name="HDCP2_STATUS" Fields="Link Authentication Status" Action="POLL" Value="1"/>
      <Register Name="HDCP2_CTL" Fields="Link Encryption Request" Action="WRITE" Value="1"/>
      <Register Name="HDCP2_STATUS" Fields="Link Encryption Status" Action="POLL" Value="1" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_HDCP2_ENCRYPT_DPMST">
      <Register Name="HDCP2_STATUS" Fields="Link Authentication Status" Action="POLL" Value="1"/>
      <Register Name="HDCP2_CTL" Fields="Link Encryption Request" Action="WRITE" Value="1"/>
      <Register Name="HDCP2_STATUS" Fields="Link Encryption Status" Action="POLL" Value="1"/>
      <Register Name="HDCP2_AUTH_STREAM" Fields="Type" Value="WRITE" Optional="Y"/>
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="Multistream HDCP Select" Action="WRITE" Value="1"/>
      <Register Name="HDCP2_STATUS" Action="POLL" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="ENABLE_HDCP2_ENCRYPT_HDMI">
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="HDMI DVI HDCP Signaling" Action="WRITE" Value="1"/>
      <Register Name="HDCP2_STATUS" Fields="Link Authentication Status" Action="POLL" Value="1"/>
      <Register Name="HDCP2_CTL" Fields="Link Encryption Request" Action="WRITE" Value="1"/>
      <Register Name="HDCP2_STATUS" Fields="Link Encryption Status" Action="POLL" Value="1" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="DISABLE_HDCP2_ENCRYPT_DPSST">
      <Register Name="HDCP2_CTL" Fields="Link Encryption Request" Action="WRITE" Value="0"/>
      <Register Name="HDCP2_STATUS" Fields="Link Encryption Status" Action="POLL" Value="0" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="DISABLE_HDCP2_ENCRYPT_DPMST">
      <Register Name="HDCP2_CTL" Fields="Link Encryption Request" Action="WRITE" Value="0"/>
      <Register Name="HDCP2_STATUS" Fields="Link Encryption Status" Action="POLL" Value="0"/>
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="Multistream HDCP Select" Action="WRITE" Value="0"/>
      <Register Name="HDCP2_STATUS" Action="POLL" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="DISABLE_HDCP2_ENCRYPT_HDMI">
      <Register Name="HDCP2_CTL" Fields="Link Encryption Request" Action="WRITE" Value="0"/>
      <Register Name="HDCP2_STATUS" Fields="Link Encryption Status" Action="POLL" Value="0"/>
      <Register Name="IDLE" Action="IDLE" Timeout="6us"/>
      <Register Name="TRANS_DDI_FUNC_CTL" Fields="HDMI DVI HDCP Signaling" Action="WRITE" Value="0"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP2">
      <Register Name="DP_TP_CTL" Fields="Transport Enable" Action="WRITE" Value="1"/>
      <Register Name="PORT_PCS_DW1" Fields="cmnkeeper_enable" Action="Write" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_TX_DW4" Action="WRITE" Optional="Y"/>
      <Register Name="PORT_CL_DW5" Fields="SUS Clock Config" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_TX_DW2" Action="WRITE"/>
      <Register Name="PORT_TX_DW4" Action="WRITE"/>
      <Register Name="PORT_TX_DW5" Action="WRITE"/>
      <Register Name="PORT_CL_DW10" Action="WRITE" Optional="Y"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
      <Register Name="DP_TP_CTL" Fields="DP Link Training Enable" Action="WRITE" Value="[3]"/>
      <Register Name="DP_TP_CTL" Fields="FEC Enable" Action="WRITE" Optional="Y"/>
    </Subsequence>
    <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP2">
      <Register Name="DP_TP_CTL" Fields="Transport Enable" Action="WRITE" Value="1"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_DP_MODE" Action="WRITE"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_LINK_PARAMS" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_SWINGCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_DRVCTRL" Action="WRITE" Optional="Y"/>
      <Register Name="MG_TX_PISO_READLOAD" Action="WRITE" Optional="Y"/>
      <Register Name="MG_DP_MODE" Action="WRITE" Optional="Y"/>
      <Register Name="DDI_BUF_CTL" Fields="[DDI Buffer Enable;Port Reversal;DP Port Width Selection]" Action="WRITE"/>
      <Register Name="DDI_BUF_CTL" Fields="DDI Idle Status" Action="POLL" Value="0" Timeout="500us"/>
    </Subsequence>
  </Subsequences>
  <Sequences>
    <Sequence Name="PIPE_SCALAR_ON" PRIMARY_SEQ="N">
      <Subsequence Name="CONFIGURE_PIPE_SCALAR" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="HDMI_COMBO_PHY_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_COMBO_PHY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_HDMI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="HDMI_COMBO_PHY_ON_CURSOR" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CURSOR_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_COMBO_PHY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_HDMI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="HDMI_COMBO_PHY_ON_KVMR" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_COMBO_PHY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_HDMI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_KVMR_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="HDMI_MG_PHY_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_HDMI_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_HDMI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="HDMI_MG_PHY_ON_KVMR" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_HDMI_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_HDMI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_KVMR_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="TBT_MG_PHY_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TBT_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="HDMI_COMBO_PHY_AUDIO_ON" PRIMARY_SEQ="N">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_COMBO_PHY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_HDMI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_AUDIO_CODEC_HDMI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="HDMI_MG_PHY_AUDIO_ON" PRIMARY_SEQ="N">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_HDMI_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_HDMI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_AUDIO_CODEC_HDMI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_COMBO_PHY_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_VGA_MN_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_COMBO_PHY_ON_VRR" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_VGA_MN_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VRR" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_COMBO_PHY_ON_VRR_ALT" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_VGA_MN_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VRR" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_COMBO_PHY_ON_LT" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1_LT_TCLK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_VGA_MN_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_COMBO_PHY_ON_VDSC" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VDSC" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_VGA_MN_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_MG_PHY_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_VGA_MN_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_MG_PHY_ON_VRR" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_VGA_MN_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VRR" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_MG_PHY_ON_VRR_ALT" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_VGA_MN_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VRR" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_MG_PHY_ON_LT" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1_LT_TCLK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_VGA_MN_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_MG_PHY_ON_VDSC" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VDSC" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_VGA_MN_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="EDP_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_DATAM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="EDP_ON_VDSC" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VDSC_EDP" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_DATAM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="EDP_ON_VRR" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_DATAM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VRR" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="EDP_ON_VRR_ALT" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_DATAM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VRR" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="EDP_ON_CURSOR" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CURSOR_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_DATAM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="EDP_ON_KVMR" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_DATAM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_KVMR_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="EDP_ON_LT" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1_LT_TCLK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Check="CHK_DATAM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPSST_COMBO_PHY_AUDIO_ON" PRIMARY_SEQ="N">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_AUDIO_CODEC_DP" Disable="N"/>
    </Sequence>
    <Sequence Name="DPSST_MG_PHY_AUDIO_ON" PRIMARY_SEQ="N">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_AUDIO_CODEC_DP" Disable="N"/>
    </Sequence>
    <Sequence Name="DPMST_COMBO_PHY_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Repeat="3" Disable="N"/>
    </Sequence>
    <Sequence Name="DPMST_COMBO_PHY_ON_LT" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1_LT_TCLK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Repeat="3" Disable="N"/>
    </Sequence>
    <Sequence Name="DPMST_MG_PHY_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Repeat="3" Disable="N"/>
    </Sequence>
    <Sequence Name="DPMST_MG_PHY_ON_LT" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1_LT_TCLK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Repeat="3" Disable="N"/>
    </Sequence>
    <Sequence Name="DPMST_COMBO_PHY_SIM_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="PROGRAM_TRANSCODER" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Repeat="3" Disable="N"/>
    </Sequence>
    <Sequence Name="DPMST_MG_PHY_SIM_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="PROGRAM_TRANSCODER" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Repeat="3" Disable="N"/>
    </Sequence>
    <Sequence Name="DPMST_COMBO_PHY_VC_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="PROGRAM_TRANSCODER" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VCPAYLOAD" Disable="N"/>
    </Sequence>
    <Sequence Name="DPMST_MG_PHY_VC_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="PROGRAM_TRANSCODER" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VCPAYLOAD" Disable="N"/>
    </Sequence>
    <Sequence Name="DPMST_COMBO_PHY_AUDIO_ON" PRIMARY_SEQ="N">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_AUDIO_CODEC_DP" Repeat="3" Disable="N"/>
    </Sequence>
    <Sequence Name="DPMST_MG_PHY_AUDIO_ON" PRIMARY_SEQ="N">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL_MST" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_AUDIO_CODEC_DP" Repeat="3" Disable="N"/>
    </Sequence>
    <Sequence Name="WIDI_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WIDI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE_WD" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_WD_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N"/>
    </Sequence>
    <Sequence Name="WIDI_AUDIO_ON" PRIMARY_SEQ="N">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_AUDIO_CODEC_WD" Disable="N"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_SINGLE_LINK" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_SINGLE_LINK_PANEL_ACK" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_PANEL_ACK" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_SINGLE_LINK_DSC" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_SINGLE_DSC" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_SINGLE_LINK_PG3" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_DUAL_LINK" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_DUAL_LINK_PG3" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK_LP_MODE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_DUAL_LINK_DSC" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL_DSC" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_DUAL_LINK_DSC_ISO_PG3" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL_DSC_ISO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK_LP_MODE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_DUAL_LINK_ISO_PG3" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK_LP_MODE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_DUAL_LINK_LP_MODE" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK_LP_MODE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_DUAL_LINK_LP_MODE_PG3" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK_LP_MODE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_DUAL_LINK_HS_MODE_PG3" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK_LP_MODE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI_HS" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_DUAL_LINK_HS_MODE" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK_LP_MODE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI_HS" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_SINGLE_LINK_TE_MODE" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI_TE" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_DUAL_LINK_TE_MODE" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_DUAL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_DUAL_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI_TE" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="MIPI_DSI_ON_ULPS_SINGLE_LINK" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1_DSI" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_MIPI_IO_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MIPI_PLL_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_VOLTAGE_SWING_DSI_SINGLE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DSI_PORT_SINGLE_LINK" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DSI_LINK_READY" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PANEL_DSI_ULPS" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENTER_DSI_ULPS" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_DSI" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DISABLE_MIPI_DSI_SINGLE_LINK_REGULAR" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_PLANE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENTER_DSI_ULPS_DISABLE_SEQ" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_PORT_PLL" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DISABLE_MIPI_DSI_SINGLE_LINK_SOFT" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_PLANE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENTER_DSI_ULPS_DISABLE_SEQ" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_IO" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DISPLAY_OFF" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_DBUF" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CDCLK_OFF" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_PG1" Disable="N"/>
    </Sequence>
    <Sequence Name="PLL_OFF" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_IO" Disable="Y" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_PORT_PLL" Disable="Y"/>
    </Sequence>
    <Sequence Name="HDMI_OFF" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_PLANE" Repeat="4" Disable="N" Branch="HDMI_ON.CONFIGURE_PLANE_ON" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER" Disable="N" Branch="HDMI_ON.CONFIGURE_TRANSCODER" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER_DDI" Disable="N" Branch="HDMI_ON.CONFIGURE_TRANS_FUNC_CTL" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER_CLOCK" Disable="N" Branch="HDMI_ON.TRANS_CLK_SEL" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_DDI_HDMI" Disable="N" Branch="HDMI_ON.TRANS_CLK_SEL" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_IO" Disable="N" Branch="HDMI_ON.ENABLE_IO" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_PORT_PLL" Disable="N" Branch="HDMI_ON.CONFIGURE_HDMI_PLL"/>
    </Sequence>
    <Sequence Name="DPSST_OFF_SOFT" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_PLANE" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER_DDI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER_CLOCK" Check="CHK_TRANS_CLK_SEL_ENABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_DDI_DP" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_PORT_PLL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_PG3" Disable="N" Project="CNLA0+"/>
    </Sequence>
    <Sequence Name="DPMST_OFF_SOFT" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_PLANE" Repeat="12" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_VC" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER_DDI" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER_CLOCK" Check="CHK_TRANS_CLK_SEL_ENABLED" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_DDI_DP" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_PORT_PLL" Disable="N"/>
    </Sequence>
    <Sequence Name="WIDI_OFF" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_PLANE" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_TRANSCODER_WD" Disable="N"/>
    </Sequence>
    <Sequence Name="HDCP2_DPSST_ON" PRIMARY_SEQ="N">
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_HDCP2_AUTH" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_HDCP2_ENCRYPT_DPSST" Disable="N"/>
    </Sequence>
    <Sequence Name="HDCP2_DPMST_ON" PRIMARY_SEQ="N">
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_HDCP2_AUTH" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_HDCP2_ENCRYPT_DPMST" Disable="N"/>
    </Sequence>
    <Sequence Name="HDCP2_HDMI_ON" PRIMARY_SEQ="N">
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_HDCP2_AUTH" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_HDCP2_ENCRYPT_HDMI" Disable="N"/>
    </Sequence>
    <Sequence Name="HDCP2_DPSST_OFF" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_HDCP2_ENCRYPT_DPSST" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_HDCP2_AUTH" Disable="N"/>
    </Sequence>
    <Sequence Name="HDCP2_DPMST_OFF" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_HDCP2_ENCRYPT_DPMST" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_HDCP2_AUTH" Disable="N"/>
    </Sequence>
    <Sequence Name="HDCP2_HDMI_OFF" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_HDCP2_ENCRYPT_HDMI" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="DISABLE_HDCP2_AUTH" Disable="N"/>
    </Sequence>
    <Sequence Name="3D_LUT_ON" PRIMARY_SEQ="N">
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_3D_LUT" Disable="N"/>
    </Sequence>
    <Sequence Name="3D_LUT_OFF" PRIMARY_SEQ="N">
      <Subsequence Name="DISABLE_3D_LUT" Disable="N"/>
    </Sequence>
    <Sequence Name="DPSST_COMBO_PHY_SLAVE_COMBO_MASTER_SYNC_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP2" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="7" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N"/>
    </Sequence>
    <Sequence Name="DPSST_COMBO_PHY_SYNC_ON_CURSOR" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CURSOR_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="7" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP2" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="EXIT_COMBO_PHY_TP" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N"/>
    </Sequence>
    <Sequence Name="DPSST_COMBO_PHY_SLAVE_MG_MASTER_SYNC_ON_CURSOR" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CURSOR_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="7" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP2" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1_PORTSYNC" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_PORTSYNC" Disable="N"/>
    </Sequence>
    <Sequence Name="DPSST_COMBO_PHY_SLAVE_MG_MASTER_SYNC_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="7" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP2" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Repeat="3" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1_PORTSYNC" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_SYNC" Disable="N"/>
    </Sequence>
    <Sequence Name="DPSST_MG_PHY_SLAVE_MG_MASTER_SYNC_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP2" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP1_PORTSYNC" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER_PORTSYNC" Disable="N"/>
    </Sequence>
    <Sequence Name="DPSST_MG_PHY_SLAVE_COMBO_MASTER_SYNC_ON" PRIMARY_SEQ="Y">
      <Subsequence Name="INITIALIZE_DISPLAY" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG1" Check="CHK_PG1_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CDCLK" Check="CHK_CDCLK_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_DBUF" Check="CHK_DBUF_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG2" Check="CHK_PG2_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_PG3" Check="CHK_PG3_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_FIA" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MG_PHY_DP_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_MG_PHY_TP2" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_WM_LINETIME" Check="CHK_VGA_WM_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_CCU_PLL" Check="CHK_PORT_PLL_DISABLED" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="ENABLE_IO" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_DDI_COMBO_PHY_TP1" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="TRANS_CLOCK_SEL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PLANE_ON" Check="CHK_VGA_DISABLED" Repeat="4" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_PIPE" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_MN" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANS_FUNC_CTL" Disable="N" Project="CNLA0+"/>
      <Subsequence Name="CONFIGURE_TRANSCODER" Disable="N"/>
    </Sequence>
  </Sequences>
  <Groups>
    <Group Name="GRP_PLANE">
      <Register Name="PLANE_BUF_CFG" Arm="PLANE_SURF;CUR_BASE" Check="CHK_PLANE_DISABLED"/>
      <Register Name="PLANE_STRIDE" Arm="PLANE_SURF" Check="CHK_PLANE_DISABLED"/>
      <Register Name="PLANE_POS" Arm="PLANE_SURF" Check="CHK_PLANE_DISABLED"/>
      <Register Name="PLANE_SIZE" Arm="PLANE_SURF" Check="CHK_PLANE_DISABLED"/>
      <Register Name="PLANE_KEYVAL" Arm="PLANE_SURF" Check="CHK_PLANE_DISABLED"/>
      <Register Name="PLANE_KEYMAX" Arm="PLANE_SURF" Check="CHK_PLANE_DISABLED"/>
      <Register Name="PLANE_KEYMSK" Arm="PLANE_SURF" Check="CHK_PLANE_DISABLED"/>
      <Register Name="PLANE_OFFSET" Arm="PLANE_SURF" Check="CHK_PLANE_DISABLED"/>
      <Register Name="PLANE_WM" Arm="PLANE_SURF;CUR_BASE" Check="CHK_PLANE_DISABLED"/>
      <Register Name="PLANE_LEFT_SURF" Arm="PLANE_SURF" Check="CHK_PLANE_DISABLED"/>
      <Register Name="PLANE_AUX_DIST" Arm="PLANE_SURF" Check="CHK_PLANE_DISABLED"/>
      <Register Name="CUR_POS" Arm="CUR_BASE"/>
      <Register Name="CUR_PAL" Arm="CUR_BASE"/>
      <Register Name="CUR_FBC_CTL" Arm="CUR_BASE"/>
      <Register Name="CUR_CTL" Arm="NONE"/>
      <Register Name="MSG_MEDE_KVMR_SPR_PAL" Arm="MSG_MEDE_KVMR_SPR_SURF"/>
    </Group>
    <Group Name="GRP_PIPE">
      <Register Name="TRANS_HTOTAL" Arm="NONE"/>
      <Register Name="TRANS_HBLANK" Arm="NONE"/>
      <Register Name="TRANS_HSYNC" Arm="NONE"/>
      <Register Name="TRANS_VTOTAL" Arm="NONE"/>
      <Register Name="TRANS_VBLANK" Arm="NONE"/>
      <Register Name="TRANS_VSYNC" Arm="NONE"/>
      <Register Name="TRANS_MULT" Arm="NONE"/>
      <Register Name="TRANS_SPACE" Arm="NONE"/>
      <Register Name="PIPE_SRCSZ" Arm="NONE"/>
      <Register Name="TRANS_VSYNCSHIFT" Arm="NONE"/>
    </Group>
    <Group Name="GRP_WD">
      <Register Name="WD_TAIL_CFG" Arm="NONE"/>
      <Register Name="WD_STRIDE" Arm="NONE"/>
      <Register Name="WD_SURF" Arm="NONE"/>
    </Group>
    <Group Name="GRP_MN">
      <Register Name="DATAM" Arm="NONE"/>
      <Register Name="DATAN" Arm="NONE"/>
      <Register Name="LINKM" Arm="NONE"/>
      <Register Name="LINKN" Arm="NONE"/>
    </Group>
    <Group Name="GRP_DSC">
      <Register Name="DSC_CHICKEN_1" Arm="NONE"/>
      <Register Name="DSC_CRC_CTL" Arm="NONE"/>
      <Register Name="DSC_DBG_CTL" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_0" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_1" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_2" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_3" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_4" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_5" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_6" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_7" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_8" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_9" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_10" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_11" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_12" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_13" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_14" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_15" Arm="NONE"/>
      <Register Name="DSC_PICTURE_PARAMETER_SET_16" Arm="NONE"/>
      <Register Name="DSC_RC_BUF_THRESH_0" Arm="NONE"/>
      <Register Name="DSC_RC_BUF_THRESH_1" Arm="NONE"/>
      <Register Name="DSC_RC_RANGE_PARAMETERS_0" Arm="NONE"/>
      <Register Name="DSC_RC_RANGE_PARAMETERS_1" Arm="NONE"/>
      <Register Name="DSC_RC_RANGE_PARAMETERS_2" Arm="NONE"/>
      <Register Name="DSC_RC_RANGE_PARAMETERS_3" Arm="NONE"/>
    </Group>
    <Group Name="GRP_HDCP2">
      <Register Name="HDCP2_SKEY" Arm="NONE"/>
      <Register Name="HDCP2_RIV" Arm="NONE"/>
    </Group>
    <Group Name="GRP_DDI_TP1">
      <Register Name="DP_TP_CTL" Arm="NONE"/>
    </Group>
    <Group Name="GRP_LUT">
      <Register Name="LUT_3D_INDEX" Arm="NONE"/>
      <Register Name="LUT_3D_DATA" Arm="NONE"/>
    </Group>
    <Group Name="GRP_PIPE_SCALAR">
      <Register Name="PS_PWR_GATE" Arm="PS_WIN_SZ"/>
      <Register Name="PS_WIN_POS" Arm="PS_WIN_SZ"/>
      <Register Name="PS_CTRL" Arm="PS_WIN_SZ"/>
      <Register Name="PS_ADAPTIVE_CTRL" Arm="PS_WIN_SZ"/>
      <Register Name="PS_VSCALE" Arm="PS_WIN_SZ"/>
      <Register Name="PS_HSCALE" Arm="PS_WIN_SZ"/>
      <Register Name="PS_VPHASE" Arm="PS_WIN_SZ"/>
      <Register Name="PS_HPHASE" Arm="PS_WIN_SZ"/>
      <Register Name="PS_ECC_STAT" Arm="PS_WIN_SZ"/>
      <Register Name="PS_COEF_INDEX" Arm="PS_WIN_SZ"/>
      <Register Name="PS_COEF_DATA" Arm="PS_WIN_SZ"/>
    </Group>
    <Group Name="GRP_DSI_INTER">
      <Register Name="DSI_INTER_MSK_REG" Arm="NONE"/>
      <Register Name="DSI_INTER_IDENT_REG" Arm="NONE"/>
    </Group>
  </Groups>
  <Checks>
    <Check Name="CHK_PG1_DISABLED">
      <Field Name="PWR_WELL_CTL.Power Well 1 Request" Operator="NE" Value="1"/>
    </Check>
    <Check Name="CHK_CDCLK_ENABLED">
      <Field Name="CDCLK_PLL_ENABLE.PLL Enable" Operator="EQ" Value="1"/>
    </Check>
    <Check Name="CHK_CDCLK_DISABLED">
      <Field Name="CDCLK_PLL_ENABLE.PLL Enable" Operator="NE" Value="1"/>
    </Check>
    <Check Name="CHK_DBUF_DISABLED">
      <Field Name="DBUF_CTL.DBUF Power Request" Operator="NE" Value="1"/>
    </Check>
    <Check Name="CHK_PG2_DISABLED">
      <Field Name="PWR_WELL_CTL.Power Well 2 Request" Operator="NE" Value="1"/>
    </Check>
    <Check Name="CHK_PORT_PLL_DISABLED">
      <Field Name="DPLL_ENABLE.PLL Enable" Operator="NE" Value="1"/>
    </Check>
    <Check Name="CHK_PLANE_DISABLED">
      <Field Name="PLANE_CTL.Plane Enable" Operator="NE" Value="1"/>
    </Check>
    <Check Name="CHK_CURSOR_DISABLED">
      <Field Name="CUR_CTL.Cursor_Mode_Select" Operator="EQ" Value="0"/>
    </Check>
    <Check Name="CHK_DATAM_DISABLED">
      <Field Name="DATAM.Data M value" Operator="EQ" Value="0"/>
    </Check>
    <Check Name="CHK_CONFIGURE_DDI_TP1">
      <Field Name="DP_TP_CTL.DP Link Training Enable" Operator="NE" Value="3"/>
    </Check>
    <Check Name="CHK_TP">
      <Field Name="DP_TP_CTL.DP Link Training Enable" Operator="EQ" Value="3"/>
    </Check>
    <Check Name="CHK_VGA_DISABLED">
      <Field Name="VGA_CONTROL.VGA Display Disable" Operator="NE" Value="0"/>
    </Check>
    <Check Name="CHK_WM_DISABLED">
      <Field Name="WM_LINETIME.Line Time" Operator="NE" Value="0"/>
    </Check>
    <Check Name="CHK_VGA_WM_DISABLED" Boolean="OR">
      <Field Name="VGA_CONTROL.VGA Display Disable" Operator="NE" Value="0"/>
      <Field Name="WM_LINETIME.Line Time" Operator="EQ" Value="0"/>
    </Check>
    <Check Name="CHK_TRANS_CLK_SEL_ENABLED">
      <Field Name="TRANS_CLK_SEL.Trans Clock Select" Operator="NE" Value="0"/>
    </Check>
    <Check Name="CHK_PORT_PLL_DISABLED">
      <Field Name="DPLL_ENABLE.PLL Enable" Operator="NE" Value="1"/>
    </Check>
  </Checks>
  <SeqRegisters>
    <register name="AUD_CONFIG">
      <AddressList>
        <Address Offset="0x65000" Symbol="AUD_TCA_CONFIG" />
        <Address Offset="0x65100" Symbol="AUD_TCB_CONFIG" />
        <Address Offset="0x65200" Symbol="AUD_TCC_CONFIG" />
      </AddressList>
      <BitFieldList>
        <BitField Name="N value Index" HighBit="29" LowBit="29" />
        <BitField Name="N programming enable" HighBit="28" LowBit="28" />
      </BitFieldList>
    </register>
    <register name="AUD_PIN_ELD_CP_VLD">
      <AddressList>
        <Address Offset="0x650c0" Symbol="AUD_PIN_ELD_CP_VLD" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="AUD_WD_CNTRL">
      <AddressList>
        <Address Offset="0x6590c" Symbol="AUD_WD_CNTRL_2" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="AUD_WD_CNTRL" RegisterGroup="WD">
      <AddressList>
        <Address Offset="0x6580c" Symbol="AUD_WD_CNTRL_1" Instance="1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="CDCLK_CTL">
      <AddressList>
        <Address Offset="0x46000" Symbol="CDCLK_CTL" />
      </AddressList>
      <BitFieldList>
        <BitField Name="CD2X Divider Select" HighBit="23" LowBit="22" />
        <BitField Name="CD Frequency Decimal" HighBit="10" LowBit="0" />
      </BitFieldList>
    </register>
    <register name="CDCLK_PLL_ENABLE">
      <AddressList>
        <Address Offset="0x46070" Symbol="CDCLK_PLL_ENABLE" />
      </AddressList>
      <BitFieldList>
        <BitField Name="PLL Ratio" HighBit="7" LowBit="0" />
        <BitField Name="PLL Enable" HighBit="31" LowBit="31" />
        <BitField Name="PLL Lock" HighBit="30" LowBit="30" />
      </BitFieldList>
    </register>
    <register name="CUR_BASE" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x70084" Symbol="CUR_BASE_A" Instance="A" />
        <Address Offset="0x71084" Symbol="CUR_BASE_B" Instance="B" />
        <Address Offset="0x72084" Symbol="CUR_BASE_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="CUR_CTL" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x70080" Symbol="CUR_CTL_A" Instance="A" />
        <Address Offset="0x71080" Symbol="CUR_CTL_B" Instance="B" />
        <Address Offset="0x72080" Symbol="CUR_CTL_C" Instance="C" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Cursor Mode Select" HighBit="5" LowBit="0" />
      </BitFieldList>
    </register>
    <register name="CUR_FBC_CTL" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x700a0" Symbol="CUR_FBC_CTL_A" Instance="A" />
        <Address Offset="0x710a0" Symbol="CUR_FBC_CTL_B" Instance="B" />
        <Address Offset="0x720a0" Symbol="CUR_FBC_CTL_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="CUR_PAL" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x70090" Symbol="CUR_PAL_A_0" Instance="A_0" />
        <Address Offset="0x70094" Symbol="CUR_PAL_A_1" Instance="A_1" />
        <Address Offset="0x70098" Symbol="CUR_PAL_A_2" Instance="A_2" />
        <Address Offset="0x7009c" Symbol="CUR_PAL_A_3" Instance="A_3" />
        <Address Offset="0x71090" Symbol="CUR_PAL_B_0" Instance="B_0" />
        <Address Offset="0x71094" Symbol="CUR_PAL_B_1" Instance="B_1" />
        <Address Offset="0x71098" Symbol="CUR_PAL_B_2" Instance="B_2" />
        <Address Offset="0x7109c" Symbol="CUR_PAL_B_3" Instance="B_3" />
        <Address Offset="0x72090" Symbol="CUR_PAL_C_0" Instance="C_0" />
        <Address Offset="0x72094" Symbol="CUR_PAL_C_1" Instance="C_1" />
        <Address Offset="0x72098" Symbol="CUR_PAL_C_2" Instance="C_2" />
        <Address Offset="0x7209c" Symbol="CUR_PAL_C_3" Instance="C_3" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="CUR_POS" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x70088" Symbol="CUR_POS_A" Instance="A" />
        <Address Offset="0x71088" Symbol="CUR_POS_B" Instance="B" />
        <Address Offset="0x72088" Symbol="CUR_POS_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DATAM" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60030" Symbol="TRANS_DATAM1_A" Instance="A" />
        <Address Offset="0x61030" Symbol="TRANS_DATAM1_B" Instance="B" />
        <Address Offset="0x62030" Symbol="TRANS_DATAM1_C" Instance="C" />
        <Address Offset="0x6f030" Symbol="TRANS_DATAM1_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Data M value" HighBit="23" LowBit="0" />
      </BitFieldList>
    </register>
    <register name="DATAN" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60034" Symbol="TRANS_DATAN1_A" Instance="A" />
        <Address Offset="0x61034" Symbol="TRANS_DATAN1_B" Instance="B" />
        <Address Offset="0x62034" Symbol="TRANS_DATAN1_C" Instance="C" />
        <Address Offset="0x6f034" Symbol="TRANS_DATAN1_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DBUF_CTL">
      <AddressList>
        <Address Offset="0x45008" Symbol="DBUF_CTL_S1" />
        <Address Offset="0x44fe8" Symbol="DBUF_CTL_S2" />
      </AddressList>
      <BitFieldList>
        <BitField Name="DBUF Power Request" HighBit="31" LowBit="31" />
        <BitField Name="DBUF Power State" HighBit="30" LowBit="30" />
      </BitFieldList>
    </register>
    <register name="DDI_BUF_CTL" RegisterGroup="DDI">
      <AddressList>
        <Address Offset="0x64000" Symbol="DDI_BUF_CTL_A" Instance="A" />
        <Address Offset="0x64100" Symbol="DDI_BUF_CTL_B" Instance="B" />
        <Address Offset="0x64200" Symbol="DDI_BUF_CTL_C" Instance="C" />
        <Address Offset="0x64300" Symbol="DDI_BUF_CTL_D" Instance="D" />
        <Address Offset="0x64400" Symbol="DDI_BUF_CTL_E" Instance="E" />
        <Address Offset="0x64500" Symbol="DDI_BUF_CTL_F" Instance="F" />
      </AddressList>
      <BitFieldList>
        <BitField Name="DDI Idle Status" HighBit="7" LowBit="7" />
        <BitField Name="DDI Buffer Enable" HighBit="31" LowBit="31" />
        <BitField Name="Port Reversal" HighBit="16" LowBit="16" />
        <BitField Name="DP Port Width Selection" HighBit="3" LowBit="1" />
      </BitFieldList>
    </register>
    <register name="DDI_CLK_SEL">
      <AddressList>
        <Address Offset="0x46108" Symbol="DDI_CLK_SEL_C" />
        <Address Offset="0x4610c" Symbol="DDI_CLK_SEL_D" />
        <Address Offset="0x46110" Symbol="DDI_CLK_SEL_E" />
        <Address Offset="0x46114" Symbol="DDI_CLK_SEL_F" />
        <Address Offset="0x46118" Symbol="DDI_CLK_SEL_G" />
        <Address Offset="0x4611c" Symbol="DDI_CLK_SEL_H" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DPCLKA_CFGCR0">
      <AddressList>
        <Address Offset="0x164280" Symbol="DPCLKA_CFGCR0" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DPHY_ESC_CLK_DIV">
      <AddressList>
        <Address Offset="0x162190" Symbol="DPHY_ESC_CLK_DIV_0" />
        <Address Offset="0x6c190" Symbol="DPHY_ESC_CLK_DIV_1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DPLL_CFGCR0">
      <AddressList>
        <Address Offset="0x164000" Symbol="DPLL0_CFGCR0" />
        <Address Offset="0x164080" Symbol="DPLL1_CFGCR0" />
        <Address Offset="0x164200" Symbol="DPLL4_CFGCR0" />
        <Address Offset="0x164100" Symbol="TBTPLL_CFGCR0" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DPLL_CFGCR1">
      <AddressList>
        <Address Offset="0x164004" Symbol="DPLL0_CFGCR1" />
        <Address Offset="0x164084" Symbol="DPLL1_CFGCR1" />
        <Address Offset="0x164204" Symbol="DPLL4_CFGCR1" />
        <Address Offset="0x164104" Symbol="TBTPLL_CFGCR1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DPLL_ENABLE">
      <AddressList>
        <Address Offset="0x46010" Symbol="DPLL0_ENABLE" />
        <Address Offset="0x46014" Symbol="DPLL1_ENABLE" />
        <Address Offset="0x46030" Symbol="MGPLL1_ENABLE" />
        <Address Offset="0x46034" Symbol="MGPLL2_ENABLE" />
        <Address Offset="0x46038" Symbol="MGPLL3_ENABLE" />
        <Address Offset="0x4603c" Symbol="MGPLL4_ENABLE" />
        <Address Offset="0x46040" Symbol="MGPLL5_ENABLE" />
        <Address Offset="0x46044" Symbol="MGPLL6_ENABLE" />
        <Address Offset="0x46048" Symbol="MGPLL7_ENABLE" />
        <Address Offset="0x4604c" Symbol="MGPLL8_ENABLE" />
        <Address Offset="0x46020" Symbol="TBT_PLL_ENABLE" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Power Enable" HighBit="27" LowBit="27" />
        <BitField Name="Power State" HighBit="26" LowBit="26" />
        <BitField Name="PLL Enable" HighBit="31" LowBit="31" />
        <BitField Name="PLL Lock" HighBit="30" LowBit="30" />
      </BitFieldList>
    </register>
    <register name="DP_TP_CTL" RegisterGroup="DDI">
      <AddressList>
        <Address Offset="0x64040" Symbol="DP_TP_CTL_A" Instance="A" />
        <Address Offset="0x64140" Symbol="DP_TP_CTL_B" Instance="B" />
        <Address Offset="0x64240" Symbol="DP_TP_CTL_C" Instance="C" />
        <Address Offset="0x64340" Symbol="DP_TP_CTL_D" Instance="D" />
        <Address Offset="0x64440" Symbol="DP_TP_CTL_E" Instance="E" />
        <Address Offset="0x64540" Symbol="DP_TP_CTL_F" Instance="F" />
      </AddressList>
      <BitFieldList>
        <BitField Name="DP Link Training Enable" HighBit="10" LowBit="8" />
        <BitField Name="FEC Enable" HighBit="30" LowBit="30" />
        <BitField Name="Transport Enable" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="DP_TP_STATUS" RegisterGroup="DDI">
      <AddressList>
        <Address Offset="0x64144" Symbol="DP_TP_STATUS_B" Instance="B" />
        <Address Offset="0x64244" Symbol="DP_TP_STATUS_C" Instance="C" />
        <Address Offset="0x64344" Symbol="DP_TP_STATUS_D" Instance="D" />
        <Address Offset="0x64444" Symbol="DP_TP_STATUS_E" Instance="E" />
        <Address Offset="0x64544" Symbol="DP_TP_STATUS_F" Instance="F" />
      </AddressList>
      <BitFieldList>
        <BitField Name="ACT Sent Status" HighBit="24" LowBit="24" />
      </BitFieldList>
    </register>
    <register name="DSC_CHICKEN_1">
      <AddressList>
        <Address Offset="0x78228" Symbol="DSC0_CHICKEN_1_PB" />
        <Address Offset="0x78428" Symbol="DSC0_CHICKEN_1_PC" />
        <Address Offset="0x78328" Symbol="DSC1_CHICKEN_1_PB" />
        <Address Offset="0x78528" Symbol="DSC1_CHICKEN_1_PC" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_CHICKEN_1" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b280" Symbol="DSC_CHICKEN_1_A" Instance="A" />
        <Address Offset="0x6ba80" Symbol="DSC_CHICKEN_1_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_CRC_CTL">
      <AddressList>
        <Address Offset="0x7822c" Symbol="DSC0_CRC_CTL_PB" />
        <Address Offset="0x7842c" Symbol="DSC0_CRC_CTL_PC" />
        <Address Offset="0x7832c" Symbol="DSC1_CRC_CTL_PB" />
        <Address Offset="0x7852c" Symbol="DSC1_CRC_CTL_PC" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_CRC_CTL" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b284" Symbol="DSC_CRC_CTL_A" Instance="A" />
        <Address Offset="0x6ba84" Symbol="DSC_CRC_CTL_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_DBG_CTL">
      <AddressList>
        <Address Offset="0x78234" Symbol="DSC0_DBG_CTL_PB" />
        <Address Offset="0x78434" Symbol="DSC0_DBG_CTL_PC" />
        <Address Offset="0x78334" Symbol="DSC1_DBG_CTL_PB" />
        <Address Offset="0x78534" Symbol="DSC1_DBG_CTL_PC" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_DBG_CTL" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b28c" Symbol="DSC_DBG_CTL_A" Instance="A" />
        <Address Offset="0x6ba8c" Symbol="DSC_DBG_CTL_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_0">
      <AddressList>
        <Address Offset="0x78270" Symbol="DSC0_PICTURE_PARAMETER_SET_0_PB" />
        <Address Offset="0x78470" Symbol="DSC0_PICTURE_PARAMETER_SET_0_PC" />
        <Address Offset="0x78370" Symbol="DSC1_PICTURE_PARAMETER_SET_0_PB" />
        <Address Offset="0x78570" Symbol="DSC1_PICTURE_PARAMETER_SET_0_PC" />
        <Address Offset="0x6b200" Symbol="DSCA_PICTURE_PARAMETER_SET_0" />
        <Address Offset="0x6ba00" Symbol="DSCC_PICTURE_PARAMETER_SET_0" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_1">
      <AddressList>
        <Address Offset="0x78274" Symbol="DSC0_PICTURE_PARAMETER_SET_1_PB" />
        <Address Offset="0x78474" Symbol="DSC0_PICTURE_PARAMETER_SET_1_PC" />
        <Address Offset="0x78374" Symbol="DSC1_PICTURE_PARAMETER_SET_1_PB" />
        <Address Offset="0x78574" Symbol="DSC1_PICTURE_PARAMETER_SET_1_PC" />
        <Address Offset="0x6b204" Symbol="DSCA_PICTURE_PARAMETER_SET_1" />
        <Address Offset="0x6ba04" Symbol="DSCC_PICTURE_PARAMETER_SET_1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_10">
      <AddressList>
        <Address Offset="0x78298" Symbol="DSC0_PICTURE_PARAMETER_SET_10_PB" />
        <Address Offset="0x78498" Symbol="DSC0_PICTURE_PARAMETER_SET_10_PC" />
        <Address Offset="0x78398" Symbol="DSC1_PICTURE_PARAMETER_SET_10_PB" />
        <Address Offset="0x78598" Symbol="DSC1_PICTURE_PARAMETER_SET_10_PC" />
        <Address Offset="0x6b228" Symbol="DSCA_PICTURE_PARAMETER_SET_10" />
        <Address Offset="0x6ba28" Symbol="DSCC_PICTURE_PARAMETER_SET_10" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_11">
      <AddressList>
        <Address Offset="0x7829c" Symbol="DSC0_PICTURE_PARAMETER_SET_11_PB" />
        <Address Offset="0x7849c" Symbol="DSC0_PICTURE_PARAMETER_SET_11_PC" />
        <Address Offset="0x7839c" Symbol="DSC1_PICTURE_PARAMETER_SET_11_PB" />
        <Address Offset="0x7859c" Symbol="DSC1_PICTURE_PARAMETER_SET_11_PC" />
        <Address Offset="0x6b22c" Symbol="DSCA_PICTURE_PARAMETER_SET_11" />
        <Address Offset="0x6ba2c" Symbol="DSCC_PICTURE_PARAMETER_SET_11" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_12">
      <AddressList>
        <Address Offset="0x782a0" Symbol="DSC0_PICTURE_PARAMETER_SET_12_PB" />
        <Address Offset="0x784a0" Symbol="DSC0_PICTURE_PARAMETER_SET_12_PC" />
        <Address Offset="0x783a0" Symbol="DSC1_PICTURE_PARAMETER_SET_12_PB" />
        <Address Offset="0x785a0" Symbol="DSC1_PICTURE_PARAMETER_SET_12_PC" />
        <Address Offset="0x6b260" Symbol="DSCA_PICTURE_PARAMETER_SET_12" />
        <Address Offset="0x6ba60" Symbol="DSCC_PICTURE_PARAMETER_SET_12" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_13">
      <AddressList>
        <Address Offset="0x782a4" Symbol="DSC0_PICTURE_PARAMETER_SET_13_PB" />
        <Address Offset="0x784a4" Symbol="DSC0_PICTURE_PARAMETER_SET_13_PC" />
        <Address Offset="0x783a4" Symbol="DSC1_PICTURE_PARAMETER_SET_13_PB" />
        <Address Offset="0x785a4" Symbol="DSC1_PICTURE_PARAMETER_SET_13_PC" />
        <Address Offset="0x6b264" Symbol="DSCA_PICTURE_PARAMETER_SET_13" />
        <Address Offset="0x6ba64" Symbol="DSCC_PICTURE_PARAMETER_SET_13" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_14">
      <AddressList>
        <Address Offset="0x782a8" Symbol="DSC0_PICTURE_PARAMETER_SET_14_PB" />
        <Address Offset="0x784a8" Symbol="DSC0_PICTURE_PARAMETER_SET_14_PC" />
        <Address Offset="0x783a8" Symbol="DSC1_PICTURE_PARAMETER_SET_14_PB" />
        <Address Offset="0x785a8" Symbol="DSC1_PICTURE_PARAMETER_SET_14_PC" />
        <Address Offset="0x6b268" Symbol="DSCA_PICTURE_PARAMETER_SET_14" />
        <Address Offset="0x6ba68" Symbol="DSCC_PICTURE_PARAMETER_SET_14" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_15">
      <AddressList>
        <Address Offset="0x782ac" Symbol="DSC0_PICTURE_PARAMETER_SET_15_PB" />
        <Address Offset="0x784ac" Symbol="DSC0_PICTURE_PARAMETER_SET_15_PC" />
        <Address Offset="0x783ac" Symbol="DSC1_PICTURE_PARAMETER_SET_15_PB" />
        <Address Offset="0x785ac" Symbol="DSC1_PICTURE_PARAMETER_SET_15_PC" />
        <Address Offset="0x6b26c" Symbol="DSCA_PICTURE_PARAMETER_SET_15" />
        <Address Offset="0x6ba6c" Symbol="DSCC_PICTURE_PARAMETER_SET_15" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_16">
      <AddressList>
        <Address Offset="0x782b0" Symbol="DSC0_PICTURE_PARAMETER_SET_16_PB" />
        <Address Offset="0x784b0" Symbol="DSC0_PICTURE_PARAMETER_SET_16_PC" />
        <Address Offset="0x783b0" Symbol="DSC1_PICTURE_PARAMETER_SET_16_PB" />
        <Address Offset="0x785b0" Symbol="DSC1_PICTURE_PARAMETER_SET_16_PC" />
        <Address Offset="0x6b270" Symbol="DSCA_PICTURE_PARAMETER_SET_16" />
        <Address Offset="0x6ba70" Symbol="DSCC_PICTURE_PARAMETER_SET_16" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_2">
      <AddressList>
        <Address Offset="0x78278" Symbol="DSC0_PICTURE_PARAMETER_SET_2_PB" />
        <Address Offset="0x78478" Symbol="DSC0_PICTURE_PARAMETER_SET_2_PC" />
        <Address Offset="0x78378" Symbol="DSC1_PICTURE_PARAMETER_SET_2_PB" />
        <Address Offset="0x78578" Symbol="DSC1_PICTURE_PARAMETER_SET_2_PC" />
        <Address Offset="0x6b208" Symbol="DSCA_PICTURE_PARAMETER_SET_2" />
        <Address Offset="0x6ba08" Symbol="DSCC_PICTURE_PARAMETER_SET_2" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_3">
      <AddressList>
        <Address Offset="0x7827c" Symbol="DSC0_PICTURE_PARAMETER_SET_3_PB" />
        <Address Offset="0x7847c" Symbol="DSC0_PICTURE_PARAMETER_SET_3_PC" />
        <Address Offset="0x7837c" Symbol="DSC1_PICTURE_PARAMETER_SET_3_PB" />
        <Address Offset="0x7857c" Symbol="DSC1_PICTURE_PARAMETER_SET_3_PC" />
        <Address Offset="0x6b20c" Symbol="DSCA_PICTURE_PARAMETER_SET_3" />
        <Address Offset="0x6ba0c" Symbol="DSCC_PICTURE_PARAMETER_SET_3" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_4">
      <AddressList>
        <Address Offset="0x78280" Symbol="DSC0_PICTURE_PARAMETER_SET_4_PB" />
        <Address Offset="0x78480" Symbol="DSC0_PICTURE_PARAMETER_SET_4_PC" />
        <Address Offset="0x78380" Symbol="DSC1_PICTURE_PARAMETER_SET_4_PB" />
        <Address Offset="0x78580" Symbol="DSC1_PICTURE_PARAMETER_SET_4_PC" />
        <Address Offset="0x6b210" Symbol="DSCA_PICTURE_PARAMETER_SET_4" />
        <Address Offset="0x6ba10" Symbol="DSCC_PICTURE_PARAMETER_SET_4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_5">
      <AddressList>
        <Address Offset="0x78284" Symbol="DSC0_PICTURE_PARAMETER_SET_5_PB" />
        <Address Offset="0x78484" Symbol="DSC0_PICTURE_PARAMETER_SET_5_PC" />
        <Address Offset="0x78384" Symbol="DSC1_PICTURE_PARAMETER_SET_5_PB" />
        <Address Offset="0x78584" Symbol="DSC1_PICTURE_PARAMETER_SET_5_PC" />
        <Address Offset="0x6b214" Symbol="DSCA_PICTURE_PARAMETER_SET_5" />
        <Address Offset="0x6ba14" Symbol="DSCC_PICTURE_PARAMETER_SET_5" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_6">
      <AddressList>
        <Address Offset="0x78288" Symbol="DSC0_PICTURE_PARAMETER_SET_6_PB" />
        <Address Offset="0x78488" Symbol="DSC0_PICTURE_PARAMETER_SET_6_PC" />
        <Address Offset="0x78388" Symbol="DSC1_PICTURE_PARAMETER_SET_6_PB" />
        <Address Offset="0x78588" Symbol="DSC1_PICTURE_PARAMETER_SET_6_PC" />
        <Address Offset="0x6b218" Symbol="DSCA_PICTURE_PARAMETER_SET_6" />
        <Address Offset="0x6ba18" Symbol="DSCC_PICTURE_PARAMETER_SET_6" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_7">
      <AddressList>
        <Address Offset="0x7828c" Symbol="DSC0_PICTURE_PARAMETER_SET_7_PB" />
        <Address Offset="0x7848c" Symbol="DSC0_PICTURE_PARAMETER_SET_7_PC" />
        <Address Offset="0x7838c" Symbol="DSC1_PICTURE_PARAMETER_SET_7_PB" />
        <Address Offset="0x7858c" Symbol="DSC1_PICTURE_PARAMETER_SET_7_PC" />
        <Address Offset="0x6b21c" Symbol="DSCA_PICTURE_PARAMETER_SET_7" />
        <Address Offset="0x6ba1c" Symbol="DSCC_PICTURE_PARAMETER_SET_7" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_8">
      <AddressList>
        <Address Offset="0x78290" Symbol="DSC0_PICTURE_PARAMETER_SET_8_PB" />
        <Address Offset="0x78490" Symbol="DSC0_PICTURE_PARAMETER_SET_8_PC" />
        <Address Offset="0x78390" Symbol="DSC1_PICTURE_PARAMETER_SET_8_PB" />
        <Address Offset="0x78590" Symbol="DSC1_PICTURE_PARAMETER_SET_8_PC" />
        <Address Offset="0x6b220" Symbol="DSCA_PICTURE_PARAMETER_SET_8" />
        <Address Offset="0x6ba20" Symbol="DSCC_PICTURE_PARAMETER_SET_8" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_PICTURE_PARAMETER_SET_9">
      <AddressList>
        <Address Offset="0x78294" Symbol="DSC0_PICTURE_PARAMETER_SET_9_PB" />
        <Address Offset="0x78494" Symbol="DSC0_PICTURE_PARAMETER_SET_9_PC" />
        <Address Offset="0x78394" Symbol="DSC1_PICTURE_PARAMETER_SET_9_PB" />
        <Address Offset="0x78594" Symbol="DSC1_PICTURE_PARAMETER_SET_9_PC" />
        <Address Offset="0x6b224" Symbol="DSCA_PICTURE_PARAMETER_SET_9" />
        <Address Offset="0x6ba24" Symbol="DSCC_PICTURE_PARAMETER_SET_9" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_RC_BUF_THRESH_0">
      <AddressList>
        <Address Offset="0x78254" Symbol="DSC0_RC_BUF_THRESH_0_PB" />
        <Address Offset="0x78454" Symbol="DSC0_RC_BUF_THRESH_0_PC" />
        <Address Offset="0x78354" Symbol="DSC1_RC_BUF_THRESH_0_PB" />
        <Address Offset="0x78554" Symbol="DSC1_RC_BUF_THRESH_0_PC" />
        <Address Offset="0x6b230" Symbol="DSCA_RC_BUF_THRESH_0" />
        <Address Offset="0x6ba30" Symbol="DSCC_RC_BUF_THRESH_0" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_RC_BUF_THRESH_1">
      <AddressList>
        <Address Offset="0x7825c" Symbol="DSC0_RC_BUF_THRESH_1_PB" />
        <Address Offset="0x7845c" Symbol="DSC0_RC_BUF_THRESH_1_PC" />
        <Address Offset="0x7835c" Symbol="DSC1_RC_BUF_THRESH_1_PB" />
        <Address Offset="0x7855c" Symbol="DSC1_RC_BUF_THRESH_1_PC" />
        <Address Offset="0x6b238" Symbol="DSCA_RC_BUF_THRESH_1" />
        <Address Offset="0x6ba38" Symbol="DSCC_RC_BUF_THRESH_1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_RC_RANGE_PARAMETERS_0">
      <AddressList>
        <Address Offset="0x78208" Symbol="DSC0_RC_RANGE_PARAMETERS_0_PB" />
        <Address Offset="0x78408" Symbol="DSC0_RC_RANGE_PARAMETERS_0_PC" />
        <Address Offset="0x78308" Symbol="DSC1_RC_RANGE_PARAMETERS_0_PB" />
        <Address Offset="0x78508" Symbol="DSC1_RC_RANGE_PARAMETERS_0_PC" />
        <Address Offset="0x6b240" Symbol="DSCA_RC_RANGE_PARAMETERS_0" />
        <Address Offset="0x6ba40" Symbol="DSCC_RC_RANGE_PARAMETERS_0" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_RC_RANGE_PARAMETERS_1">
      <AddressList>
        <Address Offset="0x78210" Symbol="DSC0_RC_RANGE_PARAMETERS_1_PB" />
        <Address Offset="0x78410" Symbol="DSC0_RC_RANGE_PARAMETERS_1_PC" />
        <Address Offset="0x78310" Symbol="DSC1_RC_RANGE_PARAMETERS_1_PB" />
        <Address Offset="0x78510" Symbol="DSC1_RC_RANGE_PARAMETERS_1_PC" />
        <Address Offset="0x6b248" Symbol="DSCA_RC_RANGE_PARAMETERS_1" />
        <Address Offset="0x6ba48" Symbol="DSCC_RC_RANGE_PARAMETERS_1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_RC_RANGE_PARAMETERS_2">
      <AddressList>
        <Address Offset="0x78218" Symbol="DSC0_RC_RANGE_PARAMETERS_2_PB" />
        <Address Offset="0x78418" Symbol="DSC0_RC_RANGE_PARAMETERS_2_PC" />
        <Address Offset="0x78318" Symbol="DSC1_RC_RANGE_PARAMETERS_2_PB" />
        <Address Offset="0x78518" Symbol="DSC1_RC_RANGE_PARAMETERS_2_PC" />
        <Address Offset="0x6b250" Symbol="DSCA_RC_RANGE_PARAMETERS_2" />
        <Address Offset="0x6ba50" Symbol="DSCC_RC_RANGE_PARAMETERS_2" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSC_RC_RANGE_PARAMETERS_3">
      <AddressList>
        <Address Offset="0x78220" Symbol="DSC0_RC_RANGE_PARAMETERS_3_PB" />
        <Address Offset="0x78420" Symbol="DSC0_RC_RANGE_PARAMETERS_3_PC" />
        <Address Offset="0x78320" Symbol="DSC1_RC_RANGE_PARAMETERS_3_PB" />
        <Address Offset="0x78520" Symbol="DSC1_RC_RANGE_PARAMETERS_3_PC" />
        <Address Offset="0x6b258" Symbol="DSCA_RC_RANGE_PARAMETERS_3" />
        <Address Offset="0x6ba58" Symbol="DSCC_RC_RANGE_PARAMETERS_3" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSI_CMD_TXHDR" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b100" Symbol="DSI_CMD_TXHDR_0" Instance="0" />
        <Address Offset="0x6b900" Symbol="DSI_CMD_TXHDR_1" Instance="1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSI_ESC_CLK_DIV" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b090" Symbol="DSI_ESC_CLK_DIV_0" Instance="0" />
        <Address Offset="0x6b890" Symbol="DSI_ESC_CLK_DIV_1" Instance="1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSI_INTER_IDENT_REG" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b074" Symbol="DSI_INTER_IDENT_REG_0" Instance="0" />
        <Address Offset="0x6b874" Symbol="DSI_INTER_IDENT_REG_1" Instance="1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="TE Event" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="DSI_INTER_MSK_REG" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b070" Symbol="DSI_INTER_MSK_REG_0" Instance="0" />
        <Address Offset="0x6b870" Symbol="DSI_INTER_MSK_REG_1" Instance="1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="TE Event" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="DSI_IO_MODECTL" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b094" Symbol="DSI_IO_MODECTL_0" Instance="0" />
        <Address Offset="0x6b894" Symbol="DSI_IO_MODECTL_1" Instance="1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Combo PHY Mode" HighBit="0" LowBit="0" />
      </BitFieldList>
    </register>
    <register name="DSI_LP_MSG" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b0d8" Symbol="DSI_LP_MSG_0" Instance="0" />
        <Address Offset="0x6b8d8" Symbol="DSI_LP_MSG_1" Instance="1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="LP Tx in Progress" HighBit="17" LowBit="17" />
        <BitField Name="ULPS Entry" HighBit="0" LowBit="0" />
        <BitField Name="In ULPS" HighBit="16" LowBit="16" />
      </BitFieldList>
    </register>
    <register name="DSI_T_INIT_MASTER" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b088" Symbol="DSI_T_INIT_MASTER_0" Instance="0" />
        <Address Offset="0x6b888" Symbol="DSI_T_INIT_MASTER_1" Instance="1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSI_T_WAKEUP" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b08c" Symbol="DSI_T_WAKEUP_0" Instance="0" />
        <Address Offset="0x6b88c" Symbol="DSI_T_WAKEUP_1" Instance="1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="DSS_CTL1">
      <AddressList>
        <Address Offset="0x67400" Symbol="DSS_CTL1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Splitter Enable" HighBit="31" LowBit="31" />
        <BitField Name="Joiner Enable" HighBit="30" LowBit="30" />
      </BitFieldList>
    </register>
    <register name="DSS_CTL2">
      <AddressList>
        <Address Offset="0x67404" Symbol="DSS_CTL2" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Left Branch VDSC Enable" HighBit="31" LowBit="31" />
        <BitField Name="Right Branch VDSC Enable" HighBit="15" LowBit="15" />
      </BitFieldList>
    </register>
    <register name="FUSE_STATUS">
      <AddressList>
        <Address Offset="0x42000" Symbol="FUSE_STATUS" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Fuse PG0 Distribution Status" HighBit="27" LowBit="27" />
        <BitField Name="Fuse PG1 Distribution Status" HighBit="26" LowBit="26" />
        <BitField Name="Fuse PG2 Distribution Status" HighBit="25" LowBit="25" />
        <BitField Name="Fuse PG3 Distribution Status" HighBit="24" LowBit="24" />
        <BitField Name="Fuse PG4 Distribution Status" HighBit="23" LowBit="23" />
      </BitFieldList>
    </register>
    <register name="HDCP2_AUTH">
      <AddressList>
        <Address Offset="0x66898" Symbol="HDCP2_AUTH_DDIA" />
        <Address Offset="0x66598" Symbol="HDCP2_AUTH_DDIB" />
        <Address Offset="0x66698" Symbol="HDCP2_AUTH_DDIC" />
        <Address Offset="0x66798" Symbol="HDCP2_AUTH_DDID" />
        <Address Offset="0x66a98" Symbol="HDCP2_AUTH_DDIE" />
        <Address Offset="0x66998" Symbol="HDCP2_AUTH_DDIF" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Link Authenticated" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="HDCP2_AUTH_STREAM">
      <AddressList>
        <Address Offset="0x66f00" Symbol="HDCP2_AUTH_STREAMA" />
        <Address Offset="0x66f04" Symbol="HDCP2_AUTH_STREAMB" />
        <Address Offset="0x66f08" Symbol="HDCP2_AUTH_STREAMC" />
        <Address Offset="0x66f0c" Symbol="HDCP2_AUTH_STREAMD" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Type" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="HDCP2_CTL">
      <AddressList>
        <Address Offset="0x668b0" Symbol="HDCP2_CTL_DDIA" />
        <Address Offset="0x665b0" Symbol="HDCP2_CTL_DDIB" />
        <Address Offset="0x666b0" Symbol="HDCP2_CTL_DDIC" />
        <Address Offset="0x667b0" Symbol="HDCP2_CTL_DDID" />
        <Address Offset="0x66ab0" Symbol="HDCP2_CTL_DDIE" />
        <Address Offset="0x669b0" Symbol="HDCP2_CTL_DDIF" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Link Encryption Request" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="HDCP2_RIV">
      <AddressList>
        <Address Offset="0x66890" Symbol="HDCP2_RIV_DDIA_*" />
        <Address Offset="0x66590" Symbol="HDCP2_RIV_DDIB_*" />
        <Address Offset="0x66690" Symbol="HDCP2_RIV_DDIC_*" />
        <Address Offset="0x66790" Symbol="HDCP2_RIV_DDID_*" />
        <Address Offset="0x66a90" Symbol="HDCP2_RIV_DDIE_*" />
        <Address Offset="0x66990" Symbol="HDCP2_RIV_DDIF_*" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="HDCP2_SKEY">
      <AddressList>
        <Address Offset="0x66880" Symbol="HDCP2_SKEY_DDIA_*" />
        <Address Offset="0x66580" Symbol="HDCP2_SKEY_DDIB_*" />
        <Address Offset="0x66680" Symbol="HDCP2_SKEY_DDIC_*" />
        <Address Offset="0x66780" Symbol="HDCP2_SKEY_DDID_*" />
        <Address Offset="0x66a80" Symbol="HDCP2_SKEY_DDIE_*" />
        <Address Offset="0x66980" Symbol="HDCP2_SKEY_DDIF_*" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="HDCP2_STATUS">
      <AddressList>
        <Address Offset="0x668b4" Symbol="HDCP2_STATUS_DDIA" />
        <Address Offset="0x665b4" Symbol="HDCP2_STATUS_DDIB" />
        <Address Offset="0x666b4" Symbol="HDCP2_STATUS_DDIC" />
        <Address Offset="0x667b4" Symbol="HDCP2_STATUS_DDID" />
        <Address Offset="0x66ab4" Symbol="HDCP2_STATUS_DDIE" />
        <Address Offset="0x669b4" Symbol="HDCP2_STATUS_DDIF" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Link Authentication Status" HighBit="21" LowBit="21" />
        <BitField Name="Link Encryption Status" HighBit="20" LowBit="20" />
      </BitFieldList>
    </register>
    <register name="LINKM" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60040" Symbol="TRANS_LINKM1_A" Instance="A" />
        <Address Offset="0x61040" Symbol="TRANS_LINKM1_B" Instance="B" />
        <Address Offset="0x62040" Symbol="TRANS_LINKM1_C" Instance="C" />
        <Address Offset="0x6f040" Symbol="TRANS_LINKM1_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="LINKN" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60044" Symbol="TRANS_LINKN1_A" Instance="A" />
        <Address Offset="0x61044" Symbol="TRANS_LINKN1_B" Instance="B" />
        <Address Offset="0x62044" Symbol="TRANS_LINKN1_C" Instance="C" />
        <Address Offset="0x6f044" Symbol="TRANS_LINKN1_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="LUT_3D_CTL" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x490a4" Symbol="LUT_3D_CTL_A" Instance="A" />
      </AddressList>
      <BitFieldList>
        <BitField Name="New LUT Ready" HighBit="30" LowBit="30" />
        <BitField Name="LUT 3D Enable" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="LUT_3D_DATA" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x490ac" Symbol="LUT_3D_DATA_A" Instance="A" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="LUT_3D_INDEX" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x490a8" Symbol="LUT_3D_INDEX_A" Instance="A" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_CLKTOP_CORECLKCTL1">
      <AddressList>
        <Address Offset="0x1688d8" Symbol="MG_CLKTOP2_CORECLKCTL1_PORT1" />
        <Address Offset="0x1698d8" Symbol="MG_CLKTOP2_CORECLKCTL1_PORT2" />
        <Address Offset="0x16a8d8" Symbol="MG_CLKTOP2_CORECLKCTL1_PORT3" />
        <Address Offset="0x16b8d8" Symbol="MG_CLKTOP2_CORECLKCTL1_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_CLKTOP_HSCLKCTL">
      <AddressList>
        <Address Offset="0x1688d4" Symbol="MG_CLKTOP2_HSCLKCTL_PORT1" />
        <Address Offset="0x1698d4" Symbol="MG_CLKTOP2_HSCLKCTL_PORT2" />
        <Address Offset="0x16a8d4" Symbol="MG_CLKTOP2_HSCLKCTL_PORT3" />
        <Address Offset="0x16b8d4" Symbol="MG_CLKTOP2_HSCLKCTL_PORT4" />
      </AddressList>
      <BitFieldList>
        <BitField Name="od clktop coreclk inputsel" HighBit="16" LowBit="16" />
      </BitFieldList>
    </register>
    <register name="MG_DP_MODE">
      <AddressList>
        <Address Offset="0x1683a0" Symbol="MG_DP_MODE_LN0_ACU_PORT1" />
        <Address Offset="0x1693a0" Symbol="MG_DP_MODE_LN0_ACU_PORT2" />
        <Address Offset="0x16a3a0" Symbol="MG_DP_MODE_LN0_ACU_PORT3" />
        <Address Offset="0x16b3a0" Symbol="MG_DP_MODE_LN0_ACU_PORT4" />
        <Address Offset="0x1687a0" Symbol="MG_DP_MODE_LN1_ACU_PORT1" />
        <Address Offset="0x1697a0" Symbol="MG_DP_MODE_LN1_ACU_PORT2" />
        <Address Offset="0x16a7a0" Symbol="MG_DP_MODE_LN1_ACU_PORT3" />
        <Address Offset="0x16b7a0" Symbol="MG_DP_MODE_LN1_ACU_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_PLL_BIAS">
      <AddressList>
        <Address Offset="0x168a14" Symbol="MG_PLL1_BIAS_PORT1" />
        <Address Offset="0x169a14" Symbol="MG_PLL1_BIAS_PORT2" />
        <Address Offset="0x16aa14" Symbol="MG_PLL1_BIAS_PORT3" />
        <Address Offset="0x16ba14" Symbol="MG_PLL1_BIAS_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_PLL_DIV0">
      <AddressList>
        <Address Offset="0x168a00" Symbol="MG_PLL1_DIV0_PORT1" />
        <Address Offset="0x169a00" Symbol="MG_PLL1_DIV0_PORT2" />
        <Address Offset="0x16aa00" Symbol="MG_PLL1_DIV0_PORT3" />
        <Address Offset="0x16ba00" Symbol="MG_PLL1_DIV0_PORT4" />
      </AddressList>
      <BitFieldList>
        <BitField Name="i direct pin if en" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="MG_PLL_DIV1">
      <AddressList>
        <Address Offset="0x168a04" Symbol="MG_PLL1_DIV1_PORT1" />
        <Address Offset="0x169a04" Symbol="MG_PLL1_DIV1_PORT2" />
        <Address Offset="0x16aa04" Symbol="MG_PLL1_DIV1_PORT3" />
        <Address Offset="0x16ba04" Symbol="MG_PLL1_DIV1_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_PLL_FRAC_LOCK">
      <AddressList>
        <Address Offset="0x168a0c" Symbol="MG_PLL1_FRAC_LOCK_PORT1" />
        <Address Offset="0x169a0c" Symbol="MG_PLL1_FRAC_LOCK_PORT2" />
        <Address Offset="0x16aa0c" Symbol="MG_PLL1_FRAC_LOCK_PORT3" />
        <Address Offset="0x16ba0c" Symbol="MG_PLL1_FRAC_LOCK_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_PLL_LF">
      <AddressList>
        <Address Offset="0x168a08" Symbol="MG_PLL1_LF_PORT1" />
        <Address Offset="0x169a08" Symbol="MG_PLL1_LF_PORT2" />
        <Address Offset="0x16aa08" Symbol="MG_PLL1_LF_PORT3" />
        <Address Offset="0x16ba08" Symbol="MG_PLL1_LF_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_PLL_SSC">
      <AddressList>
        <Address Offset="0x168a10" Symbol="MG_PLL1_SSC_PORT1" />
        <Address Offset="0x169a10" Symbol="MG_PLL1_SSC_PORT2" />
        <Address Offset="0x16aa10" Symbol="MG_PLL1_SSC_PORT3" />
        <Address Offset="0x16ba10" Symbol="MG_PLL1_SSC_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_PLL_TDC_COLDST_BIAS">
      <AddressList>
        <Address Offset="0x168a18" Symbol="MG_PLL1_TDC_COLDST_BIAS_PORT1" />
        <Address Offset="0x169a18" Symbol="MG_PLL1_TDC_COLDST_BIAS_PORT2" />
        <Address Offset="0x16aa18" Symbol="MG_PLL1_TDC_COLDST_BIAS_PORT3" />
        <Address Offset="0x16ba18" Symbol="MG_PLL1_TDC_COLDST_BIAS_PORT4" />
      </AddressList>
      <BitFieldList>
        <BitField Name="i coldstart" HighBit="16" LowBit="16" />
      </BitFieldList>
    </register>
    <register name="MG_REFCLKIN_CTL">
      <AddressList>
        <Address Offset="0x16892c" Symbol="MG_REFCLKIN_CTL_PORT1" />
        <Address Offset="0x16992c" Symbol="MG_REFCLKIN_CTL_PORT2" />
        <Address Offset="0x16a92c" Symbol="MG_REFCLKIN_CTL_PORT3" />
        <Address Offset="0x16b92c" Symbol="MG_REFCLKIN_CTL_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_TX_DRVCTRL">
      <AddressList>
        <Address Offset="0x168144" Symbol="MG_TX_DRVCTRL_TX1LN0_TXPORT1" />
        <Address Offset="0x169144" Symbol="MG_TX_DRVCTRL_TX1LN0_TXPORT2" />
        <Address Offset="0x16a144" Symbol="MG_TX_DRVCTRL_TX1LN0_TXPORT3" />
        <Address Offset="0x16b144" Symbol="MG_TX_DRVCTRL_TX1LN0_TXPORT4" />
        <Address Offset="0x168544" Symbol="MG_TX_DRVCTRL_TX1LN1_TXPORT1" />
        <Address Offset="0x169544" Symbol="MG_TX_DRVCTRL_TX1LN1_TXPORT2" />
        <Address Offset="0x16a544" Symbol="MG_TX_DRVCTRL_TX1LN1_TXPORT3" />
        <Address Offset="0x16b544" Symbol="MG_TX_DRVCTRL_TX1LN1_TXPORT4" />
        <Address Offset="0x1680c4" Symbol="MG_TX_DRVCTRL_TX2LN0_TXPORT1" />
        <Address Offset="0x1690c4" Symbol="MG_TX_DRVCTRL_TX2LN0_TXPORT2" />
        <Address Offset="0x16a0c4" Symbol="MG_TX_DRVCTRL_TX2LN0_TXPORT3" />
        <Address Offset="0x16b0c4" Symbol="MG_TX_DRVCTRL_TX2LN0_TXPORT4" />
        <Address Offset="0x1684c4" Symbol="MG_TX_DRVCTRL_TX2LN1_TXPORT1" />
        <Address Offset="0x1694c4" Symbol="MG_TX_DRVCTRL_TX2LN1_TXPORT2" />
        <Address Offset="0x16a4c4" Symbol="MG_TX_DRVCTRL_TX2LN1_TXPORT3" />
        <Address Offset="0x16b4c4" Symbol="MG_TX_DRVCTRL_TX2LN1_TXPORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_TX_LINK_PARAMS">
      <AddressList>
        <Address Offset="0x16812c" Symbol="MG_TX_LINK_PARAMS_TX1LN0_PORT1" />
        <Address Offset="0x16912c" Symbol="MG_TX_LINK_PARAMS_TX1LN0_PORT2" />
        <Address Offset="0x16a12c" Symbol="MG_TX_LINK_PARAMS_TX1LN0_PORT3" />
        <Address Offset="0x16b12c" Symbol="MG_TX_LINK_PARAMS_TX1LN0_PORT4" />
        <Address Offset="0x16852c" Symbol="MG_TX_LINK_PARAMS_TX1LN1_PORT1" />
        <Address Offset="0x16952c" Symbol="MG_TX_LINK_PARAMS_TX1LN1_PORT2" />
        <Address Offset="0x16a52c" Symbol="MG_TX_LINK_PARAMS_TX1LN1_PORT3" />
        <Address Offset="0x16b52c" Symbol="MG_TX_LINK_PARAMS_TX1LN1_PORT4" />
        <Address Offset="0x1680ac" Symbol="MG_TX_LINK_PARAMS_TX2LN0_PORT1" />
        <Address Offset="0x1690ac" Symbol="MG_TX_LINK_PARAMS_TX2LN0_PORT2" />
        <Address Offset="0x16a0ac" Symbol="MG_TX_LINK_PARAMS_TX2LN0_PORT3" />
        <Address Offset="0x16b0ac" Symbol="MG_TX_LINK_PARAMS_TX2LN0_PORT4" />
        <Address Offset="0x1684ac" Symbol="MG_TX_LINK_PARAMS_TX2LN1_PORT1" />
        <Address Offset="0x1694ac" Symbol="MG_TX_LINK_PARAMS_TX2LN1_PORT2" />
        <Address Offset="0x16a4ac" Symbol="MG_TX_LINK_PARAMS_TX2LN1_PORT3" />
        <Address Offset="0x16b4ac" Symbol="MG_TX_LINK_PARAMS_TX2LN1_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_TX_PISO_READLOAD">
      <AddressList>
        <Address Offset="0x16814c" Symbol="MG_TX_PISO_READLOAD_TX1LN0_PORT1" />
        <Address Offset="0x16914c" Symbol="MG_TX_PISO_READLOAD_TX1LN0_PORT2" />
        <Address Offset="0x16a14c" Symbol="MG_TX_PISO_READLOAD_TX1LN0_PORT3" />
        <Address Offset="0x16b14c" Symbol="MG_TX_PISO_READLOAD_TX1LN0_PORT4" />
        <Address Offset="0x16854c" Symbol="MG_TX_PISO_READLOAD_TX1LN1_PORT1" />
        <Address Offset="0x16954c" Symbol="MG_TX_PISO_READLOAD_TX1LN1_PORT2" />
        <Address Offset="0x16a54c" Symbol="MG_TX_PISO_READLOAD_TX1LN1_PORT3" />
        <Address Offset="0x16b54c" Symbol="MG_TX_PISO_READLOAD_TX1LN1_PORT4" />
        <Address Offset="0x1680cc" Symbol="MG_TX_PISO_READLOAD_TX2LN0_PORT1" />
        <Address Offset="0x1690cc" Symbol="MG_TX_PISO_READLOAD_TX2LN0_PORT2" />
        <Address Offset="0x16a0cc" Symbol="MG_TX_PISO_READLOAD_TX2LN0_PORT3" />
        <Address Offset="0x16b0cc" Symbol="MG_TX_PISO_READLOAD_TX2LN0_PORT4" />
        <Address Offset="0x1684cc" Symbol="MG_TX_PISO_READLOAD_TX2LN1_PORT1" />
        <Address Offset="0x1694cc" Symbol="MG_TX_PISO_READLOAD_TX2LN1_PORT2" />
        <Address Offset="0x16a4cc" Symbol="MG_TX_PISO_READLOAD_TX2LN1_PORT3" />
        <Address Offset="0x16b4cc" Symbol="MG_TX_PISO_READLOAD_TX2LN1_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MG_TX_SWINGCTRL">
      <AddressList>
        <Address Offset="0x168148" Symbol="MG_TX_SWINGCTRL_TX1LN0_PORT1" />
        <Address Offset="0x169148" Symbol="MG_TX_SWINGCTRL_TX1LN0_PORT2" />
        <Address Offset="0x16a148" Symbol="MG_TX_SWINGCTRL_TX1LN0_PORT3" />
        <Address Offset="0x16b148" Symbol="MG_TX_SWINGCTRL_TX1LN0_PORT4" />
        <Address Offset="0x168548" Symbol="MG_TX_SWINGCTRL_TX1LN1_PORT1" />
        <Address Offset="0x169548" Symbol="MG_TX_SWINGCTRL_TX1LN1_PORT2" />
        <Address Offset="0x16a548" Symbol="MG_TX_SWINGCTRL_TX1LN1_PORT3" />
        <Address Offset="0x16b548" Symbol="MG_TX_SWINGCTRL_TX1LN1_PORT4" />
        <Address Offset="0x1680c8" Symbol="MG_TX_SWINGCTRL_TX2LN0_PORT1" />
        <Address Offset="0x1690c8" Symbol="MG_TX_SWINGCTRL_TX2LN0_PORT2" />
        <Address Offset="0x16a0c8" Symbol="MG_TX_SWINGCTRL_TX2LN0_PORT3" />
        <Address Offset="0x16b0c8" Symbol="MG_TX_SWINGCTRL_TX2LN0_PORT4" />
        <Address Offset="0x1684c8" Symbol="MG_TX_SWINGCTRL_TX2LN1_PORT1" />
        <Address Offset="0x1694c8" Symbol="MG_TX_SWINGCTRL_TX2LN1_PORT2" />
        <Address Offset="0x16a4c8" Symbol="MG_TX_SWINGCTRL_TX2LN1_PORT3" />
        <Address Offset="0x16b4c8" Symbol="MG_TX_SWINGCTRL_TX2LN1_PORT4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MSG_MEDE_KVMR_SPR_CTL">
      <AddressList>
        <Address Offset="0x50410" Symbol="MSG_MEDE_KVMR_SPR_CTL" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MSG_MEDE_KVMR_SPR_PAL">
      <AddressList>
        <Address Offset="0x504b0" Symbol="MSG_MEDE_KVMR_SPR_PAL" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MSG_MEDE_KVMR_SPR_POS">
      <AddressList>
        <Address Offset="0x50490" Symbol="MSG_MEDE_KVMR_SPR_POS" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MSG_MEDE_KVMR_SPR_SIZE">
      <AddressList>
        <Address Offset="0x50494" Symbol="MSG_MEDE_KVMR_SPR_SIZE" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="MSG_MEDE_KVMR_SPR_SURF">
      <AddressList>
        <Address Offset="0x50450" Symbol="MSG_MEDE_KVMR_SPR_SURF" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="NDE_RSTWRN_OPT">
      <AddressList>
        <Address Offset="0x46408" Symbol="NDE_RSTWRN_OPT" />
      </AddressList>
      <BitFieldList>
        <BitField Name="RST PCH Handshake En" HighBit="4" LowBit="4" />
      </BitFieldList>
    </register>
    <register name="PHY_MISC">
      <AddressList>
        <Address Offset="0x64c00" Symbol="PHY_MISC_A" />
        <Address Offset="0x64c04" Symbol="PHY_MISC_B" />
      </AddressList>
      <BitFieldList>
        <BitField Name="DE to IO Comp Pwr Down" HighBit="23" LowBit="23" />
      </BitFieldList>
    </register>
    <register name="PIPE_SRCSZ" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x6001c" Symbol="PIPE_SRCSZ_A" Instance="A" />
        <Address Offset="0x6101c" Symbol="PIPE_SRCSZ_B" Instance="B" />
        <Address Offset="0x6201c" Symbol="PIPE_SRCSZ_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_AUX_DIST" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x701c0" Symbol="PLANE_AUX_DIST_1_A" Instance="1_A" />
        <Address Offset="0x711c0" Symbol="PLANE_AUX_DIST_1_B" Instance="1_B" />
        <Address Offset="0x721c0" Symbol="PLANE_AUX_DIST_1_C" Instance="1_C" />
        <Address Offset="0x702c0" Symbol="PLANE_AUX_DIST_2_A" Instance="2_A" />
        <Address Offset="0x712c0" Symbol="PLANE_AUX_DIST_2_B" Instance="2_B" />
        <Address Offset="0x722c0" Symbol="PLANE_AUX_DIST_2_C" Instance="2_C" />
        <Address Offset="0x703c0" Symbol="PLANE_AUX_DIST_3_A" Instance="3_A" />
        <Address Offset="0x713c0" Symbol="PLANE_AUX_DIST_3_B" Instance="3_B" />
        <Address Offset="0x723c0" Symbol="PLANE_AUX_DIST_3_C" Instance="3_C" />
        <Address Offset="0x704c0" Symbol="PLANE_AUX_DIST_4_A" Instance="4_A" />
        <Address Offset="0x714c0" Symbol="PLANE_AUX_DIST_4_B" Instance="4_B" />
        <Address Offset="0x724c0" Symbol="PLANE_AUX_DIST_4_C" Instance="4_C" />
        <Address Offset="0x705c0" Symbol="PLANE_AUX_DIST_5_A" Instance="5_A" />
        <Address Offset="0x715c0" Symbol="PLANE_AUX_DIST_5_B" Instance="5_B" />
        <Address Offset="0x725c0" Symbol="PLANE_AUX_DIST_5_C" Instance="5_C" />
        <Address Offset="0x706c0" Symbol="PLANE_AUX_DIST_6_A" Instance="6_A" />
        <Address Offset="0x716c0" Symbol="PLANE_AUX_DIST_6_B" Instance="6_B" />
        <Address Offset="0x726c0" Symbol="PLANE_AUX_DIST_6_C" Instance="6_C" />
        <Address Offset="0x707c0" Symbol="PLANE_AUX_DIST_7_A" Instance="7_A" />
        <Address Offset="0x717c0" Symbol="PLANE_AUX_DIST_7_B" Instance="7_B" />
        <Address Offset="0x727c0" Symbol="PLANE_AUX_DIST_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_BUF_CFG" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x7017c" Symbol="CUR_BUF_CFG_A" Instance="A" />
        <Address Offset="0x7117c" Symbol="CUR_BUF_CFG_B" Instance="B" />
        <Address Offset="0x7217c" Symbol="CUR_BUF_CFG_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_BUF_CFG" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x7027c" Symbol="PLANE_BUF_CFG_1_A" Instance="1_A" />
        <Address Offset="0x7127c" Symbol="PLANE_BUF_CFG_1_B" Instance="1_B" />
        <Address Offset="0x7227c" Symbol="PLANE_BUF_CFG_1_C" Instance="1_C" />
        <Address Offset="0x7037c" Symbol="PLANE_BUF_CFG_2_A" Instance="2_A" />
        <Address Offset="0x7137c" Symbol="PLANE_BUF_CFG_2_B" Instance="2_B" />
        <Address Offset="0x7237c" Symbol="PLANE_BUF_CFG_2_C" Instance="2_C" />
        <Address Offset="0x7047c" Symbol="PLANE_BUF_CFG_3_A" Instance="3_A" />
        <Address Offset="0x7147c" Symbol="PLANE_BUF_CFG_3_B" Instance="3_B" />
        <Address Offset="0x7247c" Symbol="PLANE_BUF_CFG_3_C" Instance="3_C" />
        <Address Offset="0x7057c" Symbol="PLANE_BUF_CFG_4_A" Instance="4_A" />
        <Address Offset="0x7157c" Symbol="PLANE_BUF_CFG_4_B" Instance="4_B" />
        <Address Offset="0x7257c" Symbol="PLANE_BUF_CFG_4_C" Instance="4_C" />
        <Address Offset="0x7067c" Symbol="PLANE_BUF_CFG_5_A" Instance="5_A" />
        <Address Offset="0x7167c" Symbol="PLANE_BUF_CFG_5_B" Instance="5_B" />
        <Address Offset="0x7267c" Symbol="PLANE_BUF_CFG_5_C" Instance="5_C" />
        <Address Offset="0x7077c" Symbol="PLANE_BUF_CFG_6_A" Instance="6_A" />
        <Address Offset="0x7177c" Symbol="PLANE_BUF_CFG_6_B" Instance="6_B" />
        <Address Offset="0x7277c" Symbol="PLANE_BUF_CFG_6_C" Instance="6_C" />
        <Address Offset="0x7087c" Symbol="PLANE_BUF_CFG_7_A" Instance="7_A" />
        <Address Offset="0x7187c" Symbol="PLANE_BUF_CFG_7_B" Instance="7_B" />
        <Address Offset="0x7287c" Symbol="PLANE_BUF_CFG_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_COLOR_CTL" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x701cc" Symbol="PLANE_COLOR_CTL_1_A" Instance="1_A" />
        <Address Offset="0x711cc" Symbol="PLANE_COLOR_CTL_1_B" Instance="1_B" />
        <Address Offset="0x721cc" Symbol="PLANE_COLOR_CTL_1_C" Instance="1_C" />
        <Address Offset="0x702cc" Symbol="PLANE_COLOR_CTL_2_A" Instance="2_A" />
        <Address Offset="0x712cc" Symbol="PLANE_COLOR_CTL_2_B" Instance="2_B" />
        <Address Offset="0x722cc" Symbol="PLANE_COLOR_CTL_2_C" Instance="2_C" />
        <Address Offset="0x703cc" Symbol="PLANE_COLOR_CTL_3_A" Instance="3_A" />
        <Address Offset="0x713cc" Symbol="PLANE_COLOR_CTL_3_B" Instance="3_B" />
        <Address Offset="0x723cc" Symbol="PLANE_COLOR_CTL_3_C" Instance="3_C" />
        <Address Offset="0x704cc" Symbol="PLANE_COLOR_CTL_4_A" Instance="4_A" />
        <Address Offset="0x714cc" Symbol="PLANE_COLOR_CTL_4_B" Instance="4_B" />
        <Address Offset="0x724cc" Symbol="PLANE_COLOR_CTL_4_C" Instance="4_C" />
        <Address Offset="0x705cc" Symbol="PLANE_COLOR_CTL_5_A" Instance="5_A" />
        <Address Offset="0x715cc" Symbol="PLANE_COLOR_CTL_5_B" Instance="5_B" />
        <Address Offset="0x725cc" Symbol="PLANE_COLOR_CTL_5_C" Instance="5_C" />
        <Address Offset="0x706cc" Symbol="PLANE_COLOR_CTL_6_A" Instance="6_A" />
        <Address Offset="0x716cc" Symbol="PLANE_COLOR_CTL_6_B" Instance="6_B" />
        <Address Offset="0x726cc" Symbol="PLANE_COLOR_CTL_6_C" Instance="6_C" />
        <Address Offset="0x707cc" Symbol="PLANE_COLOR_CTL_7_A" Instance="7_A" />
        <Address Offset="0x717cc" Symbol="PLANE_COLOR_CTL_7_B" Instance="7_B" />
        <Address Offset="0x727cc" Symbol="PLANE_COLOR_CTL_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_CTL" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x70180" Symbol="PLANE_CTL_1_A" Instance="1_A" />
        <Address Offset="0x71180" Symbol="PLANE_CTL_1_B" Instance="1_B" />
        <Address Offset="0x72180" Symbol="PLANE_CTL_1_C" Instance="1_C" />
        <Address Offset="0x70280" Symbol="PLANE_CTL_2_A" Instance="2_A" />
        <Address Offset="0x71280" Symbol="PLANE_CTL_2_B" Instance="2_B" />
        <Address Offset="0x72280" Symbol="PLANE_CTL_2_C" Instance="2_C" />
        <Address Offset="0x70380" Symbol="PLANE_CTL_3_A" Instance="3_A" />
        <Address Offset="0x71380" Symbol="PLANE_CTL_3_B" Instance="3_B" />
        <Address Offset="0x72380" Symbol="PLANE_CTL_3_C" Instance="3_C" />
        <Address Offset="0x70480" Symbol="PLANE_CTL_4_A" Instance="4_A" />
        <Address Offset="0x71480" Symbol="PLANE_CTL_4_B" Instance="4_B" />
        <Address Offset="0x72480" Symbol="PLANE_CTL_4_C" Instance="4_C" />
        <Address Offset="0x70580" Symbol="PLANE_CTL_5_A" Instance="5_A" />
        <Address Offset="0x71580" Symbol="PLANE_CTL_5_B" Instance="5_B" />
        <Address Offset="0x72580" Symbol="PLANE_CTL_5_C" Instance="5_C" />
        <Address Offset="0x70680" Symbol="PLANE_CTL_6_A" Instance="6_A" />
        <Address Offset="0x71680" Symbol="PLANE_CTL_6_B" Instance="6_B" />
        <Address Offset="0x72680" Symbol="PLANE_CTL_6_C" Instance="6_C" />
        <Address Offset="0x70780" Symbol="PLANE_CTL_7_A" Instance="7_A" />
        <Address Offset="0x71780" Symbol="PLANE_CTL_7_B" Instance="7_B" />
        <Address Offset="0x72780" Symbol="PLANE_CTL_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Plane Enable" HighBit="31" LowBit="31" />
        <BitField Name="Source Pixel Format" HighBit="27" LowBit="23" />
        <BitField Name="Tiled Surface" HighBit="12" LowBit="10" />
      </BitFieldList>
    </register>
    <register name="PLANE_KEYMAX" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x701a0" Symbol="PLANE_KEYMAX_1_A" Instance="1_A" />
        <Address Offset="0x711a0" Symbol="PLANE_KEYMAX_1_B" Instance="1_B" />
        <Address Offset="0x721a0" Symbol="PLANE_KEYMAX_1_C" Instance="1_C" />
        <Address Offset="0x702a0" Symbol="PLANE_KEYMAX_2_A" Instance="2_A" />
        <Address Offset="0x712a0" Symbol="PLANE_KEYMAX_2_B" Instance="2_B" />
        <Address Offset="0x722a0" Symbol="PLANE_KEYMAX_2_C" Instance="2_C" />
        <Address Offset="0x703a0" Symbol="PLANE_KEYMAX_3_A" Instance="3_A" />
        <Address Offset="0x713a0" Symbol="PLANE_KEYMAX_3_B" Instance="3_B" />
        <Address Offset="0x723a0" Symbol="PLANE_KEYMAX_3_C" Instance="3_C" />
        <Address Offset="0x704a0" Symbol="PLANE_KEYMAX_4_A" Instance="4_A" />
        <Address Offset="0x714a0" Symbol="PLANE_KEYMAX_4_B" Instance="4_B" />
        <Address Offset="0x724a0" Symbol="PLANE_KEYMAX_4_C" Instance="4_C" />
        <Address Offset="0x705a0" Symbol="PLANE_KEYMAX_5_A" Instance="5_A" />
        <Address Offset="0x715a0" Symbol="PLANE_KEYMAX_5_B" Instance="5_B" />
        <Address Offset="0x725a0" Symbol="PLANE_KEYMAX_5_C" Instance="5_C" />
        <Address Offset="0x706a0" Symbol="PLANE_KEYMAX_6_A" Instance="6_A" />
        <Address Offset="0x716a0" Symbol="PLANE_KEYMAX_6_B" Instance="6_B" />
        <Address Offset="0x726a0" Symbol="PLANE_KEYMAX_6_C" Instance="6_C" />
        <Address Offset="0x707a0" Symbol="PLANE_KEYMAX_7_A" Instance="7_A" />
        <Address Offset="0x717a0" Symbol="PLANE_KEYMAX_7_B" Instance="7_B" />
        <Address Offset="0x727a0" Symbol="PLANE_KEYMAX_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_KEYMSK" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x70198" Symbol="PLANE_KEYMSK_1_A" Instance="1_A" />
        <Address Offset="0x71198" Symbol="PLANE_KEYMSK_1_B" Instance="1_B" />
        <Address Offset="0x72198" Symbol="PLANE_KEYMSK_1_C" Instance="1_C" />
        <Address Offset="0x70298" Symbol="PLANE_KEYMSK_2_A" Instance="2_A" />
        <Address Offset="0x71298" Symbol="PLANE_KEYMSK_2_B" Instance="2_B" />
        <Address Offset="0x72298" Symbol="PLANE_KEYMSK_2_C" Instance="2_C" />
        <Address Offset="0x70398" Symbol="PLANE_KEYMSK_3_A" Instance="3_A" />
        <Address Offset="0x71398" Symbol="PLANE_KEYMSK_3_B" Instance="3_B" />
        <Address Offset="0x72398" Symbol="PLANE_KEYMSK_3_C" Instance="3_C" />
        <Address Offset="0x70498" Symbol="PLANE_KEYMSK_4_A" Instance="4_A" />
        <Address Offset="0x71498" Symbol="PLANE_KEYMSK_4_B" Instance="4_B" />
        <Address Offset="0x72498" Symbol="PLANE_KEYMSK_4_C" Instance="4_C" />
        <Address Offset="0x70598" Symbol="PLANE_KEYMSK_5_A" Instance="5_A" />
        <Address Offset="0x71598" Symbol="PLANE_KEYMSK_5_B" Instance="5_B" />
        <Address Offset="0x72598" Symbol="PLANE_KEYMSK_5_C" Instance="5_C" />
        <Address Offset="0x70698" Symbol="PLANE_KEYMSK_6_A" Instance="6_A" />
        <Address Offset="0x71698" Symbol="PLANE_KEYMSK_6_B" Instance="6_B" />
        <Address Offset="0x72698" Symbol="PLANE_KEYMSK_6_C" Instance="6_C" />
        <Address Offset="0x70798" Symbol="PLANE_KEYMSK_7_A" Instance="7_A" />
        <Address Offset="0x71798" Symbol="PLANE_KEYMSK_7_B" Instance="7_B" />
        <Address Offset="0x72798" Symbol="PLANE_KEYMSK_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_KEYVAL" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x70194" Symbol="PLANE_KEYVAL_1_A" Instance="1_A" />
        <Address Offset="0x71194" Symbol="PLANE_KEYVAL_1_B" Instance="1_B" />
        <Address Offset="0x72194" Symbol="PLANE_KEYVAL_1_C" Instance="1_C" />
        <Address Offset="0x70294" Symbol="PLANE_KEYVAL_2_A" Instance="2_A" />
        <Address Offset="0x71294" Symbol="PLANE_KEYVAL_2_B" Instance="2_B" />
        <Address Offset="0x72294" Symbol="PLANE_KEYVAL_2_C" Instance="2_C" />
        <Address Offset="0x70394" Symbol="PLANE_KEYVAL_3_A" Instance="3_A" />
        <Address Offset="0x71394" Symbol="PLANE_KEYVAL_3_B" Instance="3_B" />
        <Address Offset="0x72394" Symbol="PLANE_KEYVAL_3_C" Instance="3_C" />
        <Address Offset="0x70494" Symbol="PLANE_KEYVAL_4_A" Instance="4_A" />
        <Address Offset="0x71494" Symbol="PLANE_KEYVAL_4_B" Instance="4_B" />
        <Address Offset="0x72494" Symbol="PLANE_KEYVAL_4_C" Instance="4_C" />
        <Address Offset="0x70594" Symbol="PLANE_KEYVAL_5_A" Instance="5_A" />
        <Address Offset="0x71594" Symbol="PLANE_KEYVAL_5_B" Instance="5_B" />
        <Address Offset="0x72594" Symbol="PLANE_KEYVAL_5_C" Instance="5_C" />
        <Address Offset="0x70694" Symbol="PLANE_KEYVAL_6_A" Instance="6_A" />
        <Address Offset="0x71694" Symbol="PLANE_KEYVAL_6_B" Instance="6_B" />
        <Address Offset="0x72694" Symbol="PLANE_KEYVAL_6_C" Instance="6_C" />
        <Address Offset="0x70794" Symbol="PLANE_KEYVAL_7_A" Instance="7_A" />
        <Address Offset="0x71794" Symbol="PLANE_KEYVAL_7_B" Instance="7_B" />
        <Address Offset="0x72794" Symbol="PLANE_KEYVAL_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_LEFT_SURF" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x701b0" Symbol="PLANE_LEFT_SURF_1_A" Instance="1_A" />
        <Address Offset="0x711b0" Symbol="PLANE_LEFT_SURF_1_B" Instance="1_B" />
        <Address Offset="0x721b0" Symbol="PLANE_LEFT_SURF_1_C" Instance="1_C" />
        <Address Offset="0x702b0" Symbol="PLANE_LEFT_SURF_2_A" Instance="2_A" />
        <Address Offset="0x712b0" Symbol="PLANE_LEFT_SURF_2_B" Instance="2_B" />
        <Address Offset="0x722b0" Symbol="PLANE_LEFT_SURF_2_C" Instance="2_C" />
        <Address Offset="0x703b0" Symbol="PLANE_LEFT_SURF_3_A" Instance="3_A" />
        <Address Offset="0x713b0" Symbol="PLANE_LEFT_SURF_3_B" Instance="3_B" />
        <Address Offset="0x723b0" Symbol="PLANE_LEFT_SURF_3_C" Instance="3_C" />
        <Address Offset="0x704b0" Symbol="PLANE_LEFT_SURF_4_A" Instance="4_A" />
        <Address Offset="0x714b0" Symbol="PLANE_LEFT_SURF_4_B" Instance="4_B" />
        <Address Offset="0x724b0" Symbol="PLANE_LEFT_SURF_4_C" Instance="4_C" />
        <Address Offset="0x705b0" Symbol="PLANE_LEFT_SURF_5_A" Instance="5_A" />
        <Address Offset="0x715b0" Symbol="PLANE_LEFT_SURF_5_B" Instance="5_B" />
        <Address Offset="0x725b0" Symbol="PLANE_LEFT_SURF_5_C" Instance="5_C" />
        <Address Offset="0x706b0" Symbol="PLANE_LEFT_SURF_6_A" Instance="6_A" />
        <Address Offset="0x716b0" Symbol="PLANE_LEFT_SURF_6_B" Instance="6_B" />
        <Address Offset="0x726b0" Symbol="PLANE_LEFT_SURF_6_C" Instance="6_C" />
        <Address Offset="0x707b0" Symbol="PLANE_LEFT_SURF_7_A" Instance="7_A" />
        <Address Offset="0x717b0" Symbol="PLANE_LEFT_SURF_7_B" Instance="7_B" />
        <Address Offset="0x727b0" Symbol="PLANE_LEFT_SURF_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_OFFSET" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x701a4" Symbol="PLANE_OFFSET_1_A" Instance="1_A" />
        <Address Offset="0x711a4" Symbol="PLANE_OFFSET_1_B" Instance="1_B" />
        <Address Offset="0x721a4" Symbol="PLANE_OFFSET_1_C" Instance="1_C" />
        <Address Offset="0x702a4" Symbol="PLANE_OFFSET_2_A" Instance="2_A" />
        <Address Offset="0x712a4" Symbol="PLANE_OFFSET_2_B" Instance="2_B" />
        <Address Offset="0x722a4" Symbol="PLANE_OFFSET_2_C" Instance="2_C" />
        <Address Offset="0x703a4" Symbol="PLANE_OFFSET_3_A" Instance="3_A" />
        <Address Offset="0x713a4" Symbol="PLANE_OFFSET_3_B" Instance="3_B" />
        <Address Offset="0x723a4" Symbol="PLANE_OFFSET_3_C" Instance="3_C" />
        <Address Offset="0x704a4" Symbol="PLANE_OFFSET_4_A" Instance="4_A" />
        <Address Offset="0x714a4" Symbol="PLANE_OFFSET_4_B" Instance="4_B" />
        <Address Offset="0x724a4" Symbol="PLANE_OFFSET_4_C" Instance="4_C" />
        <Address Offset="0x705a4" Symbol="PLANE_OFFSET_5_A" Instance="5_A" />
        <Address Offset="0x715a4" Symbol="PLANE_OFFSET_5_B" Instance="5_B" />
        <Address Offset="0x725a4" Symbol="PLANE_OFFSET_5_C" Instance="5_C" />
        <Address Offset="0x706a4" Symbol="PLANE_OFFSET_6_A" Instance="6_A" />
        <Address Offset="0x716a4" Symbol="PLANE_OFFSET_6_B" Instance="6_B" />
        <Address Offset="0x726a4" Symbol="PLANE_OFFSET_6_C" Instance="6_C" />
        <Address Offset="0x707a4" Symbol="PLANE_OFFSET_7_A" Instance="7_A" />
        <Address Offset="0x717a4" Symbol="PLANE_OFFSET_7_B" Instance="7_B" />
        <Address Offset="0x727a4" Symbol="PLANE_OFFSET_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_POS" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x7018c" Symbol="PLANE_POS_1_A" Instance="1_A" />
        <Address Offset="0x7118c" Symbol="PLANE_POS_1_B" Instance="1_B" />
        <Address Offset="0x7218c" Symbol="PLANE_POS_1_C" Instance="1_C" />
        <Address Offset="0x7028c" Symbol="PLANE_POS_2_A" Instance="2_A" />
        <Address Offset="0x7128c" Symbol="PLANE_POS_2_B" Instance="2_B" />
        <Address Offset="0x7228c" Symbol="PLANE_POS_2_C" Instance="2_C" />
        <Address Offset="0x7038c" Symbol="PLANE_POS_3_A" Instance="3_A" />
        <Address Offset="0x7138c" Symbol="PLANE_POS_3_B" Instance="3_B" />
        <Address Offset="0x7238c" Symbol="PLANE_POS_3_C" Instance="3_C" />
        <Address Offset="0x7048c" Symbol="PLANE_POS_4_A" Instance="4_A" />
        <Address Offset="0x7148c" Symbol="PLANE_POS_4_B" Instance="4_B" />
        <Address Offset="0x7248c" Symbol="PLANE_POS_4_C" Instance="4_C" />
        <Address Offset="0x7058c" Symbol="PLANE_POS_5_A" Instance="5_A" />
        <Address Offset="0x7158c" Symbol="PLANE_POS_5_B" Instance="5_B" />
        <Address Offset="0x7258c" Symbol="PLANE_POS_5_C" Instance="5_C" />
        <Address Offset="0x7068c" Symbol="PLANE_POS_6_A" Instance="6_A" />
        <Address Offset="0x7168c" Symbol="PLANE_POS_6_B" Instance="6_B" />
        <Address Offset="0x7268c" Symbol="PLANE_POS_6_C" Instance="6_C" />
        <Address Offset="0x7078c" Symbol="PLANE_POS_7_A" Instance="7_A" />
        <Address Offset="0x7178c" Symbol="PLANE_POS_7_B" Instance="7_B" />
        <Address Offset="0x7278c" Symbol="PLANE_POS_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_SIZE" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x70190" Symbol="PLANE_SIZE_1_A" Instance="1_A" />
        <Address Offset="0x71190" Symbol="PLANE_SIZE_1_B" Instance="1_B" />
        <Address Offset="0x72190" Symbol="PLANE_SIZE_1_C" Instance="1_C" />
        <Address Offset="0x70290" Symbol="PLANE_SIZE_2_A" Instance="2_A" />
        <Address Offset="0x71290" Symbol="PLANE_SIZE_2_B" Instance="2_B" />
        <Address Offset="0x72290" Symbol="PLANE_SIZE_2_C" Instance="2_C" />
        <Address Offset="0x70390" Symbol="PLANE_SIZE_3_A" Instance="3_A" />
        <Address Offset="0x71390" Symbol="PLANE_SIZE_3_B" Instance="3_B" />
        <Address Offset="0x72390" Symbol="PLANE_SIZE_3_C" Instance="3_C" />
        <Address Offset="0x70490" Symbol="PLANE_SIZE_4_A" Instance="4_A" />
        <Address Offset="0x71490" Symbol="PLANE_SIZE_4_B" Instance="4_B" />
        <Address Offset="0x72490" Symbol="PLANE_SIZE_4_C" Instance="4_C" />
        <Address Offset="0x70590" Symbol="PLANE_SIZE_5_A" Instance="5_A" />
        <Address Offset="0x71590" Symbol="PLANE_SIZE_5_B" Instance="5_B" />
        <Address Offset="0x72590" Symbol="PLANE_SIZE_5_C" Instance="5_C" />
        <Address Offset="0x70690" Symbol="PLANE_SIZE_6_A" Instance="6_A" />
        <Address Offset="0x71690" Symbol="PLANE_SIZE_6_B" Instance="6_B" />
        <Address Offset="0x72690" Symbol="PLANE_SIZE_6_C" Instance="6_C" />
        <Address Offset="0x70790" Symbol="PLANE_SIZE_7_A" Instance="7_A" />
        <Address Offset="0x71790" Symbol="PLANE_SIZE_7_B" Instance="7_B" />
        <Address Offset="0x72790" Symbol="PLANE_SIZE_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_STRIDE" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x70188" Symbol="PLANE_STRIDE_1_A" Instance="1_A" />
        <Address Offset="0x71188" Symbol="PLANE_STRIDE_1_B" Instance="1_B" />
        <Address Offset="0x72188" Symbol="PLANE_STRIDE_1_C" Instance="1_C" />
        <Address Offset="0x70288" Symbol="PLANE_STRIDE_2_A" Instance="2_A" />
        <Address Offset="0x71288" Symbol="PLANE_STRIDE_2_B" Instance="2_B" />
        <Address Offset="0x72288" Symbol="PLANE_STRIDE_2_C" Instance="2_C" />
        <Address Offset="0x70388" Symbol="PLANE_STRIDE_3_A" Instance="3_A" />
        <Address Offset="0x71388" Symbol="PLANE_STRIDE_3_B" Instance="3_B" />
        <Address Offset="0x72388" Symbol="PLANE_STRIDE_3_C" Instance="3_C" />
        <Address Offset="0x70488" Symbol="PLANE_STRIDE_4_A" Instance="4_A" />
        <Address Offset="0x71488" Symbol="PLANE_STRIDE_4_B" Instance="4_B" />
        <Address Offset="0x72488" Symbol="PLANE_STRIDE_4_C" Instance="4_C" />
        <Address Offset="0x70588" Symbol="PLANE_STRIDE_5_A" Instance="5_A" />
        <Address Offset="0x71588" Symbol="PLANE_STRIDE_5_B" Instance="5_B" />
        <Address Offset="0x72588" Symbol="PLANE_STRIDE_5_C" Instance="5_C" />
        <Address Offset="0x70688" Symbol="PLANE_STRIDE_6_A" Instance="6_A" />
        <Address Offset="0x71688" Symbol="PLANE_STRIDE_6_B" Instance="6_B" />
        <Address Offset="0x72688" Symbol="PLANE_STRIDE_6_C" Instance="6_C" />
        <Address Offset="0x70788" Symbol="PLANE_STRIDE_7_A" Instance="7_A" />
        <Address Offset="0x71788" Symbol="PLANE_STRIDE_7_B" Instance="7_B" />
        <Address Offset="0x72788" Symbol="PLANE_STRIDE_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_SURF" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x7019c" Symbol="PLANE_SURF_1_A" Instance="1_A" />
        <Address Offset="0x7119c" Symbol="PLANE_SURF_1_B" Instance="1_B" />
        <Address Offset="0x7219c" Symbol="PLANE_SURF_1_C" Instance="1_C" />
        <Address Offset="0x7029c" Symbol="PLANE_SURF_2_A" Instance="2_A" />
        <Address Offset="0x7129c" Symbol="PLANE_SURF_2_B" Instance="2_B" />
        <Address Offset="0x7229c" Symbol="PLANE_SURF_2_C" Instance="2_C" />
        <Address Offset="0x7039c" Symbol="PLANE_SURF_3_A" Instance="3_A" />
        <Address Offset="0x7139c" Symbol="PLANE_SURF_3_B" Instance="3_B" />
        <Address Offset="0x7239c" Symbol="PLANE_SURF_3_C" Instance="3_C" />
        <Address Offset="0x7049c" Symbol="PLANE_SURF_4_A" Instance="4_A" />
        <Address Offset="0x7149c" Symbol="PLANE_SURF_4_B" Instance="4_B" />
        <Address Offset="0x7249c" Symbol="PLANE_SURF_4_C" Instance="4_C" />
        <Address Offset="0x7059c" Symbol="PLANE_SURF_5_A" Instance="5_A" />
        <Address Offset="0x7159c" Symbol="PLANE_SURF_5_B" Instance="5_B" />
        <Address Offset="0x7259c" Symbol="PLANE_SURF_5_C" Instance="5_C" />
        <Address Offset="0x7069c" Symbol="PLANE_SURF_6_A" Instance="6_A" />
        <Address Offset="0x7169c" Symbol="PLANE_SURF_6_B" Instance="6_B" />
        <Address Offset="0x7269c" Symbol="PLANE_SURF_6_C" Instance="6_C" />
        <Address Offset="0x7079c" Symbol="PLANE_SURF_7_A" Instance="7_A" />
        <Address Offset="0x7179c" Symbol="PLANE_SURF_7_B" Instance="7_B" />
        <Address Offset="0x7279c" Symbol="PLANE_SURF_7_C" Instance="7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_WM" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x70168" Symbol="CUR_WM_TRANS_A" Instance="A" />
        <Address Offset="0x71168" Symbol="CUR_WM_TRANS_B" Instance="B" />
        <Address Offset="0x72168" Symbol="CUR_WM_TRANS_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_WM">
      <AddressList>
        <Address Offset="0x70140" Symbol="CUR_WM_A_0" />
        <Address Offset="0x70144" Symbol="CUR_WM_A_1" />
        <Address Offset="0x70148" Symbol="CUR_WM_A_2" />
        <Address Offset="0x7014c" Symbol="CUR_WM_A_3" />
        <Address Offset="0x70150" Symbol="CUR_WM_A_4" />
        <Address Offset="0x70154" Symbol="CUR_WM_A_5" />
        <Address Offset="0x70158" Symbol="CUR_WM_A_6" />
        <Address Offset="0x7015c" Symbol="CUR_WM_A_7" />
        <Address Offset="0x71140" Symbol="CUR_WM_B_0" />
        <Address Offset="0x71144" Symbol="CUR_WM_B_1" />
        <Address Offset="0x71148" Symbol="CUR_WM_B_2" />
        <Address Offset="0x7114c" Symbol="CUR_WM_B_3" />
        <Address Offset="0x71150" Symbol="CUR_WM_B_4" />
        <Address Offset="0x71154" Symbol="CUR_WM_B_5" />
        <Address Offset="0x71158" Symbol="CUR_WM_B_6" />
        <Address Offset="0x7115c" Symbol="CUR_WM_B_7" />
        <Address Offset="0x72140" Symbol="CUR_WM_C_0" />
        <Address Offset="0x72144" Symbol="CUR_WM_C_1" />
        <Address Offset="0x72148" Symbol="CUR_WM_C_2" />
        <Address Offset="0x7214c" Symbol="CUR_WM_C_3" />
        <Address Offset="0x72150" Symbol="CUR_WM_C_4" />
        <Address Offset="0x72154" Symbol="CUR_WM_C_5" />
        <Address Offset="0x72158" Symbol="CUR_WM_C_6" />
        <Address Offset="0x7215c" Symbol="CUR_WM_C_7" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PLANE_WM" RegisterGroup="PLANE">
      <AddressList>
        <Address Offset="0x70240" Symbol="PLANE_WM_0_1_A" Instance="0_1_A" />
        <Address Offset="0x71240" Symbol="PLANE_WM_0_1_B" Instance="0_1_B" />
        <Address Offset="0x72240" Symbol="PLANE_WM_0_1_C" Instance="0_1_C" />
        <Address Offset="0x70340" Symbol="PLANE_WM_0_2_A" Instance="0_2_A" />
        <Address Offset="0x71340" Symbol="PLANE_WM_0_2_B" Instance="0_2_B" />
        <Address Offset="0x72340" Symbol="PLANE_WM_0_2_C" Instance="0_2_C" />
        <Address Offset="0x70440" Symbol="PLANE_WM_0_3_A" Instance="0_3_A" />
        <Address Offset="0x71440" Symbol="PLANE_WM_0_3_B" Instance="0_3_B" />
        <Address Offset="0x72440" Symbol="PLANE_WM_0_3_C" Instance="0_3_C" />
        <Address Offset="0x70540" Symbol="PLANE_WM_0_4_A" Instance="0_4_A" />
        <Address Offset="0x71540" Symbol="PLANE_WM_0_4_B" Instance="0_4_B" />
        <Address Offset="0x72540" Symbol="PLANE_WM_0_4_C" Instance="0_4_C" />
        <Address Offset="0x70640" Symbol="PLANE_WM_0_5_A" Instance="0_5_A" />
        <Address Offset="0x71640" Symbol="PLANE_WM_0_5_B" Instance="0_5_B" />
        <Address Offset="0x72640" Symbol="PLANE_WM_0_5_C" Instance="0_5_C" />
        <Address Offset="0x70740" Symbol="PLANE_WM_0_6_A" Instance="0_6_A" />
        <Address Offset="0x71740" Symbol="PLANE_WM_0_6_B" Instance="0_6_B" />
        <Address Offset="0x72740" Symbol="PLANE_WM_0_6_C" Instance="0_6_C" />
        <Address Offset="0x70840" Symbol="PLANE_WM_0_7_A" Instance="0_7_A" />
        <Address Offset="0x71840" Symbol="PLANE_WM_0_7_B" Instance="0_7_B" />
        <Address Offset="0x72840" Symbol="PLANE_WM_0_7_C" Instance="0_7_C" />
        <Address Offset="0x70244" Symbol="PLANE_WM_1_1_A" Instance="1_1_A" />
        <Address Offset="0x71244" Symbol="PLANE_WM_1_1_B" Instance="1_1_B" />
        <Address Offset="0x72244" Symbol="PLANE_WM_1_1_C" Instance="1_1_C" />
        <Address Offset="0x70344" Symbol="PLANE_WM_1_2_A" Instance="1_2_A" />
        <Address Offset="0x71344" Symbol="PLANE_WM_1_2_B" Instance="1_2_B" />
        <Address Offset="0x72344" Symbol="PLANE_WM_1_2_C" Instance="1_2_C" />
        <Address Offset="0x70444" Symbol="PLANE_WM_1_3_A" Instance="1_3_A" />
        <Address Offset="0x71444" Symbol="PLANE_WM_1_3_B" Instance="1_3_B" />
        <Address Offset="0x72444" Symbol="PLANE_WM_1_3_C" Instance="1_3_C" />
        <Address Offset="0x70544" Symbol="PLANE_WM_1_4_A" Instance="1_4_A" />
        <Address Offset="0x71544" Symbol="PLANE_WM_1_4_B" Instance="1_4_B" />
        <Address Offset="0x72544" Symbol="PLANE_WM_1_4_C" Instance="1_4_C" />
        <Address Offset="0x70644" Symbol="PLANE_WM_1_5_A" Instance="1_5_A" />
        <Address Offset="0x71644" Symbol="PLANE_WM_1_5_B" Instance="1_5_B" />
        <Address Offset="0x72644" Symbol="PLANE_WM_1_5_C" Instance="1_5_C" />
        <Address Offset="0x70744" Symbol="PLANE_WM_1_6_A" Instance="1_6_A" />
        <Address Offset="0x71744" Symbol="PLANE_WM_1_6_B" Instance="1_6_B" />
        <Address Offset="0x72744" Symbol="PLANE_WM_1_6_C" Instance="1_6_C" />
        <Address Offset="0x70844" Symbol="PLANE_WM_1_7_A" Instance="1_7_A" />
        <Address Offset="0x71844" Symbol="PLANE_WM_1_7_B" Instance="1_7_B" />
        <Address Offset="0x72844" Symbol="PLANE_WM_1_7_C" Instance="1_7_C" />
        <Address Offset="0x70248" Symbol="PLANE_WM_2_1_A" Instance="2_1_A" />
        <Address Offset="0x71248" Symbol="PLANE_WM_2_1_B" Instance="2_1_B" />
        <Address Offset="0x72248" Symbol="PLANE_WM_2_1_C" Instance="2_1_C" />
        <Address Offset="0x70348" Symbol="PLANE_WM_2_2_A" Instance="2_2_A" />
        <Address Offset="0x71348" Symbol="PLANE_WM_2_2_B" Instance="2_2_B" />
        <Address Offset="0x72348" Symbol="PLANE_WM_2_2_C" Instance="2_2_C" />
        <Address Offset="0x70448" Symbol="PLANE_WM_2_3_A" Instance="2_3_A" />
        <Address Offset="0x71448" Symbol="PLANE_WM_2_3_B" Instance="2_3_B" />
        <Address Offset="0x72448" Symbol="PLANE_WM_2_3_C" Instance="2_3_C" />
        <Address Offset="0x70548" Symbol="PLANE_WM_2_4_A" Instance="2_4_A" />
        <Address Offset="0x71548" Symbol="PLANE_WM_2_4_B" Instance="2_4_B" />
        <Address Offset="0x72548" Symbol="PLANE_WM_2_4_C" Instance="2_4_C" />
        <Address Offset="0x70648" Symbol="PLANE_WM_2_5_A" Instance="2_5_A" />
        <Address Offset="0x71648" Symbol="PLANE_WM_2_5_B" Instance="2_5_B" />
        <Address Offset="0x72648" Symbol="PLANE_WM_2_5_C" Instance="2_5_C" />
        <Address Offset="0x70748" Symbol="PLANE_WM_2_6_A" Instance="2_6_A" />
        <Address Offset="0x71748" Symbol="PLANE_WM_2_6_B" Instance="2_6_B" />
        <Address Offset="0x72748" Symbol="PLANE_WM_2_6_C" Instance="2_6_C" />
        <Address Offset="0x70848" Symbol="PLANE_WM_2_7_A" Instance="2_7_A" />
        <Address Offset="0x71848" Symbol="PLANE_WM_2_7_B" Instance="2_7_B" />
        <Address Offset="0x72848" Symbol="PLANE_WM_2_7_C" Instance="2_7_C" />
        <Address Offset="0x7024c" Symbol="PLANE_WM_3_1_A" Instance="3_1_A" />
        <Address Offset="0x7124c" Symbol="PLANE_WM_3_1_B" Instance="3_1_B" />
        <Address Offset="0x7224c" Symbol="PLANE_WM_3_1_C" Instance="3_1_C" />
        <Address Offset="0x7034c" Symbol="PLANE_WM_3_2_A" Instance="3_2_A" />
        <Address Offset="0x7134c" Symbol="PLANE_WM_3_2_B" Instance="3_2_B" />
        <Address Offset="0x7234c" Symbol="PLANE_WM_3_2_C" Instance="3_2_C" />
        <Address Offset="0x7044c" Symbol="PLANE_WM_3_3_A" Instance="3_3_A" />
        <Address Offset="0x7144c" Symbol="PLANE_WM_3_3_B" Instance="3_3_B" />
        <Address Offset="0x7244c" Symbol="PLANE_WM_3_3_C" Instance="3_3_C" />
        <Address Offset="0x7054c" Symbol="PLANE_WM_3_4_A" Instance="3_4_A" />
        <Address Offset="0x7154c" Symbol="PLANE_WM_3_4_B" Instance="3_4_B" />
        <Address Offset="0x7254c" Symbol="PLANE_WM_3_4_C" Instance="3_4_C" />
        <Address Offset="0x7064c" Symbol="PLANE_WM_3_5_A" Instance="3_5_A" />
        <Address Offset="0x7164c" Symbol="PLANE_WM_3_5_B" Instance="3_5_B" />
        <Address Offset="0x7264c" Symbol="PLANE_WM_3_5_C" Instance="3_5_C" />
        <Address Offset="0x7074c" Symbol="PLANE_WM_3_6_A" Instance="3_6_A" />
        <Address Offset="0x7174c" Symbol="PLANE_WM_3_6_B" Instance="3_6_B" />
        <Address Offset="0x7274c" Symbol="PLANE_WM_3_6_C" Instance="3_6_C" />
        <Address Offset="0x7084c" Symbol="PLANE_WM_3_7_A" Instance="3_7_A" />
        <Address Offset="0x7184c" Symbol="PLANE_WM_3_7_B" Instance="3_7_B" />
        <Address Offset="0x7284c" Symbol="PLANE_WM_3_7_C" Instance="3_7_C" />
        <Address Offset="0x70250" Symbol="PLANE_WM_4_1_A" Instance="4_1_A" />
        <Address Offset="0x71250" Symbol="PLANE_WM_4_1_B" Instance="4_1_B" />
        <Address Offset="0x72250" Symbol="PLANE_WM_4_1_C" Instance="4_1_C" />
        <Address Offset="0x70350" Symbol="PLANE_WM_4_2_A" Instance="4_2_A" />
        <Address Offset="0x71350" Symbol="PLANE_WM_4_2_B" Instance="4_2_B" />
        <Address Offset="0x72350" Symbol="PLANE_WM_4_2_C" Instance="4_2_C" />
        <Address Offset="0x70450" Symbol="PLANE_WM_4_3_A" Instance="4_3_A" />
        <Address Offset="0x71450" Symbol="PLANE_WM_4_3_B" Instance="4_3_B" />
        <Address Offset="0x72450" Symbol="PLANE_WM_4_3_C" Instance="4_3_C" />
        <Address Offset="0x70550" Symbol="PLANE_WM_4_4_A" Instance="4_4_A" />
        <Address Offset="0x71550" Symbol="PLANE_WM_4_4_B" Instance="4_4_B" />
        <Address Offset="0x72550" Symbol="PLANE_WM_4_4_C" Instance="4_4_C" />
        <Address Offset="0x70650" Symbol="PLANE_WM_4_5_A" Instance="4_5_A" />
        <Address Offset="0x71650" Symbol="PLANE_WM_4_5_B" Instance="4_5_B" />
        <Address Offset="0x72650" Symbol="PLANE_WM_4_5_C" Instance="4_5_C" />
        <Address Offset="0x70750" Symbol="PLANE_WM_4_6_A" Instance="4_6_A" />
        <Address Offset="0x71750" Symbol="PLANE_WM_4_6_B" Instance="4_6_B" />
        <Address Offset="0x72750" Symbol="PLANE_WM_4_6_C" Instance="4_6_C" />
        <Address Offset="0x70850" Symbol="PLANE_WM_4_7_A" Instance="4_7_A" />
        <Address Offset="0x71850" Symbol="PLANE_WM_4_7_B" Instance="4_7_B" />
        <Address Offset="0x72850" Symbol="PLANE_WM_4_7_C" Instance="4_7_C" />
        <Address Offset="0x70254" Symbol="PLANE_WM_5_1_A" Instance="5_1_A" />
        <Address Offset="0x71254" Symbol="PLANE_WM_5_1_B" Instance="5_1_B" />
        <Address Offset="0x72254" Symbol="PLANE_WM_5_1_C" Instance="5_1_C" />
        <Address Offset="0x70354" Symbol="PLANE_WM_5_2_A" Instance="5_2_A" />
        <Address Offset="0x71354" Symbol="PLANE_WM_5_2_B" Instance="5_2_B" />
        <Address Offset="0x72354" Symbol="PLANE_WM_5_2_C" Instance="5_2_C" />
        <Address Offset="0x70454" Symbol="PLANE_WM_5_3_A" Instance="5_3_A" />
        <Address Offset="0x71454" Symbol="PLANE_WM_5_3_B" Instance="5_3_B" />
        <Address Offset="0x72454" Symbol="PLANE_WM_5_3_C" Instance="5_3_C" />
        <Address Offset="0x70554" Symbol="PLANE_WM_5_4_A" Instance="5_4_A" />
        <Address Offset="0x71554" Symbol="PLANE_WM_5_4_B" Instance="5_4_B" />
        <Address Offset="0x72554" Symbol="PLANE_WM_5_4_C" Instance="5_4_C" />
        <Address Offset="0x70654" Symbol="PLANE_WM_5_5_A" Instance="5_5_A" />
        <Address Offset="0x71654" Symbol="PLANE_WM_5_5_B" Instance="5_5_B" />
        <Address Offset="0x72654" Symbol="PLANE_WM_5_5_C" Instance="5_5_C" />
        <Address Offset="0x70754" Symbol="PLANE_WM_5_6_A" Instance="5_6_A" />
        <Address Offset="0x71754" Symbol="PLANE_WM_5_6_B" Instance="5_6_B" />
        <Address Offset="0x72754" Symbol="PLANE_WM_5_6_C" Instance="5_6_C" />
        <Address Offset="0x70854" Symbol="PLANE_WM_5_7_A" Instance="5_7_A" />
        <Address Offset="0x71854" Symbol="PLANE_WM_5_7_B" Instance="5_7_B" />
        <Address Offset="0x72854" Symbol="PLANE_WM_5_7_C" Instance="5_7_C" />
        <Address Offset="0x70258" Symbol="PLANE_WM_6_1_A" Instance="6_1_A" />
        <Address Offset="0x71258" Symbol="PLANE_WM_6_1_B" Instance="6_1_B" />
        <Address Offset="0x72258" Symbol="PLANE_WM_6_1_C" Instance="6_1_C" />
        <Address Offset="0x70358" Symbol="PLANE_WM_6_2_A" Instance="6_2_A" />
        <Address Offset="0x71358" Symbol="PLANE_WM_6_2_B" Instance="6_2_B" />
        <Address Offset="0x72358" Symbol="PLANE_WM_6_2_C" Instance="6_2_C" />
        <Address Offset="0x70458" Symbol="PLANE_WM_6_3_A" Instance="6_3_A" />
        <Address Offset="0x71458" Symbol="PLANE_WM_6_3_B" Instance="6_3_B" />
        <Address Offset="0x72458" Symbol="PLANE_WM_6_3_C" Instance="6_3_C" />
        <Address Offset="0x70558" Symbol="PLANE_WM_6_4_A" Instance="6_4_A" />
        <Address Offset="0x71558" Symbol="PLANE_WM_6_4_B" Instance="6_4_B" />
        <Address Offset="0x72558" Symbol="PLANE_WM_6_4_C" Instance="6_4_C" />
        <Address Offset="0x70658" Symbol="PLANE_WM_6_5_A" Instance="6_5_A" />
        <Address Offset="0x71658" Symbol="PLANE_WM_6_5_B" Instance="6_5_B" />
        <Address Offset="0x72658" Symbol="PLANE_WM_6_5_C" Instance="6_5_C" />
        <Address Offset="0x70758" Symbol="PLANE_WM_6_6_A" Instance="6_6_A" />
        <Address Offset="0x71758" Symbol="PLANE_WM_6_6_B" Instance="6_6_B" />
        <Address Offset="0x72758" Symbol="PLANE_WM_6_6_C" Instance="6_6_C" />
        <Address Offset="0x70858" Symbol="PLANE_WM_6_7_A" Instance="6_7_A" />
        <Address Offset="0x71858" Symbol="PLANE_WM_6_7_B" Instance="6_7_B" />
        <Address Offset="0x72858" Symbol="PLANE_WM_6_7_C" Instance="6_7_C" />
        <Address Offset="0x7025c" Symbol="PLANE_WM_7_1_A" Instance="7_1_A" />
        <Address Offset="0x7125c" Symbol="PLANE_WM_7_1_B" Instance="7_1_B" />
        <Address Offset="0x7225c" Symbol="PLANE_WM_7_1_C" Instance="7_1_C" />
        <Address Offset="0x7035c" Symbol="PLANE_WM_7_2_A" Instance="7_2_A" />
        <Address Offset="0x7135c" Symbol="PLANE_WM_7_2_B" Instance="7_2_B" />
        <Address Offset="0x7235c" Symbol="PLANE_WM_7_2_C" Instance="7_2_C" />
        <Address Offset="0x7045c" Symbol="PLANE_WM_7_3_A" Instance="7_3_A" />
        <Address Offset="0x7145c" Symbol="PLANE_WM_7_3_B" Instance="7_3_B" />
        <Address Offset="0x7245c" Symbol="PLANE_WM_7_3_C" Instance="7_3_C" />
        <Address Offset="0x7055c" Symbol="PLANE_WM_7_4_A" Instance="7_4_A" />
        <Address Offset="0x7155c" Symbol="PLANE_WM_7_4_B" Instance="7_4_B" />
        <Address Offset="0x7255c" Symbol="PLANE_WM_7_4_C" Instance="7_4_C" />
        <Address Offset="0x7065c" Symbol="PLANE_WM_7_5_A" Instance="7_5_A" />
        <Address Offset="0x7165c" Symbol="PLANE_WM_7_5_B" Instance="7_5_B" />
        <Address Offset="0x7265c" Symbol="PLANE_WM_7_5_C" Instance="7_5_C" />
        <Address Offset="0x7075c" Symbol="PLANE_WM_7_6_A" Instance="7_6_A" />
        <Address Offset="0x7175c" Symbol="PLANE_WM_7_6_B" Instance="7_6_B" />
        <Address Offset="0x7275c" Symbol="PLANE_WM_7_6_C" Instance="7_6_C" />
        <Address Offset="0x7085c" Symbol="PLANE_WM_7_7_A" Instance="7_7_A" />
        <Address Offset="0x7185c" Symbol="PLANE_WM_7_7_B" Instance="7_7_B" />
        <Address Offset="0x7285c" Symbol="PLANE_WM_7_7_C" Instance="7_7_C" />
        <Address Offset="0x70268" Symbol="PLANE_WM_TRANS_1_A" Instance="TRANS_1_A" />
        <Address Offset="0x71268" Symbol="PLANE_WM_TRANS_1_B" Instance="TRANS_1_B" />
        <Address Offset="0x72268" Symbol="PLANE_WM_TRANS_1_C" Instance="TRANS_1_C" />
        <Address Offset="0x70368" Symbol="PLANE_WM_TRANS_2_A" Instance="TRANS_2_A" />
        <Address Offset="0x71368" Symbol="PLANE_WM_TRANS_2_B" Instance="TRANS_2_B" />
        <Address Offset="0x72368" Symbol="PLANE_WM_TRANS_2_C" Instance="TRANS_2_C" />
        <Address Offset="0x70468" Symbol="PLANE_WM_TRANS_3_A" Instance="TRANS_3_A" />
        <Address Offset="0x71468" Symbol="PLANE_WM_TRANS_3_B" Instance="TRANS_3_B" />
        <Address Offset="0x72468" Symbol="PLANE_WM_TRANS_3_C" Instance="TRANS_3_C" />
        <Address Offset="0x70568" Symbol="PLANE_WM_TRANS_4_A" Instance="TRANS_4_A" />
        <Address Offset="0x71568" Symbol="PLANE_WM_TRANS_4_B" Instance="TRANS_4_B" />
        <Address Offset="0x72568" Symbol="PLANE_WM_TRANS_4_C" Instance="TRANS_4_C" />
        <Address Offset="0x70668" Symbol="PLANE_WM_TRANS_5_A" Instance="TRANS_5_A" />
        <Address Offset="0x71668" Symbol="PLANE_WM_TRANS_5_B" Instance="TRANS_5_B" />
        <Address Offset="0x72668" Symbol="PLANE_WM_TRANS_5_C" Instance="TRANS_5_C" />
        <Address Offset="0x70768" Symbol="PLANE_WM_TRANS_6_A" Instance="TRANS_6_A" />
        <Address Offset="0x71768" Symbol="PLANE_WM_TRANS_6_B" Instance="TRANS_6_B" />
        <Address Offset="0x72768" Symbol="PLANE_WM_TRANS_6_C" Instance="TRANS_6_C" />
        <Address Offset="0x70868" Symbol="PLANE_WM_TRANS_7_A" Instance="TRANS_7_A" />
        <Address Offset="0x71868" Symbol="PLANE_WM_TRANS_7_B" Instance="TRANS_7_B" />
        <Address Offset="0x72868" Symbol="PLANE_WM_TRANS_7_C" Instance="TRANS_7_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_CL_DW10">
      <AddressList>
        <Address Offset="0x162028" Symbol="PORT_CL_DW10_A" />
        <Address Offset="0x6c028" Symbol="PORT_CL_DW10_B" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_CL_DW12">
      <AddressList>
        <Address Offset="0x162030" Symbol="PORT_CL_DW12_A" />
        <Address Offset="0x6c030" Symbol="PORT_CL_DW12_B" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Lane Enable AUX" HighBit="0" LowBit="0" />
      </BitFieldList>
    </register>
    <register name="PORT_CL_DW5">
      <AddressList>
        <Address Offset="0x162014" Symbol="PORT_CL_DW5_A" />
        <Address Offset="0x6c014" Symbol="PORT_CL_DW5_B" />
      </AddressList>
      <BitFieldList>
        <BitField Name="CL Power Down Enable" HighBit="4" LowBit="4" />
        <BitField Name="SUS Clock Config" HighBit="1" LowBit="0" />
      </BitFieldList>
    </register>
    <register name="PORT_COMP_DW0">
      <AddressList>
        <Address Offset="0x162100" Symbol="PORT_COMP_DW0_A" />
        <Address Offset="0x6c100" Symbol="PORT_COMP_DW0_B" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Periodic Comp Counter" HighBit="19" LowBit="8" />
        <BitField Name="Comp Init" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="PORT_COMP_DW1">
      <AddressList>
        <Address Offset="0x162104" Symbol="PORT_COMP_DW1_A" />
        <Address Offset="0x6c104" Symbol="PORT_COMP_DW1_B" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_COMP_DW10">
      <AddressList>
        <Address Offset="0x162128" Symbol="PORT_COMP_DW10_A" />
        <Address Offset="0x6c128" Symbol="PORT_COMP_DW10_B" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_COMP_DW9">
      <AddressList>
        <Address Offset="0x162124" Symbol="PORT_COMP_DW9_A" />
        <Address Offset="0x6c124" Symbol="PORT_COMP_DW9_B" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_PCS_DW1">
      <AddressList>
        <Address Offset="0x162304" Symbol="PORT_PCS_DW1_AUX_A" />
        <Address Offset="0x6c304" Symbol="PORT_PCS_DW1_AUX_B" />
        <Address Offset="0x162604" Symbol="PORT_PCS_DW1_GRP_A" />
        <Address Offset="0x6c604" Symbol="PORT_PCS_DW1_GRP_B" />
      </AddressList>
      <BitFieldList>
        <BitField Name="cmnkeeper enable" HighBit="26" LowBit="26" />
      </BitFieldList>
    </register>
    <register name="PORT_TX_DFLEXDPMLE1">
      <AddressList>
        <Address Offset="0x1638c0" Symbol="PORT_TX_DFLEXDPMLE1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DFLEXDPPMS">
      <AddressList>
        <Address Offset="0x163890" Symbol="PORT_TX_DFLEXDPPMS" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DFLEXNPCPMS">
      <AddressList>
        <Address Offset="0x163480" Symbol="PORT_TX_DFLEXNPCPMS" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DFLEXOLEN1">
      <AddressList>
        <Address Offset="0x163400" Symbol="PORT_TX_DFLEXOLEN1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DFLEXPCPMS1">
      <AddressList>
        <Address Offset="0x1634a0" Symbol="PORT_TX_DFLEXPCPMS1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DFLEXPCPROE1">
      <AddressList>
        <Address Offset="0x163450" Symbol="PORT_TX_DFLEXPCPROE1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DFLEXPCPROIP1">
      <AddressList>
        <Address Offset="0x163458" Symbol="PORT_TX_DFLEXPCPROIP1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DFLEXPLL1S">
      <AddressList>
        <Address Offset="0x1634c0" Symbol="PORT_TX_DFLEXPLL1S" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DFLEXPLL2S">
      <AddressList>
        <Address Offset="0x1634c4" Symbol="PORT_TX_DFLEXPLL2S" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DFLEXUSSRTOE">
      <AddressList>
        <Address Offset="0x163460" Symbol="PORT_TX_DFLEXUSSRTOE" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DW2">
      <AddressList>
        <Address Offset="0x162388" Symbol="PORT_TX_DW2_AUX_A" />
        <Address Offset="0x6c388" Symbol="PORT_TX_DW2_AUX_B" />
        <Address Offset="0x162688" Symbol="PORT_TX_DW2_GRP_A" />
        <Address Offset="0x6c688" Symbol="PORT_TX_DW2_GRP_B" />
        <Address Offset="0x162888" Symbol="PORT_TX_DW2_LN0_A" />
        <Address Offset="0x6c888" Symbol="PORT_TX_DW2_LN0_B" />
        <Address Offset="0x162988" Symbol="PORT_TX_DW2_LN1_A" />
        <Address Offset="0x6c988" Symbol="PORT_TX_DW2_LN1_B" />
        <Address Offset="0x162a88" Symbol="PORT_TX_DW2_LN2_A" />
        <Address Offset="0x6ca88" Symbol="PORT_TX_DW2_LN2_B" />
        <Address Offset="0x162b88" Symbol="PORT_TX_DW2_LN3_A" />
        <Address Offset="0x6cb88" Symbol="PORT_TX_DW2_LN3_B" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DW4">
      <AddressList>
        <Address Offset="0x162390" Symbol="PORT_TX_DW4_AUX_A" />
        <Address Offset="0x6c390" Symbol="PORT_TX_DW4_AUX_B" />
        <Address Offset="0x162690" Symbol="PORT_TX_DW4_GRP_A" />
        <Address Offset="0x6c690" Symbol="PORT_TX_DW4_GRP_B" />
        <Address Offset="0x162890" Symbol="PORT_TX_DW4_LN0_A" />
        <Address Offset="0x6c890" Symbol="PORT_TX_DW4_LN0_B" />
        <Address Offset="0x162990" Symbol="PORT_TX_DW4_LN1_A" />
        <Address Offset="0x6c990" Symbol="PORT_TX_DW4_LN1_B" />
        <Address Offset="0x162a90" Symbol="PORT_TX_DW4_LN2_A" />
        <Address Offset="0x6ca90" Symbol="PORT_TX_DW4_LN2_B" />
        <Address Offset="0x162b90" Symbol="PORT_TX_DW4_LN3_A" />
        <Address Offset="0x6cb90" Symbol="PORT_TX_DW4_LN3_B" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PORT_TX_DW5">
      <AddressList>
        <Address Offset="0x162394" Symbol="PORT_TX_DW5_AUX_A" />
        <Address Offset="0x6c394" Symbol="PORT_TX_DW5_AUX_B" />
        <Address Offset="0x162694" Symbol="PORT_TX_DW5_GRP_A" />
        <Address Offset="0x6c694" Symbol="PORT_TX_DW5_GRP_B" />
        <Address Offset="0x162894" Symbol="PORT_TX_DW5_LN0_A" />
        <Address Offset="0x6c894" Symbol="PORT_TX_DW5_LN0_B" />
        <Address Offset="0x162994" Symbol="PORT_TX_DW5_LN1_A" />
        <Address Offset="0x6c994" Symbol="PORT_TX_DW5_LN1_B" />
        <Address Offset="0x162a94" Symbol="PORT_TX_DW5_LN2_A" />
        <Address Offset="0x6ca94" Symbol="PORT_TX_DW5_LN2_B" />
        <Address Offset="0x162b94" Symbol="PORT_TX_DW5_LN3_A" />
        <Address Offset="0x6cb94" Symbol="PORT_TX_DW5_LN3_B" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_ADAPTIVE_CTRL" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x681a8" Symbol="PS_ADAPTIVE_CTRL_SET_0_1_A" Instance="SET_0_1_A" />
        <Address Offset="0x689a8" Symbol="PS_ADAPTIVE_CTRL_SET_0_1_B" Instance="SET_0_1_B" />
        <Address Offset="0x691a8" Symbol="PS_ADAPTIVE_CTRL_SET_0_1_C" Instance="SET_0_1_C" />
        <Address Offset="0x682a8" Symbol="PS_ADAPTIVE_CTRL_SET_0_2_A" Instance="SET_0_2_A" />
        <Address Offset="0x68aa8" Symbol="PS_ADAPTIVE_CTRL_SET_0_2_B" Instance="SET_0_2_B" />
        <Address Offset="0x692a8" Symbol="PS_ADAPTIVE_CTRL_SET_0_2_C" Instance="SET_0_2_C" />
        <Address Offset="0x681ac" Symbol="PS_ADAPTIVE_CTRL_SET_1_1_A" Instance="SET_1_1_A" />
        <Address Offset="0x689ac" Symbol="PS_ADAPTIVE_CTRL_SET_1_1_B" Instance="SET_1_1_B" />
        <Address Offset="0x691ac" Symbol="PS_ADAPTIVE_CTRL_SET_1_1_C" Instance="SET_1_1_C" />
        <Address Offset="0x682ac" Symbol="PS_ADAPTIVE_CTRL_SET_1_2_A" Instance="SET_1_2_A" />
        <Address Offset="0x68aac" Symbol="PS_ADAPTIVE_CTRL_SET_1_2_B" Instance="SET_1_2_B" />
        <Address Offset="0x692ac" Symbol="PS_ADAPTIVE_CTRL_SET_1_2_C" Instance="SET_1_2_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_COEF_DATA" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x6819c" Symbol="PS_COEF_SET_0_DATA_1_A" Instance="A" />
        <Address Offset="0x6899c" Symbol="PS_COEF_SET_0_DATA_1_B" Instance="B" />
        <Address Offset="0x6919c" Symbol="PS_COEF_SET_0_DATA_1_C" Instance="C" />
        <Address Offset="0x6829c" Symbol="PS_COEF_SET_0_DATA_2_A" Instance="A" />
        <Address Offset="0x68a9c" Symbol="PS_COEF_SET_0_DATA_2_B" Instance="B" />
        <Address Offset="0x6929c" Symbol="PS_COEF_SET_0_DATA_2_C" Instance="C" />
        <Address Offset="0x681a4" Symbol="PS_COEF_SET_1_DATA_1_A" Instance="A" />
        <Address Offset="0x689a4" Symbol="PS_COEF_SET_1_DATA_1_B" Instance="B" />
        <Address Offset="0x691a4" Symbol="PS_COEF_SET_1_DATA_1_C" Instance="C" />
        <Address Offset="0x682a4" Symbol="PS_COEF_SET_1_DATA_2_A" Instance="A" />
        <Address Offset="0x68aa4" Symbol="PS_COEF_SET_1_DATA_2_B" Instance="B" />
        <Address Offset="0x692a4" Symbol="PS_COEF_SET_1_DATA_2_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_COEF_INDEX" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x68198" Symbol="PS_COEF_SET_0_INDEX_1_A" Instance="A" />
        <Address Offset="0x68998" Symbol="PS_COEF_SET_0_INDEX_1_B" Instance="B" />
        <Address Offset="0x69198" Symbol="PS_COEF_SET_0_INDEX_1_C" Instance="C" />
        <Address Offset="0x68298" Symbol="PS_COEF_SET_0_INDEX_2_A" Instance="A" />
        <Address Offset="0x68a98" Symbol="PS_COEF_SET_0_INDEX_2_B" Instance="B" />
        <Address Offset="0x69298" Symbol="PS_COEF_SET_0_INDEX_2_C" Instance="C" />
        <Address Offset="0x681a0" Symbol="PS_COEF_SET_1_INDEX_1_A" Instance="A" />
        <Address Offset="0x689a0" Symbol="PS_COEF_SET_1_INDEX_1_B" Instance="B" />
        <Address Offset="0x691a0" Symbol="PS_COEF_SET_1_INDEX_1_C" Instance="C" />
        <Address Offset="0x682a0" Symbol="PS_COEF_SET_1_INDEX_2_A" Instance="A" />
        <Address Offset="0x68aa0" Symbol="PS_COEF_SET_1_INDEX_2_B" Instance="B" />
        <Address Offset="0x692a0" Symbol="PS_COEF_SET_1_INDEX_2_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_CTRL" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x68180" Symbol="PS_CTRL_1_A" Instance="1_A" />
        <Address Offset="0x68980" Symbol="PS_CTRL_1_B" Instance="1_B" />
        <Address Offset="0x69180" Symbol="PS_CTRL_1_C" Instance="1_C" />
        <Address Offset="0x68280" Symbol="PS_CTRL_2_A" Instance="2_A" />
        <Address Offset="0x68a80" Symbol="PS_CTRL_2_B" Instance="2_B" />
        <Address Offset="0x69280" Symbol="PS_CTRL_2_C" Instance="2_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_ECC_STAT" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x681d0" Symbol="PS_ECC_STAT_1_A" Instance="1_A" />
        <Address Offset="0x689d0" Symbol="PS_ECC_STAT_1_B" Instance="1_B" />
        <Address Offset="0x691d0" Symbol="PS_ECC_STAT_1_C" Instance="1_C" />
        <Address Offset="0x682d0" Symbol="PS_ECC_STAT_2_A" Instance="2_A" />
        <Address Offset="0x68ad0" Symbol="PS_ECC_STAT_2_B" Instance="2_B" />
        <Address Offset="0x692d0" Symbol="PS_ECC_STAT_2_C" Instance="2_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_HPHASE" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x68194" Symbol="PS_HPHASE_1_A" Instance="1_A" />
        <Address Offset="0x68994" Symbol="PS_HPHASE_1_B" Instance="1_B" />
        <Address Offset="0x69194" Symbol="PS_HPHASE_1_C" Instance="1_C" />
        <Address Offset="0x68294" Symbol="PS_HPHASE_2_A" Instance="2_A" />
        <Address Offset="0x68a94" Symbol="PS_HPHASE_2_B" Instance="2_B" />
        <Address Offset="0x69294" Symbol="PS_HPHASE_2_C" Instance="2_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_HSCALE" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x68190" Symbol="PS_HSCALE_1_A" Instance="1_A" />
        <Address Offset="0x68990" Symbol="PS_HSCALE_1_B" Instance="1_B" />
        <Address Offset="0x69190" Symbol="PS_HSCALE_1_C" Instance="1_C" />
        <Address Offset="0x68290" Symbol="PS_HSCALE_2_A" Instance="2_A" />
        <Address Offset="0x68a90" Symbol="PS_HSCALE_2_B" Instance="2_B" />
        <Address Offset="0x69290" Symbol="PS_HSCALE_2_C" Instance="2_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_PWR_GATE" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x68160" Symbol="PS_PWR_GATE_1_A" Instance="1_A" />
        <Address Offset="0x68960" Symbol="PS_PWR_GATE_1_B" Instance="1_B" />
        <Address Offset="0x69160" Symbol="PS_PWR_GATE_1_C" Instance="1_C" />
        <Address Offset="0x68260" Symbol="PS_PWR_GATE_2_A" Instance="2_A" />
        <Address Offset="0x68a60" Symbol="PS_PWR_GATE_2_B" Instance="2_B" />
        <Address Offset="0x69260" Symbol="PS_PWR_GATE_2_C" Instance="2_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_VPHASE" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x68188" Symbol="PS_VPHASE_1_A" Instance="1_A" />
        <Address Offset="0x68988" Symbol="PS_VPHASE_1_B" Instance="1_B" />
        <Address Offset="0x69188" Symbol="PS_VPHASE_1_C" Instance="1_C" />
        <Address Offset="0x68288" Symbol="PS_VPHASE_2_A" Instance="2_A" />
        <Address Offset="0x68a88" Symbol="PS_VPHASE_2_B" Instance="2_B" />
        <Address Offset="0x69288" Symbol="PS_VPHASE_2_C" Instance="2_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_VSCALE" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x68184" Symbol="PS_VSCALE_1_A" Instance="1_A" />
        <Address Offset="0x68984" Symbol="PS_VSCALE_1_B" Instance="1_B" />
        <Address Offset="0x69184" Symbol="PS_VSCALE_1_C" Instance="1_C" />
        <Address Offset="0x68284" Symbol="PS_VSCALE_2_A" Instance="2_A" />
        <Address Offset="0x68a84" Symbol="PS_VSCALE_2_B" Instance="2_B" />
        <Address Offset="0x69284" Symbol="PS_VSCALE_2_C" Instance="2_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_WIN_POS" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x68170" Symbol="PS_WIN_POS_1_A" Instance="1_A" />
        <Address Offset="0x68970" Symbol="PS_WIN_POS_1_B" Instance="1_B" />
        <Address Offset="0x69170" Symbol="PS_WIN_POS_1_C" Instance="1_C" />
        <Address Offset="0x68270" Symbol="PS_WIN_POS_2_A" Instance="2_A" />
        <Address Offset="0x68a70" Symbol="PS_WIN_POS_2_B" Instance="2_B" />
        <Address Offset="0x69270" Symbol="PS_WIN_POS_2_C" Instance="2_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PS_WIN_SZ" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x68174" Symbol="PS_WIN_SZ_1_A" Instance="1_A" />
        <Address Offset="0x68974" Symbol="PS_WIN_SZ_1_B" Instance="1_B" />
        <Address Offset="0x69174" Symbol="PS_WIN_SZ_1_C" Instance="1_C" />
        <Address Offset="0x68274" Symbol="PS_WIN_SZ_2_A" Instance="2_A" />
        <Address Offset="0x68a74" Symbol="PS_WIN_SZ_2_B" Instance="2_B" />
        <Address Offset="0x69274" Symbol="PS_WIN_SZ_2_C" Instance="2_C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="PWR_WELL_CTL">
      <AddressList>
        <Address Offset="0x45400" Symbol="PWR_WELL_CTL1" />
        <Address Offset="0x45404" Symbol="PWR_WELL_CTL2" />
        <Address Offset="0x4540c" Symbol="PWR_WELL_CTL4" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Power Well 1 Request" HighBit="1" LowBit="1" />
        <BitField Name="Power Well 1 State" HighBit="0" LowBit="0" />
        <BitField Name="Power Well 2 Request" HighBit="3" LowBit="3" />
        <BitField Name="Power Well 2 State" HighBit="2" LowBit="2" />
        <BitField Name="Power Well 3 Request" HighBit="5" LowBit="5" />
        <BitField Name="Power Well 3 State" HighBit="4" LowBit="4" />
        <BitField Name="Power Well 4 Request" HighBit="7" LowBit="7" />
        <BitField Name="Power Well 4 State" HighBit="6" LowBit="6" />
      </BitFieldList>
    </register>
    <register name="PWR_WELL_CTL_AUX">
      <AddressList>
        <Address Offset="0x45440" Symbol="PWR_WELL_CTL_AUX1" />
        <Address Offset="0x45444" Symbol="PWR_WELL_CTL_AUX2" />
        <Address Offset="0x4544c" Symbol="PWR_WELL_CTL_AUX4" />
      </AddressList>
      <BitFieldList>
        <BitField Name="AUX A IO Power Request" HighBit="1" LowBit="1" />
        <BitField Name="AUX B IO Power Request" HighBit="3" LowBit="3" />
        <BitField Name="AUX C IO Power Request" HighBit="5" LowBit="5" />
        <BitField Name="AUX D IO Power Request" HighBit="7" LowBit="7" />
        <BitField Name="AUX E IO Power Request" HighBit="9" LowBit="9" />
        <BitField Name="AUX F IO Power Request" HighBit="11" LowBit="11" />
        <BitField Name="AUX TBT1 IO Power Request" HighBit="17" LowBit="17" />
        <BitField Name="AUX TBT2 IO Power Request" HighBit="19" LowBit="19" />
        <BitField Name="AUX TBT3 IO Power Request" HighBit="21" LowBit="21" />
        <BitField Name="AUX TBT4 IO Power Request" HighBit="23" LowBit="23" />
        <BitField Name="AUX A IO Power State" HighBit="0" LowBit="0" />
        <BitField Name="AUX B IO Power State" HighBit="2" LowBit="2" />
        <BitField Name="AUX C IO Power State" HighBit="4" LowBit="4" />
        <BitField Name="AUX D IO Power State" HighBit="6" LowBit="6" />
        <BitField Name="AUX E IO Power State" HighBit="8" LowBit="8" />
        <BitField Name="AUX F IO Power State" HighBit="10" LowBit="10" />
        <BitField Name="AUX TBT1 IO Power State" HighBit="16" LowBit="16" />
        <BitField Name="AUX TBT2 IO Power State" HighBit="18" LowBit="18" />
        <BitField Name="AUX TBT3 IO Power State" HighBit="20" LowBit="20" />
        <BitField Name="AUX TBT4 IO Power State" HighBit="22" LowBit="22" />
      </BitFieldList>
    </register>
    <register name="PWR_WELL_CTL_DDI">
      <AddressList>
        <Address Offset="0x45450" Symbol="PWR_WELL_CTL_DDI1" />
        <Address Offset="0x45454" Symbol="PWR_WELL_CTL_DDI2" />
        <Address Offset="0x4545c" Symbol="PWR_WELL_CTL_DDI4" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_CLK_SEL">
      <AddressList>
        <Address Offset="0x46140" Symbol="TRANS_CLK_SEL_A" />
        <Address Offset="0x46144" Symbol="TRANS_CLK_SEL_B" />
        <Address Offset="0x46148" Symbol="TRANS_CLK_SEL_C" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Trans Clock Select" HighBit="31" LowBit="29" />
      </BitFieldList>
    </register>
    <register name="TRANS_CONF">
      <AddressList>
        <Address Offset="0x7b008" Symbol="TRANS_CONF_DSI0" />
        <Address Offset="0x7b808" Symbol="TRANS_CONF_DSI1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Transcoder Enable" HighBit="31" LowBit="31" />
        <BitField Name="Transcoder State" HighBit="30" LowBit="30" />
      </BitFieldList>
    </register>
    <register name="TRANS_CONF" RegisterGroup="WD">
      <AddressList>
        <Address Offset="0x7e008" Symbol="TRANS_CONF_WD0" Instance="WD0" />
        <Address Offset="0x7d008" Symbol="TRANS_CONF_WD1" Instance="WD1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Transcoder Enable" HighBit="31" LowBit="31" />
        <BitField Name="Transcoder State" HighBit="30" LowBit="30" />
      </BitFieldList>
    </register>
    <register name="TRANS_CONF" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x70008" Symbol="TRANS_CONF_A" Instance="A" />
        <Address Offset="0x71008" Symbol="TRANS_CONF_B" Instance="B" />
        <Address Offset="0x72008" Symbol="TRANS_CONF_C" Instance="C" />
        <Address Offset="0x7f008" Symbol="TRANS_CONF_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Transcoder Enable" HighBit="31" LowBit="31" />
        <BitField Name="Transcoder State" HighBit="30" LowBit="30" />
      </BitFieldList>
    </register>
    <register name="TRANS_DDI_FUNC_CTL">
      <AddressList>
        <Address Offset="0x6b400" Symbol="TRANS_DDI_FUNC_CTL_DSI0" />
        <Address Offset="0x6bc00" Symbol="TRANS_DDI_FUNC_CTL_DSI1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="TRANS DDI Function Enable" HighBit="31" LowBit="31" />
        <BitField Name="DP VC Payload Allocate" HighBit="8" LowBit="8" />
        <BitField Name="Multistream HDCP Select" HighBit="5" LowBit="5" />
        <BitField Name="HDMI DVI HDCP Signaling" HighBit="9" LowBit="9" />
      </BitFieldList>
    </register>
    <register name="TRANS_DDI_FUNC_CTL" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60400" Symbol="TRANS_DDI_FUNC_CTL_A" Instance="A" />
        <Address Offset="0x61400" Symbol="TRANS_DDI_FUNC_CTL_B" Instance="B" />
        <Address Offset="0x62400" Symbol="TRANS_DDI_FUNC_CTL_C" Instance="C" />
        <Address Offset="0x6f400" Symbol="TRANS_DDI_FUNC_CTL_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList>
        <BitField Name="TRANS DDI Function Enable" HighBit="31" LowBit="31" />
        <BitField Name="DP VC Payload Allocate" HighBit="8" LowBit="8" />
        <BitField Name="Multistream HDCP Select" HighBit="5" LowBit="5" />
        <BitField Name="HDMI DVI HDCP Signaling" HighBit="9" LowBit="9" />
      </BitFieldList>
    </register>
    <register name="TRANS_DDI_FUNC_CTL2">
      <AddressList>
        <Address Offset="0x6b404" Symbol="TRANS_DDI_FUNC_CTL2_DSI0" />
        <Address Offset="0x6bc04" Symbol="TRANS_DDI_FUNC_CTL2_DSI1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Port Sync Mode Enable" HighBit="4" LowBit="4" />
      </BitFieldList>
    </register>
    <register name="TRANS_DDI_FUNC_CTL2" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60404" Symbol="TRANS_DDI_FUNC_CTL2_A" Instance="A" />
        <Address Offset="0x61404" Symbol="TRANS_DDI_FUNC_CTL2_B" Instance="B" />
        <Address Offset="0x62404" Symbol="TRANS_DDI_FUNC_CTL2_C" Instance="C" />
        <Address Offset="0x6f404" Symbol="TRANS_DDI_FUNC_CTL2_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Port Sync Mode Enable" HighBit="4" LowBit="4" />
      </BitFieldList>
    </register>
    <register name="TRANS_DSI_FUNC_CONF" RegisterGroup="MIPI">
      <AddressList>
        <Address Offset="0x6b030" Symbol="TRANS_DSI_FUNC_CONF_0" Instance="0" />
        <Address Offset="0x6b830" Symbol="TRANS_DSI_FUNC_CONF_1" Instance="1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Link Ready" HighBit="20" LowBit="20" />
      </BitFieldList>
    </register>
    <register name="TRANS_FRM_TIME" RegisterGroup="WD">
      <AddressList>
        <Address Offset="0x6e020" Symbol="TRANS_FRM_TIME_WD0" Instance="WD0" />
        <Address Offset="0x6e820" Symbol="TRANS_FRM_TIME_WD1" Instance="WD1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_HBLANK" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60004" Symbol="TRANS_HBLANK_A" Instance="A" />
        <Address Offset="0x61004" Symbol="TRANS_HBLANK_B" Instance="B" />
        <Address Offset="0x62004" Symbol="TRANS_HBLANK_C" Instance="C" />
        <Address Offset="0x6f004" Symbol="TRANS_HBLANK_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_HSYNC">
      <AddressList>
        <Address Offset="0x6b008" Symbol="TRANS_HSYNC_DSI0" />
        <Address Offset="0x6b808" Symbol="TRANS_HSYNC_DSI1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_HSYNC" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60008" Symbol="TRANS_HSYNC_A" Instance="A" />
        <Address Offset="0x61008" Symbol="TRANS_HSYNC_B" Instance="B" />
        <Address Offset="0x62008" Symbol="TRANS_HSYNC_C" Instance="C" />
        <Address Offset="0x6f008" Symbol="TRANS_HSYNC_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_HTOTAL">
      <AddressList>
        <Address Offset="0x6b000" Symbol="TRANS_HTOTAL_DSI0" />
        <Address Offset="0x6b800" Symbol="TRANS_HTOTAL_DSI1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_HTOTAL" RegisterGroup="WD">
      <AddressList>
        <Address Offset="0x6e000" Symbol="TRANS_HTOTAL_WD0" Instance="WD0" />
        <Address Offset="0x6e800" Symbol="TRANS_HTOTAL_WD1" Instance="WD1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_HTOTAL" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60000" Symbol="TRANS_HTOTAL_A" Instance="A" />
        <Address Offset="0x61000" Symbol="TRANS_HTOTAL_B" Instance="B" />
        <Address Offset="0x62000" Symbol="TRANS_HTOTAL_C" Instance="C" />
        <Address Offset="0x6f000" Symbol="TRANS_HTOTAL_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_MULT" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x6002c" Symbol="TRANS_MULT_A" Instance="A" />
        <Address Offset="0x6102c" Symbol="TRANS_MULT_B" Instance="B" />
        <Address Offset="0x6202c" Symbol="TRANS_MULT_C" Instance="C" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_SPACE">
      <AddressList>
        <Address Offset="0x6b024" Symbol="TRANS_SPACE_DSI0" />
        <Address Offset="0x6b824" Symbol="TRANS_SPACE_DSI1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_SPACE" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60024" Symbol="TRANS_SPACE_A" Instance="A" />
        <Address Offset="0x61024" Symbol="TRANS_SPACE_B" Instance="B" />
        <Address Offset="0x62024" Symbol="TRANS_SPACE_C" Instance="C" />
        <Address Offset="0x6f024" Symbol="TRANS_SPACE_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_VBLANK" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60010" Symbol="TRANS_VBLANK_A" Instance="A" />
        <Address Offset="0x61010" Symbol="TRANS_VBLANK_B" Instance="B" />
        <Address Offset="0x62010" Symbol="TRANS_VBLANK_C" Instance="C" />
        <Address Offset="0x6f010" Symbol="TRANS_VBLANK_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_VRR_CTL" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60420" Symbol="TRANS_VRR_CTL_A" Instance="A" />
        <Address Offset="0x61420" Symbol="TRANS_VRR_CTL_B" Instance="B" />
        <Address Offset="0x62420" Symbol="TRANS_VRR_CTL_C" Instance="C" />
        <Address Offset="0x6f420" Symbol="TRANS_VRR_CTL_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList>
        <BitField Name="FrameStart to Pipeline Full LineCount" HighBit="10" LowBit="3" />
        <BitField Name="VRR Enable" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="TRANS_VRR_STATUS" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x6042c" Symbol="TRANS_VRR_STATUS_A" Instance="A" />
        <Address Offset="0x6142c" Symbol="TRANS_VRR_STATUS_B" Instance="B" />
        <Address Offset="0x6242c" Symbol="TRANS_VRR_STATUS_C" Instance="C" />
        <Address Offset="0x6f42c" Symbol="TRANS_VRR_STATUS_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList>
        <BitField Name="VRR Enable Live" HighBit="27" LowBit="27" />
      </BitFieldList>
    </register>
    <register name="TRANS_VRR_VMAX" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60424" Symbol="TRANS_VRR_VMAX_A" Instance="A" />
        <Address Offset="0x61424" Symbol="TRANS_VRR_VMAX_B" Instance="B" />
        <Address Offset="0x62424" Symbol="TRANS_VRR_VMAX_C" Instance="C" />
        <Address Offset="0x6f424" Symbol="TRANS_VRR_VMAX_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList>
        <BitField Name="VRR Vmax" HighBit="19" LowBit="0" />
      </BitFieldList>
    </register>
    <register name="TRANS_VRR_VMAXSHIFT" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60428" Symbol="TRANS_VRR_VMAXSHIFT_A" Instance="A" />
        <Address Offset="0x61428" Symbol="TRANS_VRR_VMAXSHIFT_B" Instance="B" />
        <Address Offset="0x62428" Symbol="TRANS_VRR_VMAXSHIFT_C" Instance="C" />
        <Address Offset="0x6f428" Symbol="TRANS_VRR_VMAXSHIFT_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_VRR_VMIN" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60434" Symbol="TRANS_VRR_VMIN_A" Instance="A" />
        <Address Offset="0x61434" Symbol="TRANS_VRR_VMIN_B" Instance="B" />
        <Address Offset="0x62434" Symbol="TRANS_VRR_VMIN_C" Instance="C" />
        <Address Offset="0x6f434" Symbol="TRANS_VRR_VMIN_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList>
        <BitField Name="VRR Vmin" HighBit="15" LowBit="0" />
      </BitFieldList>
    </register>
    <register name="TRANS_VSYNC">
      <AddressList>
        <Address Offset="0x6b014" Symbol="TRANS_VSYNC_DSI0" />
        <Address Offset="0x6b814" Symbol="TRANS_VSYNC_DSI1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_VSYNC" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60014" Symbol="TRANS_VSYNC_A" Instance="A" />
        <Address Offset="0x61014" Symbol="TRANS_VSYNC_B" Instance="B" />
        <Address Offset="0x62014" Symbol="TRANS_VSYNC_C" Instance="C" />
        <Address Offset="0x6f014" Symbol="TRANS_VSYNC_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_VSYNCSHIFT">
      <AddressList>
        <Address Offset="0x6b028" Symbol="TRANS_VSYNCSHIFT_DSI0" />
        <Address Offset="0x6b828" Symbol="TRANS_VSYNCSHIFT_DSI1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_VSYNCSHIFT" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x60028" Symbol="TRANS_VSYNCSHIFT_A" Instance="A" />
        <Address Offset="0x61028" Symbol="TRANS_VSYNCSHIFT_B" Instance="B" />
        <Address Offset="0x62028" Symbol="TRANS_VSYNCSHIFT_C" Instance="C" />
        <Address Offset="0x6f028" Symbol="TRANS_VSYNCSHIFT_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_VTOTAL">
      <AddressList>
        <Address Offset="0x6b00c" Symbol="TRANS_VTOTAL_DSI0" />
        <Address Offset="0x6b80c" Symbol="TRANS_VTOTAL_DSI1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_VTOTAL" RegisterGroup="WD">
      <AddressList>
        <Address Offset="0x6e00c" Symbol="TRANS_VTOTAL_WD0" Instance="WD0" />
        <Address Offset="0x6e80c" Symbol="TRANS_VTOTAL_WD1" Instance="WD1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_VTOTAL" RegisterGroup="TRANSCODER">
      <AddressList>
        <Address Offset="0x6000c" Symbol="TRANS_VTOTAL_A" Instance="A" />
        <Address Offset="0x6100c" Symbol="TRANS_VTOTAL_B" Instance="B" />
        <Address Offset="0x6200c" Symbol="TRANS_VTOTAL_C" Instance="C" />
        <Address Offset="0x6f00c" Symbol="TRANS_VTOTAL_EDP" Instance="EDP" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="TRANS_WD_FUNC_CTL" RegisterGroup="WD">
      <AddressList>
        <Address Offset="0x6e400" Symbol="TRANS_WD_FUNC_CTL_0" Instance="0" />
        <Address Offset="0x6ec00" Symbol="TRANS_WD_FUNC_CTL_1" Instance="1" />
      </AddressList>
      <BitFieldList>
        <BitField Name="WD Function Enable" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="UTIL_PIN_CTL">
      <AddressList>
        <Address Offset="0x48400" Symbol="UTIL_PIN_CTL" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Util Pin Enable" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="VGA_CONTROL">
      <AddressList>
        <Address Offset="0x41000" Symbol="VGA_CONTROL" />
      </AddressList>
      <BitFieldList>
        <BitField Name="VGA Display Disable" HighBit="31" LowBit="31" />
      </BitFieldList>
    </register>
    <register name="WD_STRIDE" RegisterGroup="WD">
      <AddressList>
        <Address Offset="0x6e510" Symbol="WD_STRIDE_0" Instance="0" />
        <Address Offset="0x6ed10" Symbol="WD_STRIDE_1" Instance="1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="WD_SURF" RegisterGroup="WD">
      <AddressList>
        <Address Offset="0x6e514" Symbol="WD_SURF_0" Instance="0" />
        <Address Offset="0x6ed14" Symbol="WD_SURF_1" Instance="1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="WD_TAIL_CFG" RegisterGroup="WD">
      <AddressList>
        <Address Offset="0x6e520" Symbol="WD_TAIL_CFG_0" Instance="0" />
        <Address Offset="0x6ed20" Symbol="WD_TAIL_CFG_1" Instance="1" />
      </AddressList>
      <BitFieldList />
    </register>
    <register name="WM_LINETIME" RegisterGroup="PIPE">
      <AddressList>
        <Address Offset="0x45270" Symbol="WM_LINETIME_A" Instance="A" />
        <Address Offset="0x45274" Symbol="WM_LINETIME_B" Instance="B" />
        <Address Offset="0x45278" Symbol="WM_LINETIME_C" Instance="C" />
      </AddressList>
      <BitFieldList>
        <BitField Name="Line Time" HighBit="8" LowBit="0" />
      </BitFieldList>
    </register>
  </SeqRegisters>
  <Ranges>
    <ProjectRange Name="CNL">
      <Range Name="Unknown" Start="0x40000" End="0x6BFFF"/>
      <Range Name="PLL farm" Start="0x6C000" End="0x6CFFF"/>
      <Range Name="DE_PLL" Start="0x6D000" End="0x6DFFF"/>
      <Range Name="Display Engine" Start="0x6E000" End="0xBFFFF"/>
      <Range Name="Fence Registers" Start="0xC0000" End="0xFFFFF"/>
      <Range Name="Fence Registers" Start="0x100000" End="0x102FFF"/>
      <Range Name="Reserved" Start="0x103000" End="0x103FFF"/>
      <Range Name="Reserved" Start="0x104000" End="0x107FFF"/>
      <Range Name="Boot Context Range" Start="0x108000" End="0x10BFFF"/>
      <Range Name="IOMMU Control Range" Start="0x10C000" End="0x10FFFF"/>
      <Range Name="IOMMU Control Range" Start="0x110000" End="0x113FFF"/>
      <Range Name="Reserved" Start="0x114000" End="0x117FFF"/>
      <Range Name="Driver Mode IOMMU range" Start="0x118000" End="0x11FFFF"/>
      <Range Name="GT FIFO range" Start="0x120000" End="0x127FFF"/>
      <Range Name="Unknown" Start="0x128000" End="0x12FFFF"/>
      <Range Name="GSA Range-Display Engine" Start="0x130000" End="0x137FFF"/>
      <Range Name="Punit Reg Range" Start="0x138000" End="0x13FFFF"/>
      <Range Name="Reserved" Start="0x140000" End="0x147FFF"/>
      <Range Name="Reserved" Start="0x148000" End="0x157FFF"/>
      <Range Name="Reserved" Start="0x158000" End="0x158FFF"/>
      <Range Name="Reserved" Start="0x159000" End="0x15FFFF"/>
      <Range Name="Reserved" Start="0x160000" End="0x160FFF"/>
      <Range Name="Reserved" Start="0x161000" End="0x161FFF"/>
      <Range Name="HIP IO Block" Start="0x162000" End="0x162FFF"/>
      <Range Name="Reserved" Start="0x163000" End="0x163FFF"/>
      <Range Name="Reserved" Start="0x164000" End="0x164FFF"/>
      <Range Name="Reserved" Start="0x165000" End="0x165FFF"/>
      <Range Name="Reserved" Start="0x166000" End="0x167FFF"/>
      <Range Name="Reserved" Start="0x168000" End="0x16FFFF"/>
      <Range Name="CNL:Reserved for HIP" Start="0x170000" End="0x177FFF"/>
      <Range Name="Unknown" Start="0x178000" End="0x17FFFF"/>
      <Range Name="Unknown" Start="0x180000" End="0x181FFF"/>
      <Range Name="2 LMDev2 Pinner Block Registers" Start="0x182000" End="0x183FFF"/>
      <Range Name="Reserved" Start="0x184000" End="0x18FFFF"/>
      <Range Name="Reserved" Start="0x190000" End="0x197FFF"/>
      <Range Name="Reserved" Start="0x198000" End="0x1BFFFF"/>
      <Range Name="Reserved" Start="0x1C0000" End="0x1FFFFF"/>
      <Range Name="Reserved" Start="0x200000" End="0x23FFFF"/>
      <Range Name="Reserved" Start="0x240000" End="0x7FFFFF"/>
    </ProjectRange>
    <ProjectRange Name="GLK">
      <Range Name="Unknown" Start="0x40000" End="0x6BFFF"/>
      <Range Name="DDI port B" Start="0x6C000" End="0x6CFFF"/>
      <Range Name="DE_PLL" Start="0x6D000" End="0x6DFFF"/>
      <Range Name="Display Engine" Start="0x6E000" End="0xBFFFF"/>
      <Range Name="Fence Registers" Start="0xC0000" End="0xFFFFF"/>
      <Range Name="Fence Registers" Start="0x100000" End="0x102FFF"/>
      <Range Name="Reserved" Start="0x103000" End="0x103FFF"/>
      <Range Name="Reserved" Start="0x104000" End="0x107FFF"/>
      <Range Name="Boot Context Range" Start="0x108000" End="0x10BFFF"/>
      <Range Name="IOMMU Control Range" Start="0x10C000" End="0x10FFFF"/>
      <Range Name="IOMMU Control Range" Start="0x110000" End="0x113FFF"/>
      <Range Name="Reserved" Start="0x114000" End="0x117FFF"/>
      <Range Name="Driver Mode IOMMU range" Start="0x118000" End="0x11FFFF"/>
      <Range Name="GT FIFO range" Start="0x120000" End="0x127FFF"/>
      <Range Name="Unknown" Start="0x128000" End="0x12FFFF"/>
      <Range Name="GSA Range-Display Engine" Start="0x130000" End="0x137FFF"/>
      <Range Name="Punit Reg Range" Start="0x138000" End="0x13FFFF"/>
      <Range Name="Reserved" Start="0x140000" End="0x147FFF"/>
      <Range Name="Reserved" Start="0x148000" End="0x157FFF"/>
      <Range Name="Reserved" Start="0x158000" End="0x158FFF"/>
      <Range Name="Reserved" Start="0x159000" End="0x15FFFF"/>
      <Range Name="Reserved" Start="0x160000" End="0x160FFF"/>
      <Range Name="Reserved" Start="0x161000" End="0x161FFF"/>
      <Range Name="HIP IO Block" Start="0x162000" End="0x162FFF"/>
      <Range Name="DDI Port C" Start="0x163000" End="0x163FFF"/>
      <Range Name="Reserved" Start="0x164000" End="0x164FFF"/>
      <Range Name="Reserved" Start="0x165000" End="0x165FFF"/>
      <Range Name="Reserved" Start="0x166000" End="0x167FFF"/>
      <Range Name="Reserved" Start="0x168000" End="0x16FFFF"/>
      <Range Name="CNL:Reserved for HIP" Start="0x170000" End="0x177FFF"/>
      <Range Name="Unknown" Start="0x178000" End="0x17FFFF"/>
      <Range Name="Unknown" Start="0x180000" End="0x181FFF"/>
      <Range Name="2 LMDev2 Pinner Block Registers" Start="0x182000" End="0x183FFF"/>
      <Range Name="Reserved" Start="0x184000" End="0x18FFFF"/>
      <Range Name="Reserved" Start="0x190000" End="0x197FFF"/>
      <Range Name="Reserved" Start="0x198000" End="0x1BFFFF"/>
      <Range Name="Reserved" Start="0x1C0000" End="0x1FFFFF"/>
      <Range Name="Reserved" Start="0x200000" End="0x23FFFF"/>
      <Range Name="Reserved" Start="0x240000" End="0x7FFFFF"/>
    </ProjectRange>
    <ProjectRange Name="ICL">
      <Range Name="Unknown" Start="0x40000" End="0x6BFFF"/>
      <Range Name="DDI PLL(ICL)-Port B" Start="0x6C000" End="0x6CFFF"/>
      <Range Name="DE_PLL" Start="0x6D000" End="0x6DFFF"/>
      <Range Name="Display Engine" Start="0x6E000" End="0xBFFFF"/>
      <Range Name="Fence Registers" Start="0xC0000" End="0xFFFFF"/>
      <Range Name="Fence Registers" Start="0x100000" End="0x102FFF"/>
      <Range Name="Reserved" Start="0x103000" End="0x103FFF"/>
      <Range Name="Reserved" Start="0x104000" End="0x107FFF"/>
      <Range Name="Boot Context Range" Start="0x108000" End="0x10BFFF"/>
      <Range Name="IOMMU Control Range" Start="0x10C000" End="0x10FFFF"/>
      <Range Name="IOMMU Control Range" Start="0x110000" End="0x113FFF"/>
      <Range Name="IA and GT accessible" Start="0x114000" End="0x117FFF"/>
      <Range Name="Driver Mode IOMMU range" Start="0x118000" End="0x11FFFF"/>
      <Range Name="GT FIFO range" Start="0x120000" End="0x127FFF"/>
      <Range Name="Unknown" Start="0x128000" End="0x12FFFF"/>
      <Range Name="GSA Range-Display Engine" Start="0x130000" End="0x137FFF"/>
      <Range Name="Punit Reg Range" Start="0x138000" End="0x13FFFF"/>
      <Range Name="IA and GT accessible" Start="0x140000" End="0x147FFF"/>
      <Range Name="Reserved" Start="0x148000" End="0x157FFF"/>
      <Range Name="Reserved" Start="0x158000" End="0x158FFF"/>
      <Range Name="Reserved" Start="0x159000" End="0x15FFFF"/>
      <Range Name="Reserved" Start="0x160000" End="0x160FFF"/>
      <Range Name="Reserved" Start="0x161000" End="0x161FFF"/>
      <Range Name="Reserved" Start="0x162000" End="0x162FFF"/>
      <Range Name="FIA(ICL)" Start="0x163000" End="0x163FFF"/>
      <Range Name="Edp/MIPI PLL" Start="0x164000" End="0x164FFF"/>
      <Range Name="Reserved" Start="0x165000" End="0x165FFF"/>
      <Range Name="Reserved" Start="0x166000" End="0x167FFF"/>
      <Range Name="USB-C HIPS" Start="0x168000" End="0x16FFFF"/>
      <Range Name="CNL:Reserved for HIP" Start="0x170000" End="0x177FFF"/>
      <Range Name="Unknown" Start="0x178000" End="0x17FFFF"/>
      <Range Name="Unknown" Start="0x180000" End="0x181FFF"/>
      <Range Name="2 LMDev2 Pinner Block Registers" Start="0x182000" End="0x183FFF"/>
      <Range Name="Reserved" Start="0x184000" End="0x18FFFF"/>
      <Range Name="Interrupt Structure" Start="0x190000" End="0x197FFF"/>
      <Range Name="Reserved" Start="0x198000" End="0x1BFFFF"/>
      <Range Name="Reserved" Start="0x1C0000" End="0x1FFFFF"/>
      <Range Name="MEDIA" Start="0x200000" End="0x23FFFF"/>
      <Range Name="MEDIA" Start="0x240000" End="0x7FFFFF"/>
    </ProjectRange>
  </Ranges>
</BspecSequence>
