
lora_st.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005344  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  080054dc  080054dc  000154dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005648  08005648  00020028  2**0
                  CONTENTS
  4 .ARM          00000008  08005648  08005648  00015648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005650  08005650  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005650  08005650  00015650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005654  08005654  00015654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08005658  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  20000028  08005680  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000424  08005680  00020424  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d407  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000223d  00000000  00000000  0002d45f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008f0  00000000  00000000  0002f6a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000800  00000000  00000000  0002ff90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017b53  00000000  00000000  00030790  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008cb8  00000000  00000000  000482e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008f3cb  00000000  00000000  00050f9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e0366  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024f4  00000000  00000000  000e03e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000028 	.word	0x20000028
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080054c4 	.word	0x080054c4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000002c 	.word	0x2000002c
 80001d4:	080054c4 	.word	0x080054c4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295
 8000b28:	f000 b972 	b.w	8000e10 <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f806 	bl	8000b44 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__udivmoddi4>:
 8000b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b48:	9e08      	ldr	r6, [sp, #32]
 8000b4a:	4604      	mov	r4, r0
 8000b4c:	4688      	mov	r8, r1
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d14b      	bne.n	8000bea <__udivmoddi4+0xa6>
 8000b52:	428a      	cmp	r2, r1
 8000b54:	4615      	mov	r5, r2
 8000b56:	d967      	bls.n	8000c28 <__udivmoddi4+0xe4>
 8000b58:	fab2 f282 	clz	r2, r2
 8000b5c:	b14a      	cbz	r2, 8000b72 <__udivmoddi4+0x2e>
 8000b5e:	f1c2 0720 	rsb	r7, r2, #32
 8000b62:	fa01 f302 	lsl.w	r3, r1, r2
 8000b66:	fa20 f707 	lsr.w	r7, r0, r7
 8000b6a:	4095      	lsls	r5, r2
 8000b6c:	ea47 0803 	orr.w	r8, r7, r3
 8000b70:	4094      	lsls	r4, r2
 8000b72:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b76:	0c23      	lsrs	r3, r4, #16
 8000b78:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b7c:	fa1f fc85 	uxth.w	ip, r5
 8000b80:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b84:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b88:	fb07 f10c 	mul.w	r1, r7, ip
 8000b8c:	4299      	cmp	r1, r3
 8000b8e:	d909      	bls.n	8000ba4 <__udivmoddi4+0x60>
 8000b90:	18eb      	adds	r3, r5, r3
 8000b92:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b96:	f080 811b 	bcs.w	8000dd0 <__udivmoddi4+0x28c>
 8000b9a:	4299      	cmp	r1, r3
 8000b9c:	f240 8118 	bls.w	8000dd0 <__udivmoddi4+0x28c>
 8000ba0:	3f02      	subs	r7, #2
 8000ba2:	442b      	add	r3, r5
 8000ba4:	1a5b      	subs	r3, r3, r1
 8000ba6:	b2a4      	uxth	r4, r4
 8000ba8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bb0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bb4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb8:	45a4      	cmp	ip, r4
 8000bba:	d909      	bls.n	8000bd0 <__udivmoddi4+0x8c>
 8000bbc:	192c      	adds	r4, r5, r4
 8000bbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bc2:	f080 8107 	bcs.w	8000dd4 <__udivmoddi4+0x290>
 8000bc6:	45a4      	cmp	ip, r4
 8000bc8:	f240 8104 	bls.w	8000dd4 <__udivmoddi4+0x290>
 8000bcc:	3802      	subs	r0, #2
 8000bce:	442c      	add	r4, r5
 8000bd0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bd4:	eba4 040c 	sub.w	r4, r4, ip
 8000bd8:	2700      	movs	r7, #0
 8000bda:	b11e      	cbz	r6, 8000be4 <__udivmoddi4+0xa0>
 8000bdc:	40d4      	lsrs	r4, r2
 8000bde:	2300      	movs	r3, #0
 8000be0:	e9c6 4300 	strd	r4, r3, [r6]
 8000be4:	4639      	mov	r1, r7
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	428b      	cmp	r3, r1
 8000bec:	d909      	bls.n	8000c02 <__udivmoddi4+0xbe>
 8000bee:	2e00      	cmp	r6, #0
 8000bf0:	f000 80eb 	beq.w	8000dca <__udivmoddi4+0x286>
 8000bf4:	2700      	movs	r7, #0
 8000bf6:	e9c6 0100 	strd	r0, r1, [r6]
 8000bfa:	4638      	mov	r0, r7
 8000bfc:	4639      	mov	r1, r7
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	fab3 f783 	clz	r7, r3
 8000c06:	2f00      	cmp	r7, #0
 8000c08:	d147      	bne.n	8000c9a <__udivmoddi4+0x156>
 8000c0a:	428b      	cmp	r3, r1
 8000c0c:	d302      	bcc.n	8000c14 <__udivmoddi4+0xd0>
 8000c0e:	4282      	cmp	r2, r0
 8000c10:	f200 80fa 	bhi.w	8000e08 <__udivmoddi4+0x2c4>
 8000c14:	1a84      	subs	r4, r0, r2
 8000c16:	eb61 0303 	sbc.w	r3, r1, r3
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	4698      	mov	r8, r3
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d0e0      	beq.n	8000be4 <__udivmoddi4+0xa0>
 8000c22:	e9c6 4800 	strd	r4, r8, [r6]
 8000c26:	e7dd      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000c28:	b902      	cbnz	r2, 8000c2c <__udivmoddi4+0xe8>
 8000c2a:	deff      	udf	#255	; 0xff
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	2a00      	cmp	r2, #0
 8000c32:	f040 808f 	bne.w	8000d54 <__udivmoddi4+0x210>
 8000c36:	1b49      	subs	r1, r1, r5
 8000c38:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c3c:	fa1f f885 	uxth.w	r8, r5
 8000c40:	2701      	movs	r7, #1
 8000c42:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c46:	0c23      	lsrs	r3, r4, #16
 8000c48:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c50:	fb08 f10c 	mul.w	r1, r8, ip
 8000c54:	4299      	cmp	r1, r3
 8000c56:	d907      	bls.n	8000c68 <__udivmoddi4+0x124>
 8000c58:	18eb      	adds	r3, r5, r3
 8000c5a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c5e:	d202      	bcs.n	8000c66 <__udivmoddi4+0x122>
 8000c60:	4299      	cmp	r1, r3
 8000c62:	f200 80cd 	bhi.w	8000e00 <__udivmoddi4+0x2bc>
 8000c66:	4684      	mov	ip, r0
 8000c68:	1a59      	subs	r1, r3, r1
 8000c6a:	b2a3      	uxth	r3, r4
 8000c6c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c70:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c74:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c78:	fb08 f800 	mul.w	r8, r8, r0
 8000c7c:	45a0      	cmp	r8, r4
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x14c>
 8000c80:	192c      	adds	r4, r5, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	d202      	bcs.n	8000c8e <__udivmoddi4+0x14a>
 8000c88:	45a0      	cmp	r8, r4
 8000c8a:	f200 80b6 	bhi.w	8000dfa <__udivmoddi4+0x2b6>
 8000c8e:	4618      	mov	r0, r3
 8000c90:	eba4 0408 	sub.w	r4, r4, r8
 8000c94:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c98:	e79f      	b.n	8000bda <__udivmoddi4+0x96>
 8000c9a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c9e:	40bb      	lsls	r3, r7
 8000ca0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ca4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ca8:	fa01 f407 	lsl.w	r4, r1, r7
 8000cac:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cb0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cb4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cb8:	4325      	orrs	r5, r4
 8000cba:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cbe:	0c2c      	lsrs	r4, r5, #16
 8000cc0:	fb08 3319 	mls	r3, r8, r9, r3
 8000cc4:	fa1f fa8e 	uxth.w	sl, lr
 8000cc8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ccc:	fb09 f40a 	mul.w	r4, r9, sl
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	fa02 f207 	lsl.w	r2, r2, r7
 8000cd6:	fa00 f107 	lsl.w	r1, r0, r7
 8000cda:	d90b      	bls.n	8000cf4 <__udivmoddi4+0x1b0>
 8000cdc:	eb1e 0303 	adds.w	r3, lr, r3
 8000ce0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce4:	f080 8087 	bcs.w	8000df6 <__udivmoddi4+0x2b2>
 8000ce8:	429c      	cmp	r4, r3
 8000cea:	f240 8084 	bls.w	8000df6 <__udivmoddi4+0x2b2>
 8000cee:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf2:	4473      	add	r3, lr
 8000cf4:	1b1b      	subs	r3, r3, r4
 8000cf6:	b2ad      	uxth	r5, r5
 8000cf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000d00:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d04:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d08:	45a2      	cmp	sl, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x1da>
 8000d0c:	eb1e 0404 	adds.w	r4, lr, r4
 8000d10:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d14:	d26b      	bcs.n	8000dee <__udivmoddi4+0x2aa>
 8000d16:	45a2      	cmp	sl, r4
 8000d18:	d969      	bls.n	8000dee <__udivmoddi4+0x2aa>
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	4474      	add	r4, lr
 8000d1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d22:	fba0 8902 	umull	r8, r9, r0, r2
 8000d26:	eba4 040a 	sub.w	r4, r4, sl
 8000d2a:	454c      	cmp	r4, r9
 8000d2c:	46c2      	mov	sl, r8
 8000d2e:	464b      	mov	r3, r9
 8000d30:	d354      	bcc.n	8000ddc <__udivmoddi4+0x298>
 8000d32:	d051      	beq.n	8000dd8 <__udivmoddi4+0x294>
 8000d34:	2e00      	cmp	r6, #0
 8000d36:	d069      	beq.n	8000e0c <__udivmoddi4+0x2c8>
 8000d38:	ebb1 050a 	subs.w	r5, r1, sl
 8000d3c:	eb64 0403 	sbc.w	r4, r4, r3
 8000d40:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d44:	40fd      	lsrs	r5, r7
 8000d46:	40fc      	lsrs	r4, r7
 8000d48:	ea4c 0505 	orr.w	r5, ip, r5
 8000d4c:	e9c6 5400 	strd	r5, r4, [r6]
 8000d50:	2700      	movs	r7, #0
 8000d52:	e747      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000d54:	f1c2 0320 	rsb	r3, r2, #32
 8000d58:	fa20 f703 	lsr.w	r7, r0, r3
 8000d5c:	4095      	lsls	r5, r2
 8000d5e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d62:	fa21 f303 	lsr.w	r3, r1, r3
 8000d66:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d6a:	4338      	orrs	r0, r7
 8000d6c:	0c01      	lsrs	r1, r0, #16
 8000d6e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d72:	fa1f f885 	uxth.w	r8, r5
 8000d76:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7e:	fb07 f308 	mul.w	r3, r7, r8
 8000d82:	428b      	cmp	r3, r1
 8000d84:	fa04 f402 	lsl.w	r4, r4, r2
 8000d88:	d907      	bls.n	8000d9a <__udivmoddi4+0x256>
 8000d8a:	1869      	adds	r1, r5, r1
 8000d8c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d90:	d22f      	bcs.n	8000df2 <__udivmoddi4+0x2ae>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d92d      	bls.n	8000df2 <__udivmoddi4+0x2ae>
 8000d96:	3f02      	subs	r7, #2
 8000d98:	4429      	add	r1, r5
 8000d9a:	1acb      	subs	r3, r1, r3
 8000d9c:	b281      	uxth	r1, r0
 8000d9e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000da2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000daa:	fb00 f308 	mul.w	r3, r0, r8
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d907      	bls.n	8000dc2 <__udivmoddi4+0x27e>
 8000db2:	1869      	adds	r1, r5, r1
 8000db4:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db8:	d217      	bcs.n	8000dea <__udivmoddi4+0x2a6>
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d915      	bls.n	8000dea <__udivmoddi4+0x2a6>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	4429      	add	r1, r5
 8000dc2:	1ac9      	subs	r1, r1, r3
 8000dc4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dc8:	e73b      	b.n	8000c42 <__udivmoddi4+0xfe>
 8000dca:	4637      	mov	r7, r6
 8000dcc:	4630      	mov	r0, r6
 8000dce:	e709      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000dd0:	4607      	mov	r7, r0
 8000dd2:	e6e7      	b.n	8000ba4 <__udivmoddi4+0x60>
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	e6fb      	b.n	8000bd0 <__udivmoddi4+0x8c>
 8000dd8:	4541      	cmp	r1, r8
 8000dda:	d2ab      	bcs.n	8000d34 <__udivmoddi4+0x1f0>
 8000ddc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000de0:	eb69 020e 	sbc.w	r2, r9, lr
 8000de4:	3801      	subs	r0, #1
 8000de6:	4613      	mov	r3, r2
 8000de8:	e7a4      	b.n	8000d34 <__udivmoddi4+0x1f0>
 8000dea:	4660      	mov	r0, ip
 8000dec:	e7e9      	b.n	8000dc2 <__udivmoddi4+0x27e>
 8000dee:	4618      	mov	r0, r3
 8000df0:	e795      	b.n	8000d1e <__udivmoddi4+0x1da>
 8000df2:	4667      	mov	r7, ip
 8000df4:	e7d1      	b.n	8000d9a <__udivmoddi4+0x256>
 8000df6:	4681      	mov	r9, r0
 8000df8:	e77c      	b.n	8000cf4 <__udivmoddi4+0x1b0>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	442c      	add	r4, r5
 8000dfe:	e747      	b.n	8000c90 <__udivmoddi4+0x14c>
 8000e00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e04:	442b      	add	r3, r5
 8000e06:	e72f      	b.n	8000c68 <__udivmoddi4+0x124>
 8000e08:	4638      	mov	r0, r7
 8000e0a:	e708      	b.n	8000c1e <__udivmoddi4+0xda>
 8000e0c:	4637      	mov	r7, r6
 8000e0e:	e6e9      	b.n	8000be4 <__udivmoddi4+0xa0>

08000e10 <__aeabi_idiv0>:
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e18:	4b0e      	ldr	r3, [pc, #56]	; (8000e54 <HAL_Init+0x40>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a0d      	ldr	r2, [pc, #52]	; (8000e54 <HAL_Init+0x40>)
 8000e1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e24:	4b0b      	ldr	r3, [pc, #44]	; (8000e54 <HAL_Init+0x40>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a0a      	ldr	r2, [pc, #40]	; (8000e54 <HAL_Init+0x40>)
 8000e2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e30:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <HAL_Init+0x40>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a07      	ldr	r2, [pc, #28]	; (8000e54 <HAL_Init+0x40>)
 8000e36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e3c:	2003      	movs	r0, #3
 8000e3e:	f000 f90d 	bl	800105c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e42:	2000      	movs	r0, #0
 8000e44:	f000 f808 	bl	8000e58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e48:	f004 f90c 	bl	8005064 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e4c:	2300      	movs	r3, #0
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40023c00 	.word	0x40023c00

08000e58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e60:	4b12      	ldr	r3, [pc, #72]	; (8000eac <HAL_InitTick+0x54>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4b12      	ldr	r3, [pc, #72]	; (8000eb0 <HAL_InitTick+0x58>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 f917 	bl	80010aa <HAL_SYSTICK_Config>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e00e      	b.n	8000ea4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2b0f      	cmp	r3, #15
 8000e8a:	d80a      	bhi.n	8000ea2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	6879      	ldr	r1, [r7, #4]
 8000e90:	f04f 30ff 	mov.w	r0, #4294967295
 8000e94:	f000 f8ed 	bl	8001072 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e98:	4a06      	ldr	r2, [pc, #24]	; (8000eb4 <HAL_InitTick+0x5c>)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	e000      	b.n	8000ea4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	20000024 	.word	0x20000024
 8000eb0:	20000004 	.word	0x20000004
 8000eb4:	20000000 	.word	0x20000000

08000eb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <HAL_IncTick+0x20>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_IncTick+0x24>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	4a04      	ldr	r2, [pc, #16]	; (8000edc <HAL_IncTick+0x24>)
 8000eca:	6013      	str	r3, [r2, #0]
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000004 	.word	0x20000004
 8000edc:	2000016c 	.word	0x2000016c

08000ee0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee4:	4b03      	ldr	r3, [pc, #12]	; (8000ef4 <HAL_GetTick+0x14>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	2000016c 	.word	0x2000016c

08000ef8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f003 0307 	and.w	r3, r3, #7
 8000f06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <__NVIC_SetPriorityGrouping+0x44>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f0e:	68ba      	ldr	r2, [r7, #8]
 8000f10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f14:	4013      	ands	r3, r2
 8000f16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f2a:	4a04      	ldr	r2, [pc, #16]	; (8000f3c <__NVIC_SetPriorityGrouping+0x44>)
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	60d3      	str	r3, [r2, #12]
}
 8000f30:	bf00      	nop
 8000f32:	3714      	adds	r7, #20
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f44:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <__NVIC_GetPriorityGrouping+0x18>)
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	0a1b      	lsrs	r3, r3, #8
 8000f4a:	f003 0307 	and.w	r3, r3, #7
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	6039      	str	r1, [r7, #0]
 8000f66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	db0a      	blt.n	8000f86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	490c      	ldr	r1, [pc, #48]	; (8000fa8 <__NVIC_SetPriority+0x4c>)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	0112      	lsls	r2, r2, #4
 8000f7c:	b2d2      	uxtb	r2, r2
 8000f7e:	440b      	add	r3, r1
 8000f80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f84:	e00a      	b.n	8000f9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4908      	ldr	r1, [pc, #32]	; (8000fac <__NVIC_SetPriority+0x50>)
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	f003 030f 	and.w	r3, r3, #15
 8000f92:	3b04      	subs	r3, #4
 8000f94:	0112      	lsls	r2, r2, #4
 8000f96:	b2d2      	uxtb	r2, r2
 8000f98:	440b      	add	r3, r1
 8000f9a:	761a      	strb	r2, [r3, #24]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	e000e100 	.word	0xe000e100
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b089      	sub	sp, #36	; 0x24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f003 0307 	and.w	r3, r3, #7
 8000fc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	f1c3 0307 	rsb	r3, r3, #7
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	bf28      	it	cs
 8000fce:	2304      	movcs	r3, #4
 8000fd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	3304      	adds	r3, #4
 8000fd6:	2b06      	cmp	r3, #6
 8000fd8:	d902      	bls.n	8000fe0 <NVIC_EncodePriority+0x30>
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	3b03      	subs	r3, #3
 8000fde:	e000      	b.n	8000fe2 <NVIC_EncodePriority+0x32>
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43da      	mvns	r2, r3
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	401a      	ands	r2, r3
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8001002:	43d9      	mvns	r1, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001008:	4313      	orrs	r3, r2
         );
}
 800100a:	4618      	mov	r0, r3
 800100c:	3724      	adds	r7, #36	; 0x24
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3b01      	subs	r3, #1
 8001024:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001028:	d301      	bcc.n	800102e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800102a:	2301      	movs	r3, #1
 800102c:	e00f      	b.n	800104e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800102e:	4a0a      	ldr	r2, [pc, #40]	; (8001058 <SysTick_Config+0x40>)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	3b01      	subs	r3, #1
 8001034:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001036:	210f      	movs	r1, #15
 8001038:	f04f 30ff 	mov.w	r0, #4294967295
 800103c:	f7ff ff8e 	bl	8000f5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <SysTick_Config+0x40>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001046:	4b04      	ldr	r3, [pc, #16]	; (8001058 <SysTick_Config+0x40>)
 8001048:	2207      	movs	r2, #7
 800104a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	e000e010 	.word	0xe000e010

0800105c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff ff47 	bl	8000ef8 <__NVIC_SetPriorityGrouping>
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001072:	b580      	push	{r7, lr}
 8001074:	b086      	sub	sp, #24
 8001076:	af00      	add	r7, sp, #0
 8001078:	4603      	mov	r3, r0
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	607a      	str	r2, [r7, #4]
 800107e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001084:	f7ff ff5c 	bl	8000f40 <__NVIC_GetPriorityGrouping>
 8001088:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	68b9      	ldr	r1, [r7, #8]
 800108e:	6978      	ldr	r0, [r7, #20]
 8001090:	f7ff ff8e 	bl	8000fb0 <NVIC_EncodePriority>
 8001094:	4602      	mov	r2, r0
 8001096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800109a:	4611      	mov	r1, r2
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff ff5d 	bl	8000f5c <__NVIC_SetPriority>
}
 80010a2:	bf00      	nop
 80010a4:	3718      	adds	r7, #24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff ffb0 	bl	8001018 <SysTick_Config>
 80010b8:	4603      	mov	r3, r0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b089      	sub	sp, #36	; 0x24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010da:	2300      	movs	r3, #0
 80010dc:	61fb      	str	r3, [r7, #28]
 80010de:	e159      	b.n	8001394 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010e0:	2201      	movs	r2, #1
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	697a      	ldr	r2, [r7, #20]
 80010f0:	4013      	ands	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	f040 8148 	bne.w	800138e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2b02      	cmp	r3, #2
 8001104:	d003      	beq.n	800110e <HAL_GPIO_Init+0x4a>
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	2b12      	cmp	r3, #18
 800110c:	d123      	bne.n	8001156 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	08da      	lsrs	r2, r3, #3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	3208      	adds	r2, #8
 8001116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	f003 0307 	and.w	r3, r3, #7
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	220f      	movs	r2, #15
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	43db      	mvns	r3, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4013      	ands	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	691a      	ldr	r2, [r3, #16]
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	f003 0307 	and.w	r3, r3, #7
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4313      	orrs	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	08da      	lsrs	r2, r3, #3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	3208      	adds	r2, #8
 8001150:	69b9      	ldr	r1, [r7, #24]
 8001152:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	2203      	movs	r2, #3
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	43db      	mvns	r3, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4013      	ands	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f003 0203 	and.w	r2, r3, #3
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	4313      	orrs	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d00b      	beq.n	80011aa <HAL_GPIO_Init+0xe6>
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b02      	cmp	r3, #2
 8001198:	d007      	beq.n	80011aa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800119e:	2b11      	cmp	r3, #17
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b12      	cmp	r3, #18
 80011a8:	d130      	bne.n	800120c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	2203      	movs	r2, #3
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	43db      	mvns	r3, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4013      	ands	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	68da      	ldr	r2, [r3, #12]
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011e0:	2201      	movs	r2, #1
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	43db      	mvns	r3, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4013      	ands	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	091b      	lsrs	r3, r3, #4
 80011f6:	f003 0201 	and.w	r2, r3, #1
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4313      	orrs	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	2203      	movs	r2, #3
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	689a      	ldr	r2, [r3, #8]
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4313      	orrs	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001244:	2b00      	cmp	r3, #0
 8001246:	f000 80a2 	beq.w	800138e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
 800124e:	4b56      	ldr	r3, [pc, #344]	; (80013a8 <HAL_GPIO_Init+0x2e4>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001252:	4a55      	ldr	r2, [pc, #340]	; (80013a8 <HAL_GPIO_Init+0x2e4>)
 8001254:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001258:	6453      	str	r3, [r2, #68]	; 0x44
 800125a:	4b53      	ldr	r3, [pc, #332]	; (80013a8 <HAL_GPIO_Init+0x2e4>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001266:	4a51      	ldr	r2, [pc, #324]	; (80013ac <HAL_GPIO_Init+0x2e8>)
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	089b      	lsrs	r3, r3, #2
 800126c:	3302      	adds	r3, #2
 800126e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001272:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	f003 0303 	and.w	r3, r3, #3
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	220f      	movs	r2, #15
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	43db      	mvns	r3, r3
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	4013      	ands	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a48      	ldr	r2, [pc, #288]	; (80013b0 <HAL_GPIO_Init+0x2ec>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d019      	beq.n	80012c6 <HAL_GPIO_Init+0x202>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a47      	ldr	r2, [pc, #284]	; (80013b4 <HAL_GPIO_Init+0x2f0>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d013      	beq.n	80012c2 <HAL_GPIO_Init+0x1fe>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a46      	ldr	r2, [pc, #280]	; (80013b8 <HAL_GPIO_Init+0x2f4>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d00d      	beq.n	80012be <HAL_GPIO_Init+0x1fa>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a45      	ldr	r2, [pc, #276]	; (80013bc <HAL_GPIO_Init+0x2f8>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d007      	beq.n	80012ba <HAL_GPIO_Init+0x1f6>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a44      	ldr	r2, [pc, #272]	; (80013c0 <HAL_GPIO_Init+0x2fc>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d101      	bne.n	80012b6 <HAL_GPIO_Init+0x1f2>
 80012b2:	2304      	movs	r3, #4
 80012b4:	e008      	b.n	80012c8 <HAL_GPIO_Init+0x204>
 80012b6:	2307      	movs	r3, #7
 80012b8:	e006      	b.n	80012c8 <HAL_GPIO_Init+0x204>
 80012ba:	2303      	movs	r3, #3
 80012bc:	e004      	b.n	80012c8 <HAL_GPIO_Init+0x204>
 80012be:	2302      	movs	r3, #2
 80012c0:	e002      	b.n	80012c8 <HAL_GPIO_Init+0x204>
 80012c2:	2301      	movs	r3, #1
 80012c4:	e000      	b.n	80012c8 <HAL_GPIO_Init+0x204>
 80012c6:	2300      	movs	r3, #0
 80012c8:	69fa      	ldr	r2, [r7, #28]
 80012ca:	f002 0203 	and.w	r2, r2, #3
 80012ce:	0092      	lsls	r2, r2, #2
 80012d0:	4093      	lsls	r3, r2
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012d8:	4934      	ldr	r1, [pc, #208]	; (80013ac <HAL_GPIO_Init+0x2e8>)
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	089b      	lsrs	r3, r3, #2
 80012de:	3302      	adds	r3, #2
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012e6:	4b37      	ldr	r3, [pc, #220]	; (80013c4 <HAL_GPIO_Init+0x300>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4013      	ands	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d003      	beq.n	800130a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	4313      	orrs	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800130a:	4a2e      	ldr	r2, [pc, #184]	; (80013c4 <HAL_GPIO_Init+0x300>)
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001310:	4b2c      	ldr	r3, [pc, #176]	; (80013c4 <HAL_GPIO_Init+0x300>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	43db      	mvns	r3, r3
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	4013      	ands	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	4313      	orrs	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001334:	4a23      	ldr	r2, [pc, #140]	; (80013c4 <HAL_GPIO_Init+0x300>)
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800133a:	4b22      	ldr	r3, [pc, #136]	; (80013c4 <HAL_GPIO_Init+0x300>)
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	43db      	mvns	r3, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4013      	ands	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d003      	beq.n	800135e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	4313      	orrs	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800135e:	4a19      	ldr	r2, [pc, #100]	; (80013c4 <HAL_GPIO_Init+0x300>)
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001364:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <HAL_GPIO_Init+0x300>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	43db      	mvns	r3, r3
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4013      	ands	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	4313      	orrs	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001388:	4a0e      	ldr	r2, [pc, #56]	; (80013c4 <HAL_GPIO_Init+0x300>)
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	3301      	adds	r3, #1
 8001392:	61fb      	str	r3, [r7, #28]
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	2b0f      	cmp	r3, #15
 8001398:	f67f aea2 	bls.w	80010e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800139c:	bf00      	nop
 800139e:	3724      	adds	r7, #36	; 0x24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40013800 	.word	0x40013800
 80013b0:	40020000 	.word	0x40020000
 80013b4:	40020400 	.word	0x40020400
 80013b8:	40020800 	.word	0x40020800
 80013bc:	40020c00 	.word	0x40020c00
 80013c0:	40021000 	.word	0x40021000
 80013c4:	40013c00 	.word	0x40013c00

080013c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	460b      	mov	r3, r1
 80013d2:	807b      	strh	r3, [r7, #2]
 80013d4:	4613      	mov	r3, r2
 80013d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013d8:	787b      	ldrb	r3, [r7, #1]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013de:	887a      	ldrh	r2, [r7, #2]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013e4:	e003      	b.n	80013ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013e6:	887b      	ldrh	r3, [r7, #2]
 80013e8:	041a      	lsls	r2, r3, #16
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	619a      	str	r2, [r3, #24]
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
	...

080013fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b086      	sub	sp, #24
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d101      	bne.n	800140e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e22d      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0301 	and.w	r3, r3, #1
 8001416:	2b00      	cmp	r3, #0
 8001418:	d075      	beq.n	8001506 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800141a:	4ba3      	ldr	r3, [pc, #652]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f003 030c 	and.w	r3, r3, #12
 8001422:	2b04      	cmp	r3, #4
 8001424:	d00c      	beq.n	8001440 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001426:	4ba0      	ldr	r3, [pc, #640]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800142e:	2b08      	cmp	r3, #8
 8001430:	d112      	bne.n	8001458 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001432:	4b9d      	ldr	r3, [pc, #628]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800143a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800143e:	d10b      	bne.n	8001458 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001440:	4b99      	ldr	r3, [pc, #612]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d05b      	beq.n	8001504 <HAL_RCC_OscConfig+0x108>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d157      	bne.n	8001504 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e208      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001460:	d106      	bne.n	8001470 <HAL_RCC_OscConfig+0x74>
 8001462:	4b91      	ldr	r3, [pc, #580]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a90      	ldr	r2, [pc, #576]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001468:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800146c:	6013      	str	r3, [r2, #0]
 800146e:	e01d      	b.n	80014ac <HAL_RCC_OscConfig+0xb0>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001478:	d10c      	bne.n	8001494 <HAL_RCC_OscConfig+0x98>
 800147a:	4b8b      	ldr	r3, [pc, #556]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a8a      	ldr	r2, [pc, #552]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001480:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001484:	6013      	str	r3, [r2, #0]
 8001486:	4b88      	ldr	r3, [pc, #544]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a87      	ldr	r2, [pc, #540]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800148c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001490:	6013      	str	r3, [r2, #0]
 8001492:	e00b      	b.n	80014ac <HAL_RCC_OscConfig+0xb0>
 8001494:	4b84      	ldr	r3, [pc, #528]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a83      	ldr	r2, [pc, #524]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800149a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800149e:	6013      	str	r3, [r2, #0]
 80014a0:	4b81      	ldr	r3, [pc, #516]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a80      	ldr	r2, [pc, #512]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 80014a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d013      	beq.n	80014dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b4:	f7ff fd14 	bl	8000ee0 <HAL_GetTick>
 80014b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ba:	e008      	b.n	80014ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014bc:	f7ff fd10 	bl	8000ee0 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b64      	cmp	r3, #100	; 0x64
 80014c8:	d901      	bls.n	80014ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e1cd      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ce:	4b76      	ldr	r3, [pc, #472]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d0f0      	beq.n	80014bc <HAL_RCC_OscConfig+0xc0>
 80014da:	e014      	b.n	8001506 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014dc:	f7ff fd00 	bl	8000ee0 <HAL_GetTick>
 80014e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014e2:	e008      	b.n	80014f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014e4:	f7ff fcfc 	bl	8000ee0 <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	2b64      	cmp	r3, #100	; 0x64
 80014f0:	d901      	bls.n	80014f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014f2:	2303      	movs	r3, #3
 80014f4:	e1b9      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014f6:	4b6c      	ldr	r3, [pc, #432]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d1f0      	bne.n	80014e4 <HAL_RCC_OscConfig+0xe8>
 8001502:	e000      	b.n	8001506 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d063      	beq.n	80015da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001512:	4b65      	ldr	r3, [pc, #404]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	f003 030c 	and.w	r3, r3, #12
 800151a:	2b00      	cmp	r3, #0
 800151c:	d00b      	beq.n	8001536 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800151e:	4b62      	ldr	r3, [pc, #392]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001526:	2b08      	cmp	r3, #8
 8001528:	d11c      	bne.n	8001564 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800152a:	4b5f      	ldr	r3, [pc, #380]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d116      	bne.n	8001564 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001536:	4b5c      	ldr	r3, [pc, #368]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	2b00      	cmp	r3, #0
 8001540:	d005      	beq.n	800154e <HAL_RCC_OscConfig+0x152>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d001      	beq.n	800154e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e18d      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800154e:	4b56      	ldr	r3, [pc, #344]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	4952      	ldr	r1, [pc, #328]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800155e:	4313      	orrs	r3, r2
 8001560:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001562:	e03a      	b.n	80015da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d020      	beq.n	80015ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800156c:	4b4f      	ldr	r3, [pc, #316]	; (80016ac <HAL_RCC_OscConfig+0x2b0>)
 800156e:	2201      	movs	r2, #1
 8001570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001572:	f7ff fcb5 	bl	8000ee0 <HAL_GetTick>
 8001576:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001578:	e008      	b.n	800158c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800157a:	f7ff fcb1 	bl	8000ee0 <HAL_GetTick>
 800157e:	4602      	mov	r2, r0
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b02      	cmp	r3, #2
 8001586:	d901      	bls.n	800158c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e16e      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800158c:	4b46      	ldr	r3, [pc, #280]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0302 	and.w	r3, r3, #2
 8001594:	2b00      	cmp	r3, #0
 8001596:	d0f0      	beq.n	800157a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001598:	4b43      	ldr	r3, [pc, #268]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	691b      	ldr	r3, [r3, #16]
 80015a4:	00db      	lsls	r3, r3, #3
 80015a6:	4940      	ldr	r1, [pc, #256]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 80015a8:	4313      	orrs	r3, r2
 80015aa:	600b      	str	r3, [r1, #0]
 80015ac:	e015      	b.n	80015da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015ae:	4b3f      	ldr	r3, [pc, #252]	; (80016ac <HAL_RCC_OscConfig+0x2b0>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b4:	f7ff fc94 	bl	8000ee0 <HAL_GetTick>
 80015b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ba:	e008      	b.n	80015ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015bc:	f7ff fc90 	bl	8000ee0 <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e14d      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ce:	4b36      	ldr	r3, [pc, #216]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1f0      	bne.n	80015bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0308 	and.w	r3, r3, #8
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d030      	beq.n	8001648 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d016      	beq.n	800161c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015ee:	4b30      	ldr	r3, [pc, #192]	; (80016b0 <HAL_RCC_OscConfig+0x2b4>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015f4:	f7ff fc74 	bl	8000ee0 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015fc:	f7ff fc70 	bl	8000ee0 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e12d      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800160e:	4b26      	ldr	r3, [pc, #152]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001610:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	2b00      	cmp	r3, #0
 8001618:	d0f0      	beq.n	80015fc <HAL_RCC_OscConfig+0x200>
 800161a:	e015      	b.n	8001648 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800161c:	4b24      	ldr	r3, [pc, #144]	; (80016b0 <HAL_RCC_OscConfig+0x2b4>)
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001622:	f7ff fc5d 	bl	8000ee0 <HAL_GetTick>
 8001626:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001628:	e008      	b.n	800163c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800162a:	f7ff fc59 	bl	8000ee0 <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	2b02      	cmp	r3, #2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e116      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800163c:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800163e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001640:	f003 0302 	and.w	r3, r3, #2
 8001644:	2b00      	cmp	r3, #0
 8001646:	d1f0      	bne.n	800162a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	2b00      	cmp	r3, #0
 8001652:	f000 80a0 	beq.w	8001796 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001656:	2300      	movs	r3, #0
 8001658:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800165a:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800165c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10f      	bne.n	8001686 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 800166c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166e:	4a0e      	ldr	r2, [pc, #56]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001670:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001674:	6413      	str	r3, [r2, #64]	; 0x40
 8001676:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <HAL_RCC_OscConfig+0x2ac>)
 8001678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001682:	2301      	movs	r3, #1
 8001684:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001686:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <HAL_RCC_OscConfig+0x2b8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800168e:	2b00      	cmp	r3, #0
 8001690:	d121      	bne.n	80016d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <HAL_RCC_OscConfig+0x2b8>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a07      	ldr	r2, [pc, #28]	; (80016b4 <HAL_RCC_OscConfig+0x2b8>)
 8001698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800169c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800169e:	f7ff fc1f 	bl	8000ee0 <HAL_GetTick>
 80016a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a4:	e011      	b.n	80016ca <HAL_RCC_OscConfig+0x2ce>
 80016a6:	bf00      	nop
 80016a8:	40023800 	.word	0x40023800
 80016ac:	42470000 	.word	0x42470000
 80016b0:	42470e80 	.word	0x42470e80
 80016b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016b8:	f7ff fc12 	bl	8000ee0 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e0cf      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ca:	4b6a      	ldr	r3, [pc, #424]	; (8001874 <HAL_RCC_OscConfig+0x478>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f0      	beq.n	80016b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d106      	bne.n	80016ec <HAL_RCC_OscConfig+0x2f0>
 80016de:	4b66      	ldr	r3, [pc, #408]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 80016e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e2:	4a65      	ldr	r2, [pc, #404]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	6713      	str	r3, [r2, #112]	; 0x70
 80016ea:	e01c      	b.n	8001726 <HAL_RCC_OscConfig+0x32a>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	2b05      	cmp	r3, #5
 80016f2:	d10c      	bne.n	800170e <HAL_RCC_OscConfig+0x312>
 80016f4:	4b60      	ldr	r3, [pc, #384]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 80016f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016f8:	4a5f      	ldr	r2, [pc, #380]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 80016fa:	f043 0304 	orr.w	r3, r3, #4
 80016fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001700:	4b5d      	ldr	r3, [pc, #372]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 8001702:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001704:	4a5c      	ldr	r2, [pc, #368]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 8001706:	f043 0301 	orr.w	r3, r3, #1
 800170a:	6713      	str	r3, [r2, #112]	; 0x70
 800170c:	e00b      	b.n	8001726 <HAL_RCC_OscConfig+0x32a>
 800170e:	4b5a      	ldr	r3, [pc, #360]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 8001710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001712:	4a59      	ldr	r2, [pc, #356]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 8001714:	f023 0301 	bic.w	r3, r3, #1
 8001718:	6713      	str	r3, [r2, #112]	; 0x70
 800171a:	4b57      	ldr	r3, [pc, #348]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 800171c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800171e:	4a56      	ldr	r2, [pc, #344]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 8001720:	f023 0304 	bic.w	r3, r3, #4
 8001724:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d015      	beq.n	800175a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800172e:	f7ff fbd7 	bl	8000ee0 <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001734:	e00a      	b.n	800174c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001736:	f7ff fbd3 	bl	8000ee0 <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	f241 3288 	movw	r2, #5000	; 0x1388
 8001744:	4293      	cmp	r3, r2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e08e      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800174c:	4b4a      	ldr	r3, [pc, #296]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 800174e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	2b00      	cmp	r3, #0
 8001756:	d0ee      	beq.n	8001736 <HAL_RCC_OscConfig+0x33a>
 8001758:	e014      	b.n	8001784 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800175a:	f7ff fbc1 	bl	8000ee0 <HAL_GetTick>
 800175e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001760:	e00a      	b.n	8001778 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001762:	f7ff fbbd 	bl	8000ee0 <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001770:	4293      	cmp	r3, r2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e078      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001778:	4b3f      	ldr	r3, [pc, #252]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 800177a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800177c:	f003 0302 	and.w	r3, r3, #2
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1ee      	bne.n	8001762 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001784:	7dfb      	ldrb	r3, [r7, #23]
 8001786:	2b01      	cmp	r3, #1
 8001788:	d105      	bne.n	8001796 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800178a:	4b3b      	ldr	r3, [pc, #236]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178e:	4a3a      	ldr	r2, [pc, #232]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 8001790:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001794:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d064      	beq.n	8001868 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800179e:	4b36      	ldr	r3, [pc, #216]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f003 030c 	and.w	r3, r3, #12
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d05c      	beq.n	8001864 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	699b      	ldr	r3, [r3, #24]
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d141      	bne.n	8001836 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017b2:	4b32      	ldr	r3, [pc, #200]	; (800187c <HAL_RCC_OscConfig+0x480>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b8:	f7ff fb92 	bl	8000ee0 <HAL_GetTick>
 80017bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017be:	e008      	b.n	80017d2 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c0:	f7ff fb8e 	bl	8000ee0 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e04b      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017d2:	4b29      	ldr	r3, [pc, #164]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f0      	bne.n	80017c0 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	69da      	ldr	r2, [r3, #28]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a1b      	ldr	r3, [r3, #32]
 80017e6:	431a      	orrs	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ec:	019b      	lsls	r3, r3, #6
 80017ee:	431a      	orrs	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f4:	085b      	lsrs	r3, r3, #1
 80017f6:	3b01      	subs	r3, #1
 80017f8:	041b      	lsls	r3, r3, #16
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001800:	061b      	lsls	r3, r3, #24
 8001802:	491d      	ldr	r1, [pc, #116]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 8001804:	4313      	orrs	r3, r2
 8001806:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001808:	4b1c      	ldr	r3, [pc, #112]	; (800187c <HAL_RCC_OscConfig+0x480>)
 800180a:	2201      	movs	r2, #1
 800180c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180e:	f7ff fb67 	bl	8000ee0 <HAL_GetTick>
 8001812:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001814:	e008      	b.n	8001828 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001816:	f7ff fb63 	bl	8000ee0 <HAL_GetTick>
 800181a:	4602      	mov	r2, r0
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d901      	bls.n	8001828 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e020      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001828:	4b13      	ldr	r3, [pc, #76]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001830:	2b00      	cmp	r3, #0
 8001832:	d0f0      	beq.n	8001816 <HAL_RCC_OscConfig+0x41a>
 8001834:	e018      	b.n	8001868 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001836:	4b11      	ldr	r3, [pc, #68]	; (800187c <HAL_RCC_OscConfig+0x480>)
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800183c:	f7ff fb50 	bl	8000ee0 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001844:	f7ff fb4c 	bl	8000ee0 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e009      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001856:	4b08      	ldr	r3, [pc, #32]	; (8001878 <HAL_RCC_OscConfig+0x47c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1f0      	bne.n	8001844 <HAL_RCC_OscConfig+0x448>
 8001862:	e001      	b.n	8001868 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e000      	b.n	800186a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3718      	adds	r7, #24
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40007000 	.word	0x40007000
 8001878:	40023800 	.word	0x40023800
 800187c:	42470060 	.word	0x42470060

08001880 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e0ca      	b.n	8001a2a <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001894:	4b67      	ldr	r3, [pc, #412]	; (8001a34 <HAL_RCC_ClockConfig+0x1b4>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 030f 	and.w	r3, r3, #15
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d90c      	bls.n	80018bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a2:	4b64      	ldr	r3, [pc, #400]	; (8001a34 <HAL_RCC_ClockConfig+0x1b4>)
 80018a4:	683a      	ldr	r2, [r7, #0]
 80018a6:	b2d2      	uxtb	r2, r2
 80018a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018aa:	4b62      	ldr	r3, [pc, #392]	; (8001a34 <HAL_RCC_ClockConfig+0x1b4>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	683a      	ldr	r2, [r7, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d001      	beq.n	80018bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e0b6      	b.n	8001a2a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d020      	beq.n	800190a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d005      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018d4:	4b58      	ldr	r3, [pc, #352]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	4a57      	ldr	r2, [pc, #348]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80018da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0308 	and.w	r3, r3, #8
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d005      	beq.n	80018f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018ec:	4b52      	ldr	r3, [pc, #328]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	4a51      	ldr	r2, [pc, #324]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80018f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018f8:	4b4f      	ldr	r3, [pc, #316]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	494c      	ldr	r1, [pc, #304]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 8001906:	4313      	orrs	r3, r2
 8001908:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	2b00      	cmp	r3, #0
 8001914:	d044      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d107      	bne.n	800192e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800191e:	4b46      	ldr	r3, [pc, #280]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d119      	bne.n	800195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e07d      	b.n	8001a2a <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	2b02      	cmp	r3, #2
 8001934:	d003      	beq.n	800193e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800193a:	2b03      	cmp	r3, #3
 800193c:	d107      	bne.n	800194e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800193e:	4b3e      	ldr	r3, [pc, #248]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d109      	bne.n	800195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e06d      	b.n	8001a2a <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800194e:	4b3a      	ldr	r3, [pc, #232]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e065      	b.n	8001a2a <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800195e:	4b36      	ldr	r3, [pc, #216]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f023 0203 	bic.w	r2, r3, #3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	4933      	ldr	r1, [pc, #204]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 800196c:	4313      	orrs	r3, r2
 800196e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001970:	f7ff fab6 	bl	8000ee0 <HAL_GetTick>
 8001974:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001976:	e00a      	b.n	800198e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001978:	f7ff fab2 	bl	8000ee0 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	f241 3288 	movw	r2, #5000	; 0x1388
 8001986:	4293      	cmp	r3, r2
 8001988:	d901      	bls.n	800198e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e04d      	b.n	8001a2a <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800198e:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f003 020c 	and.w	r2, r3, #12
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	429a      	cmp	r2, r3
 800199e:	d1eb      	bne.n	8001978 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019a0:	4b24      	ldr	r3, [pc, #144]	; (8001a34 <HAL_RCC_ClockConfig+0x1b4>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 030f 	and.w	r3, r3, #15
 80019a8:	683a      	ldr	r2, [r7, #0]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d20c      	bcs.n	80019c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ae:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <HAL_RCC_ClockConfig+0x1b4>)
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019b6:	4b1f      	ldr	r3, [pc, #124]	; (8001a34 <HAL_RCC_ClockConfig+0x1b4>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 030f 	and.w	r3, r3, #15
 80019be:	683a      	ldr	r2, [r7, #0]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d001      	beq.n	80019c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e030      	b.n	8001a2a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d008      	beq.n	80019e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019d4:	4b18      	ldr	r3, [pc, #96]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	4915      	ldr	r1, [pc, #84]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d009      	beq.n	8001a06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019f2:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	490d      	ldr	r1, [pc, #52]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a06:	f000 f81d 	bl	8001a44 <HAL_RCC_GetSysClockFreq>
 8001a0a:	4601      	mov	r1, r0
 8001a0c:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	091b      	lsrs	r3, r3, #4
 8001a12:	f003 030f 	and.w	r3, r3, #15
 8001a16:	4a09      	ldr	r2, [pc, #36]	; (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 8001a18:	5cd3      	ldrb	r3, [r2, r3]
 8001a1a:	fa21 f303 	lsr.w	r3, r1, r3
 8001a1e:	4a08      	ldr	r2, [pc, #32]	; (8001a40 <HAL_RCC_ClockConfig+0x1c0>)
 8001a20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a22:	2000      	movs	r0, #0
 8001a24:	f7ff fa18 	bl	8000e58 <HAL_InitTick>

  return HAL_OK;
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40023c00 	.word	0x40023c00
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	08005638 	.word	0x08005638
 8001a40:	20000024 	.word	0x20000024

08001a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	2300      	movs	r3, #0
 8001a54:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a5a:	4b50      	ldr	r3, [pc, #320]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x158>)
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f003 030c 	and.w	r3, r3, #12
 8001a62:	2b04      	cmp	r3, #4
 8001a64:	d007      	beq.n	8001a76 <HAL_RCC_GetSysClockFreq+0x32>
 8001a66:	2b08      	cmp	r3, #8
 8001a68:	d008      	beq.n	8001a7c <HAL_RCC_GetSysClockFreq+0x38>
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f040 808d 	bne.w	8001b8a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a70:	4b4b      	ldr	r3, [pc, #300]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001a72:	60bb      	str	r3, [r7, #8]
       break;
 8001a74:	e08c      	b.n	8001b90 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a76:	4b4b      	ldr	r3, [pc, #300]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a78:	60bb      	str	r3, [r7, #8]
      break;
 8001a7a:	e089      	b.n	8001b90 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a7c:	4b47      	ldr	r3, [pc, #284]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x158>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a84:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a86:	4b45      	ldr	r3, [pc, #276]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x158>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d023      	beq.n	8001ada <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a92:	4b42      	ldr	r3, [pc, #264]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x158>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	099b      	lsrs	r3, r3, #6
 8001a98:	f04f 0400 	mov.w	r4, #0
 8001a9c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	ea03 0501 	and.w	r5, r3, r1
 8001aa8:	ea04 0602 	and.w	r6, r4, r2
 8001aac:	4a3d      	ldr	r2, [pc, #244]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x160>)
 8001aae:	fb02 f106 	mul.w	r1, r2, r6
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	fb02 f205 	mul.w	r2, r2, r5
 8001ab8:	440a      	add	r2, r1
 8001aba:	493a      	ldr	r1, [pc, #232]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x160>)
 8001abc:	fba5 0101 	umull	r0, r1, r5, r1
 8001ac0:	1853      	adds	r3, r2, r1
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f04f 0400 	mov.w	r4, #0
 8001aca:	461a      	mov	r2, r3
 8001acc:	4623      	mov	r3, r4
 8001ace:	f7ff f821 	bl	8000b14 <__aeabi_uldivmod>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	460c      	mov	r4, r1
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	e049      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ada:	4b30      	ldr	r3, [pc, #192]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x158>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	099b      	lsrs	r3, r3, #6
 8001ae0:	f04f 0400 	mov.w	r4, #0
 8001ae4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001ae8:	f04f 0200 	mov.w	r2, #0
 8001aec:	ea03 0501 	and.w	r5, r3, r1
 8001af0:	ea04 0602 	and.w	r6, r4, r2
 8001af4:	4629      	mov	r1, r5
 8001af6:	4632      	mov	r2, r6
 8001af8:	f04f 0300 	mov.w	r3, #0
 8001afc:	f04f 0400 	mov.w	r4, #0
 8001b00:	0154      	lsls	r4, r2, #5
 8001b02:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b06:	014b      	lsls	r3, r1, #5
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4622      	mov	r2, r4
 8001b0c:	1b49      	subs	r1, r1, r5
 8001b0e:	eb62 0206 	sbc.w	r2, r2, r6
 8001b12:	f04f 0300 	mov.w	r3, #0
 8001b16:	f04f 0400 	mov.w	r4, #0
 8001b1a:	0194      	lsls	r4, r2, #6
 8001b1c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001b20:	018b      	lsls	r3, r1, #6
 8001b22:	1a5b      	subs	r3, r3, r1
 8001b24:	eb64 0402 	sbc.w	r4, r4, r2
 8001b28:	f04f 0100 	mov.w	r1, #0
 8001b2c:	f04f 0200 	mov.w	r2, #0
 8001b30:	00e2      	lsls	r2, r4, #3
 8001b32:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001b36:	00d9      	lsls	r1, r3, #3
 8001b38:	460b      	mov	r3, r1
 8001b3a:	4614      	mov	r4, r2
 8001b3c:	195b      	adds	r3, r3, r5
 8001b3e:	eb44 0406 	adc.w	r4, r4, r6
 8001b42:	f04f 0100 	mov.w	r1, #0
 8001b46:	f04f 0200 	mov.w	r2, #0
 8001b4a:	02a2      	lsls	r2, r4, #10
 8001b4c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001b50:	0299      	lsls	r1, r3, #10
 8001b52:	460b      	mov	r3, r1
 8001b54:	4614      	mov	r4, r2
 8001b56:	4618      	mov	r0, r3
 8001b58:	4621      	mov	r1, r4
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f04f 0400 	mov.w	r4, #0
 8001b60:	461a      	mov	r2, r3
 8001b62:	4623      	mov	r3, r4
 8001b64:	f7fe ffd6 	bl	8000b14 <__aeabi_uldivmod>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	460c      	mov	r4, r1
 8001b6c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x158>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	0c1b      	lsrs	r3, r3, #16
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	3301      	adds	r3, #1
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b86:	60bb      	str	r3, [r7, #8]
      break;
 8001b88:	e002      	b.n	8001b90 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b8a:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001b8c:	60bb      	str	r3, [r7, #8]
      break;
 8001b8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b90:	68bb      	ldr	r3, [r7, #8]
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	00f42400 	.word	0x00f42400
 8001ba4:	017d7840 	.word	0x017d7840

08001ba8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e056      	b.n	8001c68 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d106      	bne.n	8001bda <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f000 f84b 	bl	8001c70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2202      	movs	r2, #2
 8001bde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001bf0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	431a      	orrs	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	431a      	orrs	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	695b      	ldr	r3, [r3, #20]
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c16:	431a      	orrs	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69db      	ldr	r3, [r3, #28]
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	ea42 0103 	orr.w	r1, r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	0c1b      	lsrs	r3, r3, #16
 8001c38:	f003 0104 	and.w	r1, r3, #4
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	69da      	ldr	r2, [r3, #28]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c56:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2201      	movs	r2, #1
 8001c62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b088      	sub	sp, #32
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	603b      	str	r3, [r7, #0]
 8001c90:	4613      	mov	r3, r2
 8001c92:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001c94:	2300      	movs	r3, #0
 8001c96:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d101      	bne.n	8001ca6 <HAL_SPI_Transmit+0x22>
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	e11e      	b.n	8001ee4 <HAL_SPI_Transmit+0x260>
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001cae:	f7ff f917 	bl	8000ee0 <HAL_GetTick>
 8001cb2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001cb4:	88fb      	ldrh	r3, [r7, #6]
 8001cb6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d002      	beq.n	8001cca <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001cc8:	e103      	b.n	8001ed2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d002      	beq.n	8001cd6 <HAL_SPI_Transmit+0x52>
 8001cd0:	88fb      	ldrh	r3, [r7, #6]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d102      	bne.n	8001cdc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001cda:	e0fa      	b.n	8001ed2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2203      	movs	r2, #3
 8001ce0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	68ba      	ldr	r2, [r7, #8]
 8001cee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	88fa      	ldrh	r2, [r7, #6]
 8001cf4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	88fa      	ldrh	r2, [r7, #6]
 8001cfa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2200      	movs	r2, #0
 8001d06:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2200      	movs	r2, #0
 8001d12:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2200      	movs	r2, #0
 8001d18:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d22:	d107      	bne.n	8001d34 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d32:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d3e:	2b40      	cmp	r3, #64	; 0x40
 8001d40:	d007      	beq.n	8001d52 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d5a:	d14b      	bne.n	8001df4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d002      	beq.n	8001d6a <HAL_SPI_Transmit+0xe6>
 8001d64:	8afb      	ldrh	r3, [r7, #22]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d13e      	bne.n	8001de8 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	881a      	ldrh	r2, [r3, #0]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	1c9a      	adds	r2, r3, #2
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	3b01      	subs	r3, #1
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001d8e:	e02b      	b.n	8001de8 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d112      	bne.n	8001dc4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	881a      	ldrh	r2, [r3, #0]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	1c9a      	adds	r2, r3, #2
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	86da      	strh	r2, [r3, #54]	; 0x36
 8001dc2:	e011      	b.n	8001de8 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001dc4:	f7ff f88c 	bl	8000ee0 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d803      	bhi.n	8001ddc <HAL_SPI_Transmit+0x158>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dda:	d102      	bne.n	8001de2 <HAL_SPI_Transmit+0x15e>
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d102      	bne.n	8001de8 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001de6:	e074      	b.n	8001ed2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1ce      	bne.n	8001d90 <HAL_SPI_Transmit+0x10c>
 8001df2:	e04c      	b.n	8001e8e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <HAL_SPI_Transmit+0x17e>
 8001dfc:	8afb      	ldrh	r3, [r7, #22]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d140      	bne.n	8001e84 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	330c      	adds	r3, #12
 8001e0c:	7812      	ldrb	r2, [r2, #0]
 8001e0e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e14:	1c5a      	adds	r2, r3, #1
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	3b01      	subs	r3, #1
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001e28:	e02c      	b.n	8001e84 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d113      	bne.n	8001e60 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	330c      	adds	r3, #12
 8001e42:	7812      	ldrb	r2, [r2, #0]
 8001e44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	1c5a      	adds	r2, r3, #1
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	3b01      	subs	r3, #1
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	86da      	strh	r2, [r3, #54]	; 0x36
 8001e5e:	e011      	b.n	8001e84 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e60:	f7ff f83e 	bl	8000ee0 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d803      	bhi.n	8001e78 <HAL_SPI_Transmit+0x1f4>
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e76:	d102      	bne.n	8001e7e <HAL_SPI_Transmit+0x1fa>
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d102      	bne.n	8001e84 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001e82:	e026      	b.n	8001ed2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d1cd      	bne.n	8001e2a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001e8e:	69ba      	ldr	r2, [r7, #24]
 8001e90:	6839      	ldr	r1, [r7, #0]
 8001e92:	68f8      	ldr	r0, [r7, #12]
 8001e94:	f000 fbb2 	bl	80025fc <SPI_EndRxTxTransaction>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d002      	beq.n	8001ea4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2220      	movs	r2, #32
 8001ea2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d10a      	bne.n	8001ec2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001eac:	2300      	movs	r3, #0
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d002      	beq.n	8001ed0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	77fb      	strb	r3, [r7, #31]
 8001ece:	e000      	b.n	8001ed2 <HAL_SPI_Transmit+0x24e>
  }

error:
 8001ed0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001ee2:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3720      	adds	r7, #32
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b088      	sub	sp, #32
 8001ef0:	af02      	add	r7, sp, #8
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	603b      	str	r3, [r7, #0]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001efc:	2300      	movs	r3, #0
 8001efe:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f08:	d112      	bne.n	8001f30 <HAL_SPI_Receive+0x44>
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d10e      	bne.n	8001f30 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2204      	movs	r2, #4
 8001f16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001f1a:	88fa      	ldrh	r2, [r7, #6]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	9300      	str	r3, [sp, #0]
 8001f20:	4613      	mov	r3, r2
 8001f22:	68ba      	ldr	r2, [r7, #8]
 8001f24:	68b9      	ldr	r1, [r7, #8]
 8001f26:	68f8      	ldr	r0, [r7, #12]
 8001f28:	f000 f8e9 	bl	80020fe <HAL_SPI_TransmitReceive>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	e0e2      	b.n	80020f6 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d101      	bne.n	8001f3e <HAL_SPI_Receive+0x52>
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	e0db      	b.n	80020f6 <HAL_SPI_Receive+0x20a>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2201      	movs	r2, #1
 8001f42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001f46:	f7fe ffcb 	bl	8000ee0 <HAL_GetTick>
 8001f4a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d002      	beq.n	8001f5e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001f5c:	e0c2      	b.n	80020e4 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d002      	beq.n	8001f6a <HAL_SPI_Receive+0x7e>
 8001f64:	88fb      	ldrh	r3, [r7, #6]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d102      	bne.n	8001f70 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001f6e:	e0b9      	b.n	80020e4 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2204      	movs	r2, #4
 8001f74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	68ba      	ldr	r2, [r7, #8]
 8001f82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	88fa      	ldrh	r2, [r7, #6]
 8001f88:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	88fa      	ldrh	r2, [r7, #6]
 8001f8e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2200      	movs	r2, #0
 8001f94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2200      	movs	r2, #0
 8001fac:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fb6:	d107      	bne.n	8001fc8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001fc6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fd2:	2b40      	cmp	r3, #64	; 0x40
 8001fd4:	d007      	beq.n	8001fe6 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fe4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d162      	bne.n	80020b4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001fee:	e02e      	b.n	800204e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d115      	bne.n	800202a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f103 020c 	add.w	r2, r3, #12
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800200a:	7812      	ldrb	r2, [r2, #0]
 800200c:	b2d2      	uxtb	r2, r2
 800200e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002014:	1c5a      	adds	r2, r3, #1
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800201e:	b29b      	uxth	r3, r3
 8002020:	3b01      	subs	r3, #1
 8002022:	b29a      	uxth	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002028:	e011      	b.n	800204e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800202a:	f7fe ff59 	bl	8000ee0 <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	429a      	cmp	r2, r3
 8002038:	d803      	bhi.n	8002042 <HAL_SPI_Receive+0x156>
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002040:	d102      	bne.n	8002048 <HAL_SPI_Receive+0x15c>
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d102      	bne.n	800204e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800204c:	e04a      	b.n	80020e4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002052:	b29b      	uxth	r3, r3
 8002054:	2b00      	cmp	r3, #0
 8002056:	d1cb      	bne.n	8001ff0 <HAL_SPI_Receive+0x104>
 8002058:	e031      	b.n	80020be <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	2b01      	cmp	r3, #1
 8002066:	d113      	bne.n	8002090 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002072:	b292      	uxth	r2, r2
 8002074:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800207a:	1c9a      	adds	r2, r3, #2
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002084:	b29b      	uxth	r3, r3
 8002086:	3b01      	subs	r3, #1
 8002088:	b29a      	uxth	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800208e:	e011      	b.n	80020b4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002090:	f7fe ff26 	bl	8000ee0 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	429a      	cmp	r2, r3
 800209e:	d803      	bhi.n	80020a8 <HAL_SPI_Receive+0x1bc>
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a6:	d102      	bne.n	80020ae <HAL_SPI_Receive+0x1c2>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d102      	bne.n	80020b4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80020b2:	e017      	b.n	80020e4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1cd      	bne.n	800205a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	6839      	ldr	r1, [r7, #0]
 80020c2:	68f8      	ldr	r0, [r7, #12]
 80020c4:	f000 fa35 	bl	8002532 <SPI_EndRxTransaction>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d002      	beq.n	80020d4 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2220      	movs	r2, #32
 80020d2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d002      	beq.n	80020e2 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	75fb      	strb	r3, [r7, #23]
 80020e0:	e000      	b.n	80020e4 <HAL_SPI_Receive+0x1f8>
  }

error :
 80020e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2201      	movs	r2, #1
 80020e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80020f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3718      	adds	r7, #24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b08c      	sub	sp, #48	; 0x30
 8002102:	af00      	add	r7, sp, #0
 8002104:	60f8      	str	r0, [r7, #12]
 8002106:	60b9      	str	r1, [r7, #8]
 8002108:	607a      	str	r2, [r7, #4]
 800210a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800210c:	2301      	movs	r3, #1
 800210e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002110:	2300      	movs	r3, #0
 8002112:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800211c:	2b01      	cmp	r3, #1
 800211e:	d101      	bne.n	8002124 <HAL_SPI_TransmitReceive+0x26>
 8002120:	2302      	movs	r3, #2
 8002122:	e18a      	b.n	800243a <HAL_SPI_TransmitReceive+0x33c>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800212c:	f7fe fed8 	bl	8000ee0 <HAL_GetTick>
 8002130:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002138:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002142:	887b      	ldrh	r3, [r7, #2]
 8002144:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002146:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800214a:	2b01      	cmp	r3, #1
 800214c:	d00f      	beq.n	800216e <HAL_SPI_TransmitReceive+0x70>
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002154:	d107      	bne.n	8002166 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d103      	bne.n	8002166 <HAL_SPI_TransmitReceive+0x68>
 800215e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002162:	2b04      	cmp	r3, #4
 8002164:	d003      	beq.n	800216e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002166:	2302      	movs	r3, #2
 8002168:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800216c:	e15b      	b.n	8002426 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d005      	beq.n	8002180 <HAL_SPI_TransmitReceive+0x82>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d002      	beq.n	8002180 <HAL_SPI_TransmitReceive+0x82>
 800217a:	887b      	ldrh	r3, [r7, #2]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d103      	bne.n	8002188 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002186:	e14e      	b.n	8002426 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b04      	cmp	r3, #4
 8002192:	d003      	beq.n	800219c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2205      	movs	r2, #5
 8002198:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2200      	movs	r2, #0
 80021a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	887a      	ldrh	r2, [r7, #2]
 80021ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	887a      	ldrh	r2, [r7, #2]
 80021b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	68ba      	ldr	r2, [r7, #8]
 80021b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	887a      	ldrh	r2, [r7, #2]
 80021be:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	887a      	ldrh	r2, [r7, #2]
 80021c4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2200      	movs	r2, #0
 80021ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2200      	movs	r2, #0
 80021d0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021dc:	2b40      	cmp	r3, #64	; 0x40
 80021de:	d007      	beq.n	80021f0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021f8:	d178      	bne.n	80022ec <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <HAL_SPI_TransmitReceive+0x10a>
 8002202:	8b7b      	ldrh	r3, [r7, #26]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d166      	bne.n	80022d6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220c:	881a      	ldrh	r2, [r3, #0]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002218:	1c9a      	adds	r2, r3, #2
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002222:	b29b      	uxth	r3, r3
 8002224:	3b01      	subs	r3, #1
 8002226:	b29a      	uxth	r2, r3
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800222c:	e053      	b.n	80022d6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b02      	cmp	r3, #2
 800223a:	d11b      	bne.n	8002274 <HAL_SPI_TransmitReceive+0x176>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002240:	b29b      	uxth	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d016      	beq.n	8002274 <HAL_SPI_TransmitReceive+0x176>
 8002246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002248:	2b01      	cmp	r3, #1
 800224a:	d113      	bne.n	8002274 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002250:	881a      	ldrh	r2, [r3, #0]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225c:	1c9a      	adds	r2, r3, #2
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002266:	b29b      	uxth	r3, r3
 8002268:	3b01      	subs	r3, #1
 800226a:	b29a      	uxth	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002270:	2300      	movs	r3, #0
 8002272:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b01      	cmp	r3, #1
 8002280:	d119      	bne.n	80022b6 <HAL_SPI_TransmitReceive+0x1b8>
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002286:	b29b      	uxth	r3, r3
 8002288:	2b00      	cmp	r3, #0
 800228a:	d014      	beq.n	80022b6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	68da      	ldr	r2, [r3, #12]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002296:	b292      	uxth	r2, r2
 8002298:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800229e:	1c9a      	adds	r2, r3, #2
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	3b01      	subs	r3, #1
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80022b2:	2301      	movs	r3, #1
 80022b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80022b6:	f7fe fe13 	bl	8000ee0 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d807      	bhi.n	80022d6 <HAL_SPI_TransmitReceive+0x1d8>
 80022c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022cc:	d003      	beq.n	80022d6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80022d4:	e0a7      	b.n	8002426 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022da:	b29b      	uxth	r3, r3
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1a6      	bne.n	800222e <HAL_SPI_TransmitReceive+0x130>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d1a1      	bne.n	800222e <HAL_SPI_TransmitReceive+0x130>
 80022ea:	e07c      	b.n	80023e6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d002      	beq.n	80022fa <HAL_SPI_TransmitReceive+0x1fc>
 80022f4:	8b7b      	ldrh	r3, [r7, #26]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d16b      	bne.n	80023d2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	330c      	adds	r3, #12
 8002304:	7812      	ldrb	r2, [r2, #0]
 8002306:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230c:	1c5a      	adds	r2, r3, #1
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002316:	b29b      	uxth	r3, r3
 8002318:	3b01      	subs	r3, #1
 800231a:	b29a      	uxth	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002320:	e057      	b.n	80023d2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b02      	cmp	r3, #2
 800232e:	d11c      	bne.n	800236a <HAL_SPI_TransmitReceive+0x26c>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002334:	b29b      	uxth	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d017      	beq.n	800236a <HAL_SPI_TransmitReceive+0x26c>
 800233a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800233c:	2b01      	cmp	r3, #1
 800233e:	d114      	bne.n	800236a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	330c      	adds	r3, #12
 800234a:	7812      	ldrb	r2, [r2, #0]
 800234c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	1c5a      	adds	r2, r3, #1
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800235c:	b29b      	uxth	r3, r3
 800235e:	3b01      	subs	r3, #1
 8002360:	b29a      	uxth	r2, r3
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002366:	2300      	movs	r3, #0
 8002368:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	2b01      	cmp	r3, #1
 8002376:	d119      	bne.n	80023ac <HAL_SPI_TransmitReceive+0x2ae>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800237c:	b29b      	uxth	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d014      	beq.n	80023ac <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800238c:	b2d2      	uxtb	r2, r2
 800238e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002394:	1c5a      	adds	r2, r3, #1
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800239e:	b29b      	uxth	r3, r3
 80023a0:	3b01      	subs	r3, #1
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80023a8:	2301      	movs	r3, #1
 80023aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80023ac:	f7fe fd98 	bl	8000ee0 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d803      	bhi.n	80023c4 <HAL_SPI_TransmitReceive+0x2c6>
 80023bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c2:	d102      	bne.n	80023ca <HAL_SPI_TransmitReceive+0x2cc>
 80023c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d103      	bne.n	80023d2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80023d0:	e029      	b.n	8002426 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1a2      	bne.n	8002322 <HAL_SPI_TransmitReceive+0x224>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d19d      	bne.n	8002322 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80023e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 f906 	bl	80025fc <SPI_EndRxTxTransaction>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d006      	beq.n	8002404 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2220      	movs	r2, #32
 8002400:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002402:	e010      	b.n	8002426 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10b      	bne.n	8002424 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800240c:	2300      	movs	r3, #0
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	617b      	str	r3, [r7, #20]
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	e000      	b.n	8002426 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002424:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2201      	movs	r2, #1
 800242a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002436:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800243a:	4618      	mov	r0, r3
 800243c:	3730      	adds	r7, #48	; 0x30
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002450:	b2db      	uxtb	r3, r3
}
 8002452:	4618      	mov	r0, r3
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b084      	sub	sp, #16
 8002462:	af00      	add	r7, sp, #0
 8002464:	60f8      	str	r0, [r7, #12]
 8002466:	60b9      	str	r1, [r7, #8]
 8002468:	603b      	str	r3, [r7, #0]
 800246a:	4613      	mov	r3, r2
 800246c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800246e:	e04c      	b.n	800250a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002476:	d048      	beq.n	800250a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002478:	f7fe fd32 	bl	8000ee0 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	683a      	ldr	r2, [r7, #0]
 8002484:	429a      	cmp	r2, r3
 8002486:	d902      	bls.n	800248e <SPI_WaitFlagStateUntilTimeout+0x30>
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d13d      	bne.n	800250a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800249c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80024a6:	d111      	bne.n	80024cc <SPI_WaitFlagStateUntilTimeout+0x6e>
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024b0:	d004      	beq.n	80024bc <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ba:	d107      	bne.n	80024cc <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024d4:	d10f      	bne.n	80024f6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e00f      	b.n	800252a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	4013      	ands	r3, r2
 8002514:	68ba      	ldr	r2, [r7, #8]
 8002516:	429a      	cmp	r2, r3
 8002518:	bf0c      	ite	eq
 800251a:	2301      	moveq	r3, #1
 800251c:	2300      	movne	r3, #0
 800251e:	b2db      	uxtb	r3, r3
 8002520:	461a      	mov	r2, r3
 8002522:	79fb      	ldrb	r3, [r7, #7]
 8002524:	429a      	cmp	r2, r3
 8002526:	d1a3      	bne.n	8002470 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b086      	sub	sp, #24
 8002536:	af02      	add	r7, sp, #8
 8002538:	60f8      	str	r0, [r7, #12]
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002546:	d111      	bne.n	800256c <SPI_EndRxTransaction+0x3a>
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002550:	d004      	beq.n	800255c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800255a:	d107      	bne.n	800256c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800256a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002574:	d12a      	bne.n	80025cc <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800257e:	d012      	beq.n	80025a6 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2200      	movs	r2, #0
 8002588:	2180      	movs	r1, #128	; 0x80
 800258a:	68f8      	ldr	r0, [r7, #12]
 800258c:	f7ff ff67 	bl	800245e <SPI_WaitFlagStateUntilTimeout>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d02d      	beq.n	80025f2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800259a:	f043 0220 	orr.w	r2, r3, #32
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e026      	b.n	80025f4 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	9300      	str	r3, [sp, #0]
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	2200      	movs	r2, #0
 80025ae:	2101      	movs	r1, #1
 80025b0:	68f8      	ldr	r0, [r7, #12]
 80025b2:	f7ff ff54 	bl	800245e <SPI_WaitFlagStateUntilTimeout>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d01a      	beq.n	80025f2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c0:	f043 0220 	orr.w	r2, r3, #32
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e013      	b.n	80025f4 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	2200      	movs	r2, #0
 80025d4:	2101      	movs	r1, #1
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f7ff ff41 	bl	800245e <SPI_WaitFlagStateUntilTimeout>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d007      	beq.n	80025f2 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025e6:	f043 0220 	orr.w	r2, r3, #32
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e000      	b.n	80025f4 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b088      	sub	sp, #32
 8002600:	af02      	add	r7, sp, #8
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002608:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <SPI_EndRxTxTransaction+0x7c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a1b      	ldr	r2, [pc, #108]	; (800267c <SPI_EndRxTxTransaction+0x80>)
 800260e:	fba2 2303 	umull	r2, r3, r2, r3
 8002612:	0d5b      	lsrs	r3, r3, #21
 8002614:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002618:	fb02 f303 	mul.w	r3, r2, r3
 800261c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002626:	d112      	bne.n	800264e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	9300      	str	r3, [sp, #0]
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	2200      	movs	r2, #0
 8002630:	2180      	movs	r1, #128	; 0x80
 8002632:	68f8      	ldr	r0, [r7, #12]
 8002634:	f7ff ff13 	bl	800245e <SPI_WaitFlagStateUntilTimeout>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d016      	beq.n	800266c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002642:	f043 0220 	orr.w	r2, r3, #32
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e00f      	b.n	800266e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00a      	beq.n	800266a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	3b01      	subs	r3, #1
 8002658:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002664:	2b80      	cmp	r3, #128	; 0x80
 8002666:	d0f2      	beq.n	800264e <SPI_EndRxTxTransaction+0x52>
 8002668:	e000      	b.n	800266c <SPI_EndRxTxTransaction+0x70>
        break;
 800266a:	bf00      	nop
  }

  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20000024 	.word	0x20000024
 800267c:	165e9f81 	.word	0x165e9f81

08002680 <SX1272Init>:
/*
 * Radio driver functions implementation
 */

void SX1272Init( RadioEvents_t *events )
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
    uint8_t i;

    RadioEvents = events;
 8002688:	4a23      	ldr	r2, [pc, #140]	; (8002718 <SX1272Init+0x98>)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6013      	str	r3, [r2, #0]
    GpioInit( &DbgPinTx, RADIO_DBG_PIN_TX, PIN_OUTPUT, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
    GpioInit( &DbgPinRx, RADIO_DBG_PIN_RX, PIN_OUTPUT, PIN_PUSH_PULL, PIN_NO_PULL, 0 );
#endif

    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, SX1272OnTimeoutIrq );
 800268e:	4923      	ldr	r1, [pc, #140]	; (800271c <SX1272Init+0x9c>)
 8002690:	4823      	ldr	r0, [pc, #140]	; (8002720 <SX1272Init+0xa0>)
 8002692:	f001 ffad 	bl	80045f0 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1272OnTimeoutIrq );
 8002696:	4921      	ldr	r1, [pc, #132]	; (800271c <SX1272Init+0x9c>)
 8002698:	4822      	ldr	r0, [pc, #136]	; (8002724 <SX1272Init+0xa4>)
 800269a:	f001 ffa9 	bl	80045f0 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1272OnTimeoutIrq );
 800269e:	491f      	ldr	r1, [pc, #124]	; (800271c <SX1272Init+0x9c>)
 80026a0:	4821      	ldr	r0, [pc, #132]	; (8002728 <SX1272Init+0xa8>)
 80026a2:	f001 ffa5 	bl	80045f0 <TimerInit>

    //SX1272Reset( );

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 80026a6:	2000      	movs	r0, #0
 80026a8:	f001 f967 	bl	800397a <SX1272SetOpMode>

    SX1272IoIrqInit( DioIrq );
 80026ac:	481f      	ldr	r0, [pc, #124]	; (800272c <SX1272Init+0xac>)
 80026ae:	f002 f8b7 	bl	8004820 <SX1272IoIrqInit>

    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80026b2:	2300      	movs	r3, #0
 80026b4:	73fb      	strb	r3, [r7, #15]
 80026b6:	e020      	b.n	80026fa <SX1272Init+0x7a>
    {
        SX1272SetModem( RadioRegsInit[i].Modem );
 80026b8:	7bfa      	ldrb	r2, [r7, #15]
 80026ba:	491d      	ldr	r1, [pc, #116]	; (8002730 <SX1272Init+0xb0>)
 80026bc:	4613      	mov	r3, r2
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	4413      	add	r3, r2
 80026c2:	440b      	add	r3, r1
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f001 f978 	bl	80039bc <SX1272SetModem>
        SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 80026cc:	7bfa      	ldrb	r2, [r7, #15]
 80026ce:	4918      	ldr	r1, [pc, #96]	; (8002730 <SX1272Init+0xb0>)
 80026d0:	4613      	mov	r3, r2
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	4413      	add	r3, r2
 80026d6:	440b      	add	r3, r1
 80026d8:	3301      	adds	r3, #1
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	b298      	uxth	r0, r3
 80026de:	7bfa      	ldrb	r2, [r7, #15]
 80026e0:	4913      	ldr	r1, [pc, #76]	; (8002730 <SX1272Init+0xb0>)
 80026e2:	4613      	mov	r3, r2
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	4413      	add	r3, r2
 80026e8:	440b      	add	r3, r1
 80026ea:	3302      	adds	r3, #2
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	4619      	mov	r1, r3
 80026f0:	f001 f9bc 	bl	8003a6c <SX1272Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80026f4:	7bfb      	ldrb	r3, [r7, #15]
 80026f6:	3301      	adds	r3, #1
 80026f8:	73fb      	strb	r3, [r7, #15]
 80026fa:	7bfb      	ldrb	r3, [r7, #15]
 80026fc:	2b0f      	cmp	r3, #15
 80026fe:	d9db      	bls.n	80026b8 <SX1272Init+0x38>
    }

    SX1272SetModem( MODEM_FSK );
 8002700:	2000      	movs	r0, #0
 8002702:	f001 f95b 	bl	80039bc <SX1272SetModem>

    SX1272.Settings.State = RF_IDLE;
 8002706:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <SX1272Init+0xb4>)
 8002708:	2200      	movs	r2, #0
 800270a:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	20000044 	.word	0x20000044
 800271c:	08003c69 	.word	0x08003c69
 8002720:	20000260 	.word	0x20000260
 8002724:	20000288 	.word	0x20000288
 8002728:	20000274 	.word	0x20000274
 800272c:	20000008 	.word	0x20000008
 8002730:	080054e4 	.word	0x080054e4
 8002734:	20000170 	.word	0x20000170

08002738 <SX1272GetStatus>:

RadioState_t SX1272GetStatus( void )
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
    return SX1272.Settings.State;
 800273c:	4b03      	ldr	r3, [pc, #12]	; (800274c <SX1272GetStatus+0x14>)
 800273e:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8002742:	4618      	mov	r0, r3
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	20000170 	.word	0x20000170

08002750 <SX1272SetChannel>:

void SX1272SetChannel( uint32_t freq )
{
 8002750:	b590      	push	{r4, r7, lr}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
    SX1272.Settings.Channel = freq;
 8002758:	4a17      	ldr	r2, [pc, #92]	; (80027b8 <SX1272SetChannel+0x68>)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7fd fe7b 	bl	800045c <__aeabi_ui2d>
 8002766:	a312      	add	r3, pc, #72	; (adr r3, 80027b0 <SX1272SetChannel+0x60>)
 8002768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800276c:	f7fe f81a 	bl	80007a4 <__aeabi_ddiv>
 8002770:	4603      	mov	r3, r0
 8002772:	460c      	mov	r4, r1
 8002774:	4618      	mov	r0, r3
 8002776:	4621      	mov	r1, r4
 8002778:	f7fe f9ac 	bl	8000ad4 <__aeabi_d2uiz>
 800277c:	4603      	mov	r3, r0
 800277e:	607b      	str	r3, [r7, #4]
    SX1272Write( REG_FRFMSB, ( uint8_t )( ( freq >> 16 ) & 0xFF ) );
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	0c1b      	lsrs	r3, r3, #16
 8002784:	b2db      	uxtb	r3, r3
 8002786:	4619      	mov	r1, r3
 8002788:	2006      	movs	r0, #6
 800278a:	f001 f96f 	bl	8003a6c <SX1272Write>
    SX1272Write( REG_FRFMID, ( uint8_t )( ( freq >> 8 ) & 0xFF ) );
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	0a1b      	lsrs	r3, r3, #8
 8002792:	b2db      	uxtb	r3, r3
 8002794:	4619      	mov	r1, r3
 8002796:	2007      	movs	r0, #7
 8002798:	f001 f968 	bl	8003a6c <SX1272Write>
    SX1272Write( REG_FRFLSB, ( uint8_t )( freq & 0xFF ) );
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	4619      	mov	r1, r3
 80027a2:	2008      	movs	r0, #8
 80027a4:	f001 f962 	bl	8003a6c <SX1272Write>
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd90      	pop	{r4, r7, pc}
 80027b0:	00000000 	.word	0x00000000
 80027b4:	404e8480 	.word	0x404e8480
 80027b8:	20000170 	.word	0x20000170

080027bc <SX1272IsChannelFree>:

bool SX1272IsChannelFree( RadioModems_t modem, uint32_t freq, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60b9      	str	r1, [r7, #8]
 80027c4:	607b      	str	r3, [r7, #4]
 80027c6:	4603      	mov	r3, r0
 80027c8:	73fb      	strb	r3, [r7, #15]
 80027ca:	4613      	mov	r3, r2
 80027cc:	81bb      	strh	r3, [r7, #12]
    bool status = true;
 80027ce:	2301      	movs	r3, #1
 80027d0:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 80027d2:	2300      	movs	r3, #0
 80027d4:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 80027d6:	2300      	movs	r3, #0
 80027d8:	613b      	str	r3, [r7, #16]

    SX1272SetModem( modem );
 80027da:	7bfb      	ldrb	r3, [r7, #15]
 80027dc:	4618      	mov	r0, r3
 80027de:	f001 f8ed 	bl	80039bc <SX1272SetModem>

    SX1272SetChannel( freq );
 80027e2:	68b8      	ldr	r0, [r7, #8]
 80027e4:	f7ff ffb4 	bl	8002750 <SX1272SetChannel>

    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 80027e8:	2005      	movs	r0, #5
 80027ea:	f001 f8c6 	bl	800397a <SX1272SetOpMode>

    DelayMs( 1 );
 80027ee:	2001      	movs	r0, #1
 80027f0:	f001 fef4 	bl	80045dc <DelayMs>

    carrierSenseTime = TimerGetCurrentTime( );
 80027f4:	f001 ffa1 	bl	800473a <TimerGetCurrentTime>
 80027f8:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80027fa:	e00e      	b.n	800281a <SX1272IsChannelFree+0x5e>
    {
        rssi = SX1272ReadRssi( modem );
 80027fc:	7bfb      	ldrb	r3, [r7, #15]
 80027fe:	4618      	mov	r0, r3
 8002800:	f001 f890 	bl	8003924 <SX1272ReadRssi>
 8002804:	4603      	mov	r3, r0
 8002806:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8002808:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800280c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002810:	429a      	cmp	r2, r3
 8002812:	dd02      	ble.n	800281a <SX1272IsChannelFree+0x5e>
        {
            status = false;
 8002814:	2300      	movs	r3, #0
 8002816:	75fb      	strb	r3, [r7, #23]
            break;
 8002818:	e006      	b.n	8002828 <SX1272IsChannelFree+0x6c>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800281a:	6938      	ldr	r0, [r7, #16]
 800281c:	f001 ff95 	bl	800474a <TimerGetElapsedTime>
 8002820:	4602      	mov	r2, r0
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4293      	cmp	r3, r2
 8002826:	d8e9      	bhi.n	80027fc <SX1272IsChannelFree+0x40>
        }
    }
    SX1272SetSleep( );
 8002828:	f000 fe70 	bl	800350c <SX1272SetSleep>
    return status;
 800282c:	7dfb      	ldrb	r3, [r7, #23]
}
 800282e:	4618      	mov	r0, r3
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <SX1272Random>:

uint32_t SX1272Random( void )
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t rnd = 0;
 800283c:	2300      	movs	r3, #0
 800283e:	603b      	str	r3, [r7, #0]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    SX1272SetModem( MODEM_LORA );
 8002840:	2001      	movs	r0, #1
 8002842:	f001 f8bb 	bl	80039bc <SX1272SetModem>

    // Disable LoRa modem interrupts
    SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8002846:	21ff      	movs	r1, #255	; 0xff
 8002848:	2011      	movs	r0, #17
 800284a:	f001 f90f 	bl	8003a6c <SX1272Write>
                  RFLR_IRQFLAGS_CADDONE |
                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 800284e:	2005      	movs	r0, #5
 8002850:	f001 f893 	bl	800397a <SX1272SetOpMode>

    for( i = 0; i < 32; i++ )
 8002854:	2300      	movs	r3, #0
 8002856:	71fb      	strb	r3, [r7, #7]
 8002858:	e011      	b.n	800287e <SX1272Random+0x48>
    {
        DelayMs( 1 );
 800285a:	2001      	movs	r0, #1
 800285c:	f001 febe 	bl	80045dc <DelayMs>
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1272Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8002860:	202c      	movs	r0, #44	; 0x2c
 8002862:	f001 f915 	bl	8003a90 <SX1272Read>
 8002866:	4603      	mov	r3, r0
 8002868:	f003 0201 	and.w	r2, r3, #1
 800286c:	79fb      	ldrb	r3, [r7, #7]
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	683a      	ldr	r2, [r7, #0]
 8002874:	4313      	orrs	r3, r2
 8002876:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 32; i++ )
 8002878:	79fb      	ldrb	r3, [r7, #7]
 800287a:	3301      	adds	r3, #1
 800287c:	71fb      	strb	r3, [r7, #7]
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	2b1f      	cmp	r3, #31
 8002882:	d9ea      	bls.n	800285a <SX1272Random+0x24>
    }

    SX1272SetSleep( );
 8002884:	f000 fe42 	bl	800350c <SX1272SetSleep>

    return rnd;
 8002888:	683b      	ldr	r3, [r7, #0]
}
 800288a:	4618      	mov	r0, r3
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
	...

08002894 <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 800289c:	2300      	movs	r3, #0
 800289e:	73fb      	strb	r3, [r7, #15]
 80028a0:	e017      	b.n	80028d2 <GetFskBandwidthRegValue+0x3e>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
 80028a4:	4a10      	ldr	r2, [pc, #64]	; (80028e8 <GetFskBandwidthRegValue+0x54>)
 80028a6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d30d      	bcc.n	80028cc <GetFskBandwidthRegValue+0x38>
 80028b0:	7bfb      	ldrb	r3, [r7, #15]
 80028b2:	3301      	adds	r3, #1
 80028b4:	4a0c      	ldr	r2, [pc, #48]	; (80028e8 <GetFskBandwidthRegValue+0x54>)
 80028b6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d205      	bcs.n	80028cc <GetFskBandwidthRegValue+0x38>
        {
            return FskBandwidths[i].RegValue;
 80028c0:	7bfb      	ldrb	r3, [r7, #15]
 80028c2:	4a09      	ldr	r2, [pc, #36]	; (80028e8 <GetFskBandwidthRegValue+0x54>)
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	4413      	add	r3, r2
 80028c8:	791b      	ldrb	r3, [r3, #4]
 80028ca:	e006      	b.n	80028da <GetFskBandwidthRegValue+0x46>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80028cc:	7bfb      	ldrb	r3, [r7, #15]
 80028ce:	3301      	adds	r3, #1
 80028d0:	73fb      	strb	r3, [r7, #15]
 80028d2:	7bfb      	ldrb	r3, [r7, #15]
 80028d4:	2b14      	cmp	r3, #20
 80028d6:	d9e4      	bls.n	80028a2 <GetFskBandwidthRegValue+0xe>
        }
    }
    // ERROR: Value not found
    while( 1 );
 80028d8:	e7fe      	b.n	80028d8 <GetFskBandwidthRegValue+0x44>
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	08005514 	.word	0x08005514
 80028ec:	00000000 	.word	0x00000000

080028f0 <SX1272SetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 80028f0:	b5b0      	push	{r4, r5, r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60b9      	str	r1, [r7, #8]
 80028f8:	607a      	str	r2, [r7, #4]
 80028fa:	461a      	mov	r2, r3
 80028fc:	4603      	mov	r3, r0
 80028fe:	73fb      	strb	r3, [r7, #15]
 8002900:	4613      	mov	r3, r2
 8002902:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	4618      	mov	r0, r3
 8002908:	f001 f858 	bl	80039bc <SX1272SetModem>

    switch( modem )
 800290c:	7bfb      	ldrb	r3, [r7, #15]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <SX1272SetRxConfig+0x2a>
 8002912:	2b01      	cmp	r3, #1
 8002914:	f000 80d4 	beq.w	8002ac0 <SX1272SetRxConfig+0x1d0>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8002918:	e1d3      	b.n	8002cc2 <SX1272SetRxConfig+0x3d2>
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 800291a:	4a95      	ldr	r2, [pc, #596]	; (8002b70 <SX1272SetRxConfig+0x280>)
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
            SX1272.Settings.Fsk.Datarate = datarate;
 8002922:	4a93      	ldr	r2, [pc, #588]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
            SX1272.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 800292a:	4a91      	ldr	r2, [pc, #580]	; (8002b70 <SX1272SetRxConfig+0x280>)
 800292c:	6a3b      	ldr	r3, [r7, #32]
 800292e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
            SX1272.Settings.Fsk.FixLen = fixLen;
 8002932:	4a8f      	ldr	r2, [pc, #572]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002934:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002938:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
            SX1272.Settings.Fsk.PayloadLen = payloadLen;
 800293c:	4a8c      	ldr	r2, [pc, #560]	; (8002b70 <SX1272SetRxConfig+0x280>)
 800293e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002942:	f882 30ab 	strb.w	r3, [r2, #171]	; 0xab
            SX1272.Settings.Fsk.CrcOn = crcOn;
 8002946:	4a8a      	ldr	r2, [pc, #552]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002948:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800294c:	f882 30ac 	strb.w	r3, [r2, #172]	; 0xac
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 8002950:	4a87      	ldr	r2, [pc, #540]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002952:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8002956:	f882 30ad 	strb.w	r3, [r2, #173]	; 0xad
            SX1272.Settings.Fsk.RxContinuous = rxContinuous;
 800295a:	4a85      	ldr	r2, [pc, #532]	; (8002b70 <SX1272SetRxConfig+0x280>)
 800295c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8002960:	f882 30ae 	strb.w	r3, [r2, #174]	; 0xae
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 8002964:	4a82      	ldr	r2, [pc, #520]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002966:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002968:	f8a2 30a8 	strh.w	r3, [r2, #168]	; 0xa8
            SX1272.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 800296c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800296e:	4618      	mov	r0, r3
 8002970:	f7fd fd84 	bl	800047c <__aeabi_i2d>
 8002974:	4604      	mov	r4, r0
 8002976:	460d      	mov	r5, r1
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7fd fd6f 	bl	800045c <__aeabi_ui2d>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	f04f 0000 	mov.w	r0, #0
 8002986:	497b      	ldr	r1, [pc, #492]	; (8002b74 <SX1272SetRxConfig+0x284>)
 8002988:	f7fd ff0c 	bl	80007a4 <__aeabi_ddiv>
 800298c:	4602      	mov	r2, r0
 800298e:	460b      	mov	r3, r1
 8002990:	4610      	mov	r0, r2
 8002992:	4619      	mov	r1, r3
 8002994:	f04f 0200 	mov.w	r2, #0
 8002998:	4b77      	ldr	r3, [pc, #476]	; (8002b78 <SX1272SetRxConfig+0x288>)
 800299a:	f7fd fdd9 	bl	8000550 <__aeabi_dmul>
 800299e:	4602      	mov	r2, r0
 80029a0:	460b      	mov	r3, r1
 80029a2:	4620      	mov	r0, r4
 80029a4:	4629      	mov	r1, r5
 80029a6:	f7fd fdd3 	bl	8000550 <__aeabi_dmul>
 80029aa:	4603      	mov	r3, r0
 80029ac:	460c      	mov	r4, r1
 80029ae:	4618      	mov	r0, r3
 80029b0:	4621      	mov	r1, r4
 80029b2:	f04f 0200 	mov.w	r2, #0
 80029b6:	4b71      	ldr	r3, [pc, #452]	; (8002b7c <SX1272SetRxConfig+0x28c>)
 80029b8:	f7fd fdca 	bl	8000550 <__aeabi_dmul>
 80029bc:	4603      	mov	r3, r0
 80029be:	460c      	mov	r4, r1
 80029c0:	4618      	mov	r0, r3
 80029c2:	4621      	mov	r1, r4
 80029c4:	f7fe f886 	bl	8000ad4 <__aeabi_d2uiz>
 80029c8:	4602      	mov	r2, r0
 80029ca:	4b69      	ldr	r3, [pc, #420]	; (8002b70 <SX1272SetRxConfig+0x280>)
 80029cc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7fd fd43 	bl	800045c <__aeabi_ui2d>
 80029d6:	4603      	mov	r3, r0
 80029d8:	460c      	mov	r4, r1
 80029da:	461a      	mov	r2, r3
 80029dc:	4623      	mov	r3, r4
 80029de:	a162      	add	r1, pc, #392	; (adr r1, 8002b68 <SX1272SetRxConfig+0x278>)
 80029e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80029e4:	f7fd fede 	bl	80007a4 <__aeabi_ddiv>
 80029e8:	4603      	mov	r3, r0
 80029ea:	460c      	mov	r4, r1
 80029ec:	4618      	mov	r0, r3
 80029ee:	4621      	mov	r1, r4
 80029f0:	f7fe f870 	bl	8000ad4 <__aeabi_d2uiz>
 80029f4:	4603      	mov	r3, r0
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	607b      	str	r3, [r7, #4]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	0a1b      	lsrs	r3, r3, #8
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	4619      	mov	r1, r3
 8002a02:	2002      	movs	r0, #2
 8002a04:	f001 f832 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	2003      	movs	r0, #3
 8002a10:	f001 f82c 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8002a14:	68b8      	ldr	r0, [r7, #8]
 8002a16:	f7ff ff3d 	bl	8002894 <GetFskBandwidthRegValue>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	2012      	movs	r0, #18
 8002a20:	f001 f824 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8002a24:	6a38      	ldr	r0, [r7, #32]
 8002a26:	f7ff ff35 	bl	8002894 <GetFskBandwidthRegValue>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	2013      	movs	r0, #19
 8002a30:	f001 f81c 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8002a34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a36:	0a1b      	lsrs	r3, r3, #8
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	2025      	movs	r0, #37	; 0x25
 8002a40:	f001 f814 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8002a44:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	4619      	mov	r1, r3
 8002a4a:	2026      	movs	r0, #38	; 0x26
 8002a4c:	f001 f80e 	bl	8003a6c <SX1272Write>
            if( fixLen == 1 )
 8002a50:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d006      	beq.n	8002a66 <SX1272SetRxConfig+0x176>
                SX1272Write( REG_PAYLOADLENGTH, payloadLen );
 8002a58:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	2032      	movs	r0, #50	; 0x32
 8002a60:	f001 f804 	bl	8003a6c <SX1272Write>
 8002a64:	e003      	b.n	8002a6e <SX1272SetRxConfig+0x17e>
                SX1272Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8002a66:	21ff      	movs	r1, #255	; 0xff
 8002a68:	2032      	movs	r0, #50	; 0x32
 8002a6a:	f000 ffff 	bl	8003a6c <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 8002a6e:	2030      	movs	r0, #48	; 0x30
 8002a70:	f001 f80e 	bl	8003a90 <SX1272Read>
 8002a74:	4603      	mov	r3, r0
 8002a76:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8002a78:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8002a7c:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8002a7e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002a82:	2a00      	cmp	r2, #0
 8002a84:	d001      	beq.n	8002a8a <SX1272SetRxConfig+0x19a>
 8002a86:	2200      	movs	r2, #0
 8002a88:	e001      	b.n	8002a8e <SX1272SetRxConfig+0x19e>
 8002a8a:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8002a92:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002a96:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8002a98:	b25b      	sxtb	r3, r3
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	2030      	movs	r0, #48	; 0x30
 8002aa4:	f000 ffe2 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002aa8:	2031      	movs	r0, #49	; 0x31
 8002aaa:	f000 fff1 	bl	8003a90 <SX1272Read>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	2031      	movs	r0, #49	; 0x31
 8002aba:	f000 ffd7 	bl	8003a6c <SX1272Write>
        break;
 8002abe:	e100      	b.n	8002cc2 <SX1272SetRxConfig+0x3d2>
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 8002ac0:	4a2b      	ldr	r2, [pc, #172]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
            SX1272.Settings.LoRa.Datarate = datarate;
 8002ac8:	4a29      	ldr	r2, [pc, #164]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
            SX1272.Settings.LoRa.Coderate = coderate;
 8002ad0:	4a27      	ldr	r2, [pc, #156]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002ad2:	7bbb      	ldrb	r3, [r7, #14]
 8002ad4:	f882 30d5 	strb.w	r3, [r2, #213]	; 0xd5
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 8002ad8:	4a25      	ldr	r2, [pc, #148]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002ada:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002adc:	f8a2 30d6 	strh.w	r3, [r2, #214]	; 0xd6
            SX1272.Settings.LoRa.FixLen = fixLen;
 8002ae0:	4a23      	ldr	r2, [pc, #140]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002ae2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002ae6:	f882 30d8 	strb.w	r3, [r2, #216]	; 0xd8
            SX1272.Settings.LoRa.PayloadLen = payloadLen;
 8002aea:	4a21      	ldr	r2, [pc, #132]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002aec:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002af0:	f882 30d9 	strb.w	r3, [r2, #217]	; 0xd9
            SX1272.Settings.LoRa.CrcOn = crcOn;
 8002af4:	4a1e      	ldr	r2, [pc, #120]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002af6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002afa:	f882 30da 	strb.w	r3, [r2, #218]	; 0xda
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 8002afe:	4a1c      	ldr	r2, [pc, #112]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002b00:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002b04:	f882 30db 	strb.w	r3, [r2, #219]	; 0xdb
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 8002b08:	4a19      	ldr	r2, [pc, #100]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002b0a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002b0e:	f882 30dc 	strb.w	r3, [r2, #220]	; 0xdc
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 8002b12:	4a17      	ldr	r2, [pc, #92]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002b14:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8002b18:	f882 30dd 	strb.w	r3, [r2, #221]	; 0xdd
            SX1272.Settings.LoRa.RxContinuous = rxContinuous;
 8002b1c:	4a14      	ldr	r2, [pc, #80]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002b1e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8002b22:	f882 30de 	strb.w	r3, [r2, #222]	; 0xde
            if( datarate > 12 )
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b0c      	cmp	r3, #12
 8002b2a:	d902      	bls.n	8002b32 <SX1272SetRxConfig+0x242>
                datarate = 12;
 8002b2c:	230c      	movs	r3, #12
 8002b2e:	607b      	str	r3, [r7, #4]
 8002b30:	e004      	b.n	8002b3c <SX1272SetRxConfig+0x24c>
            else if( datarate < 6 )
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2b05      	cmp	r3, #5
 8002b36:	d801      	bhi.n	8002b3c <SX1272SetRxConfig+0x24c>
                datarate = 6;
 8002b38:	2306      	movs	r3, #6
 8002b3a:	607b      	str	r3, [r7, #4]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d105      	bne.n	8002b4e <SX1272SetRxConfig+0x25e>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b0b      	cmp	r3, #11
 8002b46:	d008      	beq.n	8002b5a <SX1272SetRxConfig+0x26a>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b0c      	cmp	r3, #12
 8002b4c:	d005      	beq.n	8002b5a <SX1272SetRxConfig+0x26a>
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d115      	bne.n	8002b80 <SX1272SetRxConfig+0x290>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2b0c      	cmp	r3, #12
 8002b58:	d112      	bne.n	8002b80 <SX1272SetRxConfig+0x290>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8002b5a:	4b05      	ldr	r3, [pc, #20]	; (8002b70 <SX1272SetRxConfig+0x280>)
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 8002b62:	e011      	b.n	8002b88 <SX1272SetRxConfig+0x298>
 8002b64:	f3af 8000 	nop.w
 8002b68:	00000000 	.word	0x00000000
 8002b6c:	417e8480 	.word	0x417e8480
 8002b70:	20000170 	.word	0x20000170
 8002b74:	3ff00000 	.word	0x3ff00000
 8002b78:	40200000 	.word	0x40200000
 8002b7c:	408f4000 	.word	0x408f4000
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 8002b80:	4b52      	ldr	r3, [pc, #328]	; (8002ccc <SX1272SetRxConfig+0x3dc>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8002b88:	201d      	movs	r0, #29
 8002b8a:	f000 ff81 	bl	8003a90 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	019b      	lsls	r3, r3, #6
 8002b94:	b2da      	uxtb	r2, r3
 8002b96:	7bbb      	ldrb	r3, [r7, #14]
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002ba0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002bac:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 8002bb8:	4a44      	ldr	r2, [pc, #272]	; (8002ccc <SX1272SetRxConfig+0x3dc>)
 8002bba:	f892 20d4 	ldrb.w	r2, [r2, #212]	; 0xd4
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	201d      	movs	r0, #29
 8002bc6:	f000 ff51 	bl	8003a6c <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 8002bca:	201e      	movs	r0, #30
 8002bcc:	f000 ff60 	bl	8003a90 <SX1272Read>
 8002bd0:	4603      	mov	r3, r0
                           RFLR_MODEMCONFIG2_SF_MASK &
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) |
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 8002be0:	4313      	orrs	r3, r2
 8002be2:	b2da      	uxtb	r2, r3
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8002be4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002be6:	0a1b      	lsrs	r3, r3, #8
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	f003 0303 	and.w	r3, r3, #3
 8002bf0:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	201e      	movs	r0, #30
 8002bfa:	f000 ff37 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8002bfe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	4619      	mov	r1, r3
 8002c04:	201f      	movs	r0, #31
 8002c06:	f000 ff31 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8002c0a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002c0c:	0a1b      	lsrs	r3, r3, #8
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	4619      	mov	r1, r3
 8002c14:	2020      	movs	r0, #32
 8002c16:	f000 ff29 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8002c1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	4619      	mov	r1, r3
 8002c20:	2021      	movs	r0, #33	; 0x21
 8002c22:	f000 ff23 	bl	8003a6c <SX1272Write>
            if( fixLen == 1 )
 8002c26:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d005      	beq.n	8002c3a <SX1272SetRxConfig+0x34a>
                SX1272Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8002c2e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002c32:	4619      	mov	r1, r3
 8002c34:	2022      	movs	r0, #34	; 0x22
 8002c36:	f000 ff19 	bl	8003a6c <SX1272Write>
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002c3a:	4b24      	ldr	r3, [pc, #144]	; (8002ccc <SX1272SetRxConfig+0x3dc>)
 8002c3c:	f893 30db 	ldrb.w	r3, [r3, #219]	; 0xdb
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d011      	beq.n	8002c68 <SX1272SetRxConfig+0x378>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8002c44:	204b      	movs	r0, #75	; 0x4b
 8002c46:	f000 ff23 	bl	8003a90 <SX1272Read>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	4619      	mov	r1, r3
 8002c54:	204b      	movs	r0, #75	; 0x4b
 8002c56:	f000 ff09 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8002c5a:	4b1c      	ldr	r3, [pc, #112]	; (8002ccc <SX1272SetRxConfig+0x3dc>)
 8002c5c:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8002c60:	4619      	mov	r1, r3
 8002c62:	2024      	movs	r0, #36	; 0x24
 8002c64:	f000 ff02 	bl	8003a6c <SX1272Write>
            if( datarate == 6 )
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2b06      	cmp	r3, #6
 8002c6c:	d114      	bne.n	8002c98 <SX1272SetRxConfig+0x3a8>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002c6e:	2031      	movs	r0, #49	; 0x31
 8002c70:	f000 ff0e 	bl	8003a90 <SX1272Read>
 8002c74:	4603      	mov	r3, r0
 8002c76:	b25b      	sxtb	r3, r3
 8002c78:	f023 0307 	bic.w	r3, r3, #7
 8002c7c:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002c7e:	f043 0305 	orr.w	r3, r3, #5
 8002c82:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	4619      	mov	r1, r3
 8002c88:	2031      	movs	r0, #49	; 0x31
 8002c8a:	f000 feef 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002c8e:	210c      	movs	r1, #12
 8002c90:	2037      	movs	r0, #55	; 0x37
 8002c92:	f000 feeb 	bl	8003a6c <SX1272Write>
        break;
 8002c96:	e013      	b.n	8002cc0 <SX1272SetRxConfig+0x3d0>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002c98:	2031      	movs	r0, #49	; 0x31
 8002c9a:	f000 fef9 	bl	8003a90 <SX1272Read>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	b25b      	sxtb	r3, r3
 8002ca2:	f023 0307 	bic.w	r3, r3, #7
 8002ca6:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002ca8:	f043 0303 	orr.w	r3, r3, #3
 8002cac:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	2031      	movs	r0, #49	; 0x31
 8002cb4:	f000 feda 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002cb8:	210a      	movs	r1, #10
 8002cba:	2037      	movs	r0, #55	; 0x37
 8002cbc:	f000 fed6 	bl	8003a6c <SX1272Write>
        break;
 8002cc0:	bf00      	nop
}
 8002cc2:	bf00      	nop
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bdb0      	pop	{r4, r5, r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20000170 	.word	0x20000170

08002cd0 <SX1272SetTxConfig>:
void SX1272SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8002cd0:	b590      	push	{r4, r7, lr}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60ba      	str	r2, [r7, #8]
 8002cd8:	607b      	str	r3, [r7, #4]
 8002cda:	4603      	mov	r3, r0
 8002cdc:	73fb      	strb	r3, [r7, #15]
 8002cde:	460b      	mov	r3, r1
 8002ce0:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 8002ce2:	7bfb      	ldrb	r3, [r7, #15]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f000 fe69 	bl	80039bc <SX1272SetModem>

    SX1272SetRfTxPower( power );
 8002cea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f001 fdc2 	bl	8004878 <SX1272SetRfTxPower>

    switch( modem )
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <SX1272SetTxConfig+0x32>
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	f000 809f 	beq.w	8002e3e <SX1272SetTxConfig+0x16e>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8002d00:	e177      	b.n	8002ff2 <SX1272SetTxConfig+0x322>
            SX1272.Settings.Fsk.Power = power;
 8002d02:	4ac3      	ldr	r2, [pc, #780]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002d04:	7bbb      	ldrb	r3, [r7, #14]
 8002d06:	f882 3094 	strb.w	r3, [r2, #148]	; 0x94
            SX1272.Settings.Fsk.Fdev = fdev;
 8002d0a:	4ac1      	ldr	r2, [pc, #772]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 8002d12:	4abf      	ldr	r2, [pc, #764]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
            SX1272.Settings.Fsk.Datarate = datarate;
 8002d1a:	4abd      	ldr	r2, [pc, #756]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002d1c:	6a3b      	ldr	r3, [r7, #32]
 8002d1e:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 8002d22:	4abb      	ldr	r2, [pc, #748]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002d24:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002d26:	f8a2 30a8 	strh.w	r3, [r2, #168]	; 0xa8
            SX1272.Settings.Fsk.FixLen = fixLen;
 8002d2a:	4ab9      	ldr	r2, [pc, #740]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002d2c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002d30:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
            SX1272.Settings.Fsk.CrcOn = crcOn;
 8002d34:	4ab6      	ldr	r2, [pc, #728]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002d36:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002d3a:	f882 30ac 	strb.w	r3, [r2, #172]	; 0xac
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 8002d3e:	4ab4      	ldr	r2, [pc, #720]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002d40:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002d44:	f882 30ad 	strb.w	r3, [r2, #173]	; 0xad
            SX1272.Settings.Fsk.TxTimeout = timeout;
 8002d48:	4ab1      	ldr	r2, [pc, #708]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002d4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d4c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 8002d50:	68b8      	ldr	r0, [r7, #8]
 8002d52:	f7fd fb83 	bl	800045c <__aeabi_ui2d>
 8002d56:	a3aa      	add	r3, pc, #680	; (adr r3, 8003000 <SX1272SetTxConfig+0x330>)
 8002d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d5c:	f7fd fd22 	bl	80007a4 <__aeabi_ddiv>
 8002d60:	4603      	mov	r3, r0
 8002d62:	460c      	mov	r4, r1
 8002d64:	4618      	mov	r0, r3
 8002d66:	4621      	mov	r1, r4
 8002d68:	f7fd feb4 	bl	8000ad4 <__aeabi_d2uiz>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	60bb      	str	r3, [r7, #8]
            SX1272Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	0a1b      	lsrs	r3, r3, #8
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	4619      	mov	r1, r3
 8002d7a:	2004      	movs	r0, #4
 8002d7c:	f000 fe76 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	4619      	mov	r1, r3
 8002d86:	2005      	movs	r0, #5
 8002d88:	f000 fe70 	bl	8003a6c <SX1272Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8002d8c:	6a38      	ldr	r0, [r7, #32]
 8002d8e:	f7fd fb65 	bl	800045c <__aeabi_ui2d>
 8002d92:	4603      	mov	r3, r0
 8002d94:	460c      	mov	r4, r1
 8002d96:	461a      	mov	r2, r3
 8002d98:	4623      	mov	r3, r4
 8002d9a:	a19b      	add	r1, pc, #620	; (adr r1, 8003008 <SX1272SetTxConfig+0x338>)
 8002d9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002da0:	f7fd fd00 	bl	80007a4 <__aeabi_ddiv>
 8002da4:	4603      	mov	r3, r0
 8002da6:	460c      	mov	r4, r1
 8002da8:	4618      	mov	r0, r3
 8002daa:	4621      	mov	r1, r4
 8002dac:	f7fd fe92 	bl	8000ad4 <__aeabi_d2uiz>
 8002db0:	4603      	mov	r3, r0
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	623b      	str	r3, [r7, #32]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8002db6:	6a3b      	ldr	r3, [r7, #32]
 8002db8:	0a1b      	lsrs	r3, r3, #8
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	2002      	movs	r0, #2
 8002dc0:	f000 fe54 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002dc4:	6a3b      	ldr	r3, [r7, #32]
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	4619      	mov	r1, r3
 8002dca:	2003      	movs	r0, #3
 8002dcc:	f000 fe4e 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002dd0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002dd2:	0a1b      	lsrs	r3, r3, #8
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	4619      	mov	r1, r3
 8002dda:	2025      	movs	r0, #37	; 0x25
 8002ddc:	f000 fe46 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8002de0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	4619      	mov	r1, r3
 8002de6:	2026      	movs	r0, #38	; 0x26
 8002de8:	f000 fe40 	bl	8003a6c <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 8002dec:	2030      	movs	r0, #48	; 0x30
 8002dee:	f000 fe4f 	bl	8003a90 <SX1272Read>
 8002df2:	4603      	mov	r3, r0
 8002df4:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8002df6:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8002dfa:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8002dfc:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002e00:	2a00      	cmp	r2, #0
 8002e02:	d001      	beq.n	8002e08 <SX1272SetTxConfig+0x138>
 8002e04:	2200      	movs	r2, #0
 8002e06:	e001      	b.n	8002e0c <SX1272SetTxConfig+0x13c>
 8002e08:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8002e10:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002e14:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8002e16:	b25b      	sxtb	r3, r3
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	4619      	mov	r1, r3
 8002e20:	2030      	movs	r0, #48	; 0x30
 8002e22:	f000 fe23 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002e26:	2031      	movs	r0, #49	; 0x31
 8002e28:	f000 fe32 	bl	8003a90 <SX1272Read>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	4619      	mov	r1, r3
 8002e36:	2031      	movs	r0, #49	; 0x31
 8002e38:	f000 fe18 	bl	8003a6c <SX1272Write>
        break;
 8002e3c:	e0d9      	b.n	8002ff2 <SX1272SetTxConfig+0x322>
            SX1272.Settings.LoRa.Power = power;
 8002e3e:	4a74      	ldr	r2, [pc, #464]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e40:	7bbb      	ldrb	r3, [r7, #14]
 8002e42:	f882 30c8 	strb.w	r3, [r2, #200]	; 0xc8
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 8002e46:	4a72      	ldr	r2, [pc, #456]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
            SX1272.Settings.LoRa.Datarate = datarate;
 8002e4e:	4a70      	ldr	r2, [pc, #448]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e50:	6a3b      	ldr	r3, [r7, #32]
 8002e52:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
            SX1272.Settings.LoRa.Coderate = coderate;
 8002e56:	4a6e      	ldr	r2, [pc, #440]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e58:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e5c:	f882 30d5 	strb.w	r3, [r2, #213]	; 0xd5
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 8002e60:	4a6b      	ldr	r2, [pc, #428]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002e64:	f8a2 30d6 	strh.w	r3, [r2, #214]	; 0xd6
            SX1272.Settings.LoRa.FixLen = fixLen;
 8002e68:	4a69      	ldr	r2, [pc, #420]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e6a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002e6e:	f882 30d8 	strb.w	r3, [r2, #216]	; 0xd8
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 8002e72:	4a67      	ldr	r2, [pc, #412]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e74:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002e78:	f882 30db 	strb.w	r3, [r2, #219]	; 0xdb
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 8002e7c:	4a64      	ldr	r2, [pc, #400]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e7e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002e82:	f882 30dc 	strb.w	r3, [r2, #220]	; 0xdc
            SX1272.Settings.LoRa.CrcOn = crcOn;
 8002e86:	4a62      	ldr	r2, [pc, #392]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e88:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002e8c:	f882 30da 	strb.w	r3, [r2, #218]	; 0xda
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 8002e90:	4a5f      	ldr	r2, [pc, #380]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e92:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002e96:	f882 30dd 	strb.w	r3, [r2, #221]	; 0xdd
            SX1272.Settings.LoRa.TxTimeout = timeout;
 8002e9a:	4a5d      	ldr	r2, [pc, #372]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002e9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
            if( datarate > 12 )
 8002ea2:	6a3b      	ldr	r3, [r7, #32]
 8002ea4:	2b0c      	cmp	r3, #12
 8002ea6:	d902      	bls.n	8002eae <SX1272SetTxConfig+0x1de>
                datarate = 12;
 8002ea8:	230c      	movs	r3, #12
 8002eaa:	623b      	str	r3, [r7, #32]
 8002eac:	e004      	b.n	8002eb8 <SX1272SetTxConfig+0x1e8>
            else if( datarate < 6 )
 8002eae:	6a3b      	ldr	r3, [r7, #32]
 8002eb0:	2b05      	cmp	r3, #5
 8002eb2:	d801      	bhi.n	8002eb8 <SX1272SetTxConfig+0x1e8>
                datarate = 6;
 8002eb4:	2306      	movs	r3, #6
 8002eb6:	623b      	str	r3, [r7, #32]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d105      	bne.n	8002eca <SX1272SetTxConfig+0x1fa>
 8002ebe:	6a3b      	ldr	r3, [r7, #32]
 8002ec0:	2b0b      	cmp	r3, #11
 8002ec2:	d008      	beq.n	8002ed6 <SX1272SetTxConfig+0x206>
 8002ec4:	6a3b      	ldr	r3, [r7, #32]
 8002ec6:	2b0c      	cmp	r3, #12
 8002ec8:	d005      	beq.n	8002ed6 <SX1272SetTxConfig+0x206>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d107      	bne.n	8002ee0 <SX1272SetTxConfig+0x210>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8002ed0:	6a3b      	ldr	r3, [r7, #32]
 8002ed2:	2b0c      	cmp	r3, #12
 8002ed4:	d104      	bne.n	8002ee0 <SX1272SetTxConfig+0x210>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8002ed6:	4b4e      	ldr	r3, [pc, #312]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 8002ede:	e003      	b.n	8002ee8 <SX1272SetTxConfig+0x218>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 8002ee0:	4b4b      	ldr	r3, [pc, #300]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002ee8:	4b49      	ldr	r3, [pc, #292]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002eea:	f893 30db 	ldrb.w	r3, [r3, #219]	; 0xdb
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d011      	beq.n	8002f16 <SX1272SetTxConfig+0x246>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8002ef2:	204b      	movs	r0, #75	; 0x4b
 8002ef4:	f000 fdcc 	bl	8003a90 <SX1272Read>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	4619      	mov	r1, r3
 8002f02:	204b      	movs	r0, #75	; 0x4b
 8002f04:	f000 fdb2 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8002f08:	4b41      	ldr	r3, [pc, #260]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002f0a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8002f0e:	4619      	mov	r1, r3
 8002f10:	2024      	movs	r0, #36	; 0x24
 8002f12:	f000 fdab 	bl	8003a6c <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8002f16:	201d      	movs	r0, #29
 8002f18:	f000 fdba 	bl	8003a90 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	019b      	lsls	r3, r3, #6
 8002f22:	b2da      	uxtb	r2, r3
 8002f24:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002f30:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002f3c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	4313      	orrs	r3, r2
 8002f46:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 8002f48:	4a31      	ldr	r2, [pc, #196]	; (8003010 <SX1272SetTxConfig+0x340>)
 8002f4a:	f892 20d4 	ldrb.w	r2, [r2, #212]	; 0xd4
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 8002f52:	4619      	mov	r1, r3
 8002f54:	201d      	movs	r0, #29
 8002f56:	f000 fd89 	bl	8003a6c <SX1272Write>
                        ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 8002f5a:	201e      	movs	r0, #30
 8002f5c:	f000 fd98 	bl	8003a90 <SX1272Read>
 8002f60:	4603      	mov	r3, r0
 8002f62:	f003 030f 	and.w	r3, r3, #15
 8002f66:	b2da      	uxtb	r2, r3
                          ( datarate << 4 ) );
 8002f68:	6a3b      	ldr	r3, [r7, #32]
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	011b      	lsls	r3, r3, #4
 8002f6e:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 8002f70:	4313      	orrs	r3, r2
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	4619      	mov	r1, r3
 8002f76:	201e      	movs	r0, #30
 8002f78:	f000 fd78 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002f7c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002f7e:	0a1b      	lsrs	r3, r3, #8
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	4619      	mov	r1, r3
 8002f86:	2020      	movs	r0, #32
 8002f88:	f000 fd70 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8002f8c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	4619      	mov	r1, r3
 8002f92:	2021      	movs	r0, #33	; 0x21
 8002f94:	f000 fd6a 	bl	8003a6c <SX1272Write>
            if( datarate == 6 )
 8002f98:	6a3b      	ldr	r3, [r7, #32]
 8002f9a:	2b06      	cmp	r3, #6
 8002f9c:	d114      	bne.n	8002fc8 <SX1272SetTxConfig+0x2f8>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002f9e:	2031      	movs	r0, #49	; 0x31
 8002fa0:	f000 fd76 	bl	8003a90 <SX1272Read>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	b25b      	sxtb	r3, r3
 8002fa8:	f023 0307 	bic.w	r3, r3, #7
 8002fac:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002fae:	f043 0305 	orr.w	r3, r3, #5
 8002fb2:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	2031      	movs	r0, #49	; 0x31
 8002fba:	f000 fd57 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002fbe:	210c      	movs	r1, #12
 8002fc0:	2037      	movs	r0, #55	; 0x37
 8002fc2:	f000 fd53 	bl	8003a6c <SX1272Write>
        break;
 8002fc6:	e013      	b.n	8002ff0 <SX1272SetTxConfig+0x320>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002fc8:	2031      	movs	r0, #49	; 0x31
 8002fca:	f000 fd61 	bl	8003a90 <SX1272Read>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	b25b      	sxtb	r3, r3
 8002fd2:	f023 0307 	bic.w	r3, r3, #7
 8002fd6:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002fd8:	f043 0303 	orr.w	r3, r3, #3
 8002fdc:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	2031      	movs	r0, #49	; 0x31
 8002fe4:	f000 fd42 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002fe8:	210a      	movs	r1, #10
 8002fea:	2037      	movs	r0, #55	; 0x37
 8002fec:	f000 fd3e 	bl	8003a6c <SX1272Write>
        break;
 8002ff0:	bf00      	nop
}
 8002ff2:	bf00      	nop
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd90      	pop	{r4, r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	f3af 8000 	nop.w
 8003000:	00000000 	.word	0x00000000
 8003004:	404e8480 	.word	0x404e8480
 8003008:	00000000 	.word	0x00000000
 800300c:	417e8480 	.word	0x417e8480
 8003010:	20000170 	.word	0x20000170
 8003014:	00000000 	.word	0x00000000

08003018 <SX1272GetTimeOnAir>:

uint32_t SX1272GetTimeOnAir( RadioModems_t modem, uint8_t pktLen )
{
 8003018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800301a:	b095      	sub	sp, #84	; 0x54
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	460a      	mov	r2, r1
 8003022:	71fb      	strb	r3, [r7, #7]
 8003024:	4613      	mov	r3, r2
 8003026:	71bb      	strb	r3, [r7, #6]
    uint32_t airTime = 0;
 8003028:	2300      	movs	r3, #0
 800302a:	64fb      	str	r3, [r7, #76]	; 0x4c

    switch( modem )
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d003      	beq.n	800303a <SX1272GetTimeOnAir+0x22>
 8003032:	2b01      	cmp	r3, #1
 8003034:	f000 8094 	beq.w	8003160 <SX1272GetTimeOnAir+0x148>
 8003038:	e1a4      	b.n	8003384 <SX1272GetTimeOnAir+0x36c>
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800303a:	4baf      	ldr	r3, [pc, #700]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 800303c:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8003040:	461c      	mov	r4, r3
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8003042:	2027      	movs	r0, #39	; 0x27
 8003044:	f000 fd24 	bl	8003a90 <SX1272Read>
 8003048:	4603      	mov	r3, r0
 800304a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800304e:	3301      	adds	r3, #1
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8003050:	4423      	add	r3, r4
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8003052:	4618      	mov	r0, r3
 8003054:	f7fd fa12 	bl	800047c <__aeabi_i2d>
 8003058:	4604      	mov	r4, r0
 800305a:	460d      	mov	r5, r1
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 800305c:	4ba6      	ldr	r3, [pc, #664]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 800305e:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8003062:	2b00      	cmp	r3, #0
 8003064:	d004      	beq.n	8003070 <SX1272GetTimeOnAir+0x58>
 8003066:	f04f 0000 	mov.w	r0, #0
 800306a:	f04f 0100 	mov.w	r1, #0
 800306e:	e002      	b.n	8003076 <SX1272GetTimeOnAir+0x5e>
 8003070:	f04f 0000 	mov.w	r0, #0
 8003074:	49a1      	ldr	r1, [pc, #644]	; (80032fc <SX1272GetTimeOnAir+0x2e4>)
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8003076:	4622      	mov	r2, r4
 8003078:	462b      	mov	r3, r5
 800307a:	f7fd f8b3 	bl	80001e4 <__adddf3>
 800307e:	4603      	mov	r3, r0
 8003080:	460c      	mov	r4, r1
 8003082:	4625      	mov	r5, r4
 8003084:	461c      	mov	r4, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8003086:	2030      	movs	r0, #48	; 0x30
 8003088:	f000 fd02 	bl	8003a90 <SX1272Read>
 800308c:	4603      	mov	r3, r0
 800308e:	f023 03f9 	bic.w	r3, r3, #249	; 0xf9
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <SX1272GetTimeOnAir+0x86>
 8003096:	f04f 0000 	mov.w	r0, #0
 800309a:	4998      	ldr	r1, [pc, #608]	; (80032fc <SX1272GetTimeOnAir+0x2e4>)
 800309c:	e003      	b.n	80030a6 <SX1272GetTimeOnAir+0x8e>
 800309e:	f04f 0000 	mov.w	r0, #0
 80030a2:	f04f 0100 	mov.w	r1, #0
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80030a6:	4622      	mov	r2, r4
 80030a8:	462b      	mov	r3, r5
 80030aa:	f7fd f89b 	bl	80001e4 <__adddf3>
 80030ae:	4603      	mov	r3, r0
 80030b0:	460c      	mov	r4, r1
 80030b2:	4625      	mov	r5, r4
 80030b4:	461c      	mov	r4, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80030b6:	79bb      	ldrb	r3, [r7, #6]
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7fd f9df 	bl	800047c <__aeabi_i2d>
 80030be:	4602      	mov	r2, r0
 80030c0:	460b      	mov	r3, r1
 80030c2:	4620      	mov	r0, r4
 80030c4:	4629      	mov	r1, r5
 80030c6:	f7fd f88d 	bl	80001e4 <__adddf3>
 80030ca:	4603      	mov	r3, r0
 80030cc:	460c      	mov	r4, r1
 80030ce:	4625      	mov	r5, r4
 80030d0:	461c      	mov	r4, r3
                                     pktLen +
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 80030d2:	4b89      	ldr	r3, [pc, #548]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 80030d4:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d004      	beq.n	80030e6 <SX1272GetTimeOnAir+0xce>
 80030dc:	f04f 0000 	mov.w	r0, #0
 80030e0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80030e4:	e003      	b.n	80030ee <SX1272GetTimeOnAir+0xd6>
 80030e6:	f04f 0000 	mov.w	r0, #0
 80030ea:	f04f 0100 	mov.w	r1, #0
                                     pktLen +
 80030ee:	4622      	mov	r2, r4
 80030f0:	462b      	mov	r3, r5
 80030f2:	f7fd f877 	bl	80001e4 <__adddf3>
 80030f6:	4603      	mov	r3, r0
 80030f8:	460c      	mov	r4, r1
 80030fa:	4618      	mov	r0, r3
 80030fc:	4621      	mov	r1, r4
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 80030fe:	f04f 0200 	mov.w	r2, #0
 8003102:	4b7f      	ldr	r3, [pc, #508]	; (8003300 <SX1272GetTimeOnAir+0x2e8>)
 8003104:	f7fd fa24 	bl	8000550 <__aeabi_dmul>
 8003108:	4603      	mov	r3, r0
 800310a:	460c      	mov	r4, r1
 800310c:	4625      	mov	r5, r4
 800310e:	461c      	mov	r4, r3
                                     SX1272.Settings.Fsk.Datarate ) * 1000 );
 8003110:	4b79      	ldr	r3, [pc, #484]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 8003112:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8003116:	4618      	mov	r0, r3
 8003118:	f7fd f9a0 	bl	800045c <__aeabi_ui2d>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	4620      	mov	r0, r4
 8003122:	4629      	mov	r1, r5
 8003124:	f7fd fb3e 	bl	80007a4 <__aeabi_ddiv>
 8003128:	4603      	mov	r3, r0
 800312a:	460c      	mov	r4, r1
 800312c:	4618      	mov	r0, r3
 800312e:	4621      	mov	r1, r4
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8003130:	f04f 0200 	mov.w	r2, #0
 8003134:	4b73      	ldr	r3, [pc, #460]	; (8003304 <SX1272GetTimeOnAir+0x2ec>)
 8003136:	f7fd fa0b 	bl	8000550 <__aeabi_dmul>
 800313a:	4603      	mov	r3, r0
 800313c:	460c      	mov	r4, r1
 800313e:	ec44 3b17 	vmov	d7, r3, r4
 8003142:	eeb0 0a47 	vmov.f32	s0, s14
 8003146:	eef0 0a67 	vmov.f32	s1, s15
 800314a:	f002 f971 	bl	8005430 <round>
 800314e:	ec54 3b10 	vmov	r3, r4, d0
 8003152:	4618      	mov	r0, r3
 8003154:	4621      	mov	r1, r4
 8003156:	f7fd fcbd 	bl	8000ad4 <__aeabi_d2uiz>
 800315a:	4603      	mov	r3, r0
 800315c:	64fb      	str	r3, [r7, #76]	; 0x4c
        }
        break;
 800315e:	e111      	b.n	8003384 <SX1272GetTimeOnAir+0x36c>
    case MODEM_LORA:
        {
            double bw = 0.0;
 8003160:	f04f 0300 	mov.w	r3, #0
 8003164:	f04f 0400 	mov.w	r4, #0
 8003168:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
            switch( SX1272.Settings.LoRa.Bandwidth )
 800316c:	4b62      	ldr	r3, [pc, #392]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 800316e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8003172:	2b01      	cmp	r3, #1
 8003174:	d00a      	beq.n	800318c <SX1272GetTimeOnAir+0x174>
 8003176:	2b01      	cmp	r3, #1
 8003178:	d302      	bcc.n	8003180 <SX1272GetTimeOnAir+0x168>
 800317a:	2b02      	cmp	r3, #2
 800317c:	d00c      	beq.n	8003198 <SX1272GetTimeOnAir+0x180>
 800317e:	e011      	b.n	80031a4 <SX1272GetTimeOnAir+0x18c>
            {
            case 0: // 125 kHz
                bw = 125000;
 8003180:	a457      	add	r4, pc, #348	; (adr r4, 80032e0 <SX1272GetTimeOnAir+0x2c8>)
 8003182:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003186:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 800318a:	e00b      	b.n	80031a4 <SX1272GetTimeOnAir+0x18c>
            case 1: // 250 kHz
                bw = 250000;
 800318c:	a456      	add	r4, pc, #344	; (adr r4, 80032e8 <SX1272GetTimeOnAir+0x2d0>)
 800318e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003192:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 8003196:	e005      	b.n	80031a4 <SX1272GetTimeOnAir+0x18c>
            case 2: // 500 kHz
                bw = 500000;
 8003198:	a455      	add	r4, pc, #340	; (adr r4, 80032f0 <SX1272GetTimeOnAir+0x2d8>)
 800319a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800319e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 80031a2:	bf00      	nop
            }

            // Symbol rate : time for one symbol (secs)
            double rs = bw / ( 1 << SX1272.Settings.LoRa.Datarate );
 80031a4:	4b54      	ldr	r3, [pc, #336]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 80031a6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80031aa:	2201      	movs	r2, #1
 80031ac:	fa02 f303 	lsl.w	r3, r2, r3
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7fd f963 	bl	800047c <__aeabi_i2d>
 80031b6:	4603      	mov	r3, r0
 80031b8:	460c      	mov	r4, r1
 80031ba:	461a      	mov	r2, r3
 80031bc:	4623      	mov	r3, r4
 80031be:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80031c2:	f7fd faef 	bl	80007a4 <__aeabi_ddiv>
 80031c6:	4603      	mov	r3, r0
 80031c8:	460c      	mov	r4, r1
 80031ca:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
            double ts = 1 / rs;
 80031ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80031d2:	f04f 0000 	mov.w	r0, #0
 80031d6:	4949      	ldr	r1, [pc, #292]	; (80032fc <SX1272GetTimeOnAir+0x2e4>)
 80031d8:	f7fd fae4 	bl	80007a4 <__aeabi_ddiv>
 80031dc:	4603      	mov	r3, r0
 80031de:	460c      	mov	r4, r1
 80031e0:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
            // time of preamble
            double tPreamble = ( SX1272.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80031e4:	4b44      	ldr	r3, [pc, #272]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 80031e6:	f8b3 30d6 	ldrh.w	r3, [r3, #214]	; 0xd6
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fd f946 	bl	800047c <__aeabi_i2d>
 80031f0:	f04f 0200 	mov.w	r2, #0
 80031f4:	4b44      	ldr	r3, [pc, #272]	; (8003308 <SX1272GetTimeOnAir+0x2f0>)
 80031f6:	f7fc fff5 	bl	80001e4 <__adddf3>
 80031fa:	4603      	mov	r3, r0
 80031fc:	460c      	mov	r4, r1
 80031fe:	461a      	mov	r2, r3
 8003200:	4623      	mov	r3, r4
 8003202:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003206:	f7fd f9a3 	bl	8000550 <__aeabi_dmul>
 800320a:	4603      	mov	r3, r0
 800320c:	460c      	mov	r4, r1
 800320e:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8003212:	79bb      	ldrb	r3, [r7, #6]
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	461a      	mov	r2, r3
 8003218:	4b37      	ldr	r3, [pc, #220]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 800321a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	1ad3      	subs	r3, r2, r3
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 8003222:	4a35      	ldr	r2, [pc, #212]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 8003224:	f892 20da 	ldrb.w	r2, [r2, #218]	; 0xda
 8003228:	0112      	lsls	r2, r2, #4
 800322a:	441a      	add	r2, r3
                                 ( SX1272.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 800322c:	4b32      	ldr	r3, [pc, #200]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 800322e:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <SX1272GetTimeOnAir+0x222>
 8003236:	2314      	movs	r3, #20
 8003238:	e000      	b.n	800323c <SX1272GetTimeOnAir+0x224>
 800323a:	2300      	movs	r3, #0
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	331c      	adds	r3, #28
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8003240:	4618      	mov	r0, r3
 8003242:	f7fd f90b 	bl	800045c <__aeabi_ui2d>
 8003246:	4604      	mov	r4, r0
 8003248:	460d      	mov	r5, r1
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 800324a:	4b2b      	ldr	r3, [pc, #172]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 800324c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8003250:	4b29      	ldr	r3, [pc, #164]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 8003252:	f893 30d4 	ldrb.w	r3, [r3, #212]	; 0xd4
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <SX1272GetTimeOnAir+0x246>
 800325a:	2302      	movs	r3, #2
 800325c:	e000      	b.n	8003260 <SX1272GetTimeOnAir+0x248>
 800325e:	2300      	movs	r3, #0
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4618      	mov	r0, r3
 8003266:	f7fd f8f9 	bl	800045c <__aeabi_ui2d>
 800326a:	4602      	mov	r2, r0
 800326c:	460b      	mov	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 800326e:	4620      	mov	r0, r4
 8003270:	4629      	mov	r1, r5
 8003272:	f7fd fa97 	bl	80007a4 <__aeabi_ddiv>
 8003276:	4603      	mov	r3, r0
 8003278:	460c      	mov	r4, r1
 800327a:	ec44 3b17 	vmov	d7, r3, r4
 800327e:	eeb0 0a47 	vmov.f32	s0, s14
 8003282:	eef0 0a67 	vmov.f32	s1, s15
 8003286:	f001 ffcf 	bl	8005228 <ceil>
 800328a:	ec56 5b10 	vmov	r5, r6, d0
                                 ( SX1272.Settings.LoRa.Coderate + 4 );
 800328e:	4b1a      	ldr	r3, [pc, #104]	; (80032f8 <SX1272GetTimeOnAir+0x2e0>)
 8003290:	f893 30d5 	ldrb.w	r3, [r3, #213]	; 0xd5
 8003294:	3304      	adds	r3, #4
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8003296:	4618      	mov	r0, r3
 8003298:	f7fd f8f0 	bl	800047c <__aeabi_i2d>
 800329c:	4603      	mov	r3, r0
 800329e:	460c      	mov	r4, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 80032a0:	461a      	mov	r2, r3
 80032a2:	4623      	mov	r3, r4
 80032a4:	4628      	mov	r0, r5
 80032a6:	4631      	mov	r1, r6
 80032a8:	f7fd f952 	bl	8000550 <__aeabi_dmul>
 80032ac:	4603      	mov	r3, r0
 80032ae:	460c      	mov	r4, r1
 80032b0:	e9c7 3408 	strd	r3, r4, [r7, #32]
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 80032b4:	f04f 0200 	mov.w	r2, #0
 80032b8:	f04f 0300 	mov.w	r3, #0
 80032bc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80032c0:	f7fd fbd6 	bl	8000a70 <__aeabi_dcmpgt>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d020      	beq.n	800330c <SX1272GetTimeOnAir+0x2f4>
 80032ca:	f04f 0200 	mov.w	r2, #0
 80032ce:	4b0c      	ldr	r3, [pc, #48]	; (8003300 <SX1272GetTimeOnAir+0x2e8>)
 80032d0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80032d4:	f7fc ff86 	bl	80001e4 <__adddf3>
 80032d8:	4603      	mov	r3, r0
 80032da:	460c      	mov	r4, r1
 80032dc:	e019      	b.n	8003312 <SX1272GetTimeOnAir+0x2fa>
 80032de:	bf00      	nop
 80032e0:	00000000 	.word	0x00000000
 80032e4:	40fe8480 	.word	0x40fe8480
 80032e8:	00000000 	.word	0x00000000
 80032ec:	410e8480 	.word	0x410e8480
 80032f0:	00000000 	.word	0x00000000
 80032f4:	411e8480 	.word	0x411e8480
 80032f8:	20000170 	.word	0x20000170
 80032fc:	3ff00000 	.word	0x3ff00000
 8003300:	40200000 	.word	0x40200000
 8003304:	408f4000 	.word	0x408f4000
 8003308:	40110000 	.word	0x40110000
 800330c:	f04f 0300 	mov.w	r3, #0
 8003310:	4c21      	ldr	r4, [pc, #132]	; (8003398 <SX1272GetTimeOnAir+0x380>)
 8003312:	e9c7 3406 	strd	r3, r4, [r7, #24]
            double tPayload = nPayload * ts;
 8003316:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800331a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800331e:	f7fd f917 	bl	8000550 <__aeabi_dmul>
 8003322:	4603      	mov	r3, r0
 8003324:	460c      	mov	r4, r1
 8003326:	e9c7 3404 	strd	r3, r4, [r7, #16]
            // Time on air
            double tOnAir = tPreamble + tPayload;
 800332a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800332e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003332:	f7fc ff57 	bl	80001e4 <__adddf3>
 8003336:	4603      	mov	r3, r0
 8003338:	460c      	mov	r4, r1
 800333a:	e9c7 3402 	strd	r3, r4, [r7, #8]
            // return ms secs
            airTime = floor( tOnAir * 1000 + 0.999 );
 800333e:	f04f 0200 	mov.w	r2, #0
 8003342:	4b16      	ldr	r3, [pc, #88]	; (800339c <SX1272GetTimeOnAir+0x384>)
 8003344:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003348:	f7fd f902 	bl	8000550 <__aeabi_dmul>
 800334c:	4603      	mov	r3, r0
 800334e:	460c      	mov	r4, r1
 8003350:	4618      	mov	r0, r3
 8003352:	4621      	mov	r1, r4
 8003354:	a30e      	add	r3, pc, #56	; (adr r3, 8003390 <SX1272GetTimeOnAir+0x378>)
 8003356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800335a:	f7fc ff43 	bl	80001e4 <__adddf3>
 800335e:	4603      	mov	r3, r0
 8003360:	460c      	mov	r4, r1
 8003362:	ec44 3b17 	vmov	d7, r3, r4
 8003366:	eeb0 0a47 	vmov.f32	s0, s14
 800336a:	eef0 0a67 	vmov.f32	s1, s15
 800336e:	f001 ffdb 	bl	8005328 <floor>
 8003372:	ec54 3b10 	vmov	r3, r4, d0
 8003376:	4618      	mov	r0, r3
 8003378:	4621      	mov	r1, r4
 800337a:	f7fd fbab 	bl	8000ad4 <__aeabi_d2uiz>
 800337e:	4603      	mov	r3, r0
 8003380:	64fb      	str	r3, [r7, #76]	; 0x4c
        }
        break;
 8003382:	bf00      	nop
    }
    return airTime;
 8003384:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8003386:	4618      	mov	r0, r3
 8003388:	3754      	adds	r7, #84	; 0x54
 800338a:	46bd      	mov	sp, r7
 800338c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800338e:	bf00      	nop
 8003390:	d916872b 	.word	0xd916872b
 8003394:	3feff7ce 	.word	0x3feff7ce
 8003398:	40200000 	.word	0x40200000
 800339c:	408f4000 	.word	0x408f4000

080033a0 <SX1272Send>:

void SX1272Send( uint8_t *buffer, uint8_t size )
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	460b      	mov	r3, r1
 80033aa:	70fb      	strb	r3, [r7, #3]
    uint32_t txTimeout = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	60fb      	str	r3, [r7, #12]

    switch( SX1272.Settings.Modem )
 80033b0:	4b54      	ldr	r3, [pc, #336]	; (8003504 <SX1272Send+0x164>)
 80033b2:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d002      	beq.n	80033c0 <SX1272Send+0x20>
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d04a      	beq.n	8003454 <SX1272Send+0xb4>
 80033be:	e09a      	b.n	80034f6 <SX1272Send+0x156>
    {
    case MODEM_FSK:
        {
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 80033c0:	4b50      	ldr	r3, [pc, #320]	; (8003504 <SX1272Send+0x164>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
            SX1272.Settings.FskPacketHandler.Size = size;
 80033c8:	78fb      	ldrb	r3, [r7, #3]
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	4b4d      	ldr	r3, [pc, #308]	; (8003504 <SX1272Send+0x164>)
 80033ce:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2

            if( SX1272.Settings.Fsk.FixLen == false )
 80033d2:	4b4c      	ldr	r3, [pc, #304]	; (8003504 <SX1272Send+0x164>)
 80033d4:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 80033d8:	f083 0301 	eor.w	r3, r3, #1
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d005      	beq.n	80033ee <SX1272Send+0x4e>
            {
                SX1272WriteFifo( ( uint8_t* )&size, 1 );
 80033e2:	1cfb      	adds	r3, r7, #3
 80033e4:	2101      	movs	r1, #1
 80033e6:	4618      	mov	r0, r3
 80033e8:	f000 fbca 	bl	8003b80 <SX1272WriteFifo>
 80033ec:	e004      	b.n	80033f8 <SX1272Send+0x58>
            }
            else
            {
                SX1272Write( REG_PAYLOADLENGTH, size );
 80033ee:	78fb      	ldrb	r3, [r7, #3]
 80033f0:	4619      	mov	r1, r3
 80033f2:	2032      	movs	r0, #50	; 0x32
 80033f4:	f000 fb3a 	bl	8003a6c <SX1272Write>
            }

            if( ( size > 0 ) && ( size <= 64 ) )
 80033f8:	78fb      	ldrb	r3, [r7, #3]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d007      	beq.n	800340e <SX1272Send+0x6e>
 80033fe:	78fb      	ldrb	r3, [r7, #3]
 8003400:	2b40      	cmp	r3, #64	; 0x40
 8003402:	d804      	bhi.n	800340e <SX1272Send+0x6e>
            {
                SX1272.Settings.FskPacketHandler.ChunkSize = size;
 8003404:	78fa      	ldrb	r2, [r7, #3]
 8003406:	4b3f      	ldr	r3, [pc, #252]	; (8003504 <SX1272Send+0x164>)
 8003408:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
 800340c:	e00a      	b.n	8003424 <SX1272Send+0x84>
            }
            else
            {
                memcpy1( RxTxBuffer, buffer, size );
 800340e:	78fb      	ldrb	r3, [r7, #3]
 8003410:	b29b      	uxth	r3, r3
 8003412:	461a      	mov	r2, r3
 8003414:	6879      	ldr	r1, [r7, #4]
 8003416:	483c      	ldr	r0, [pc, #240]	; (8003508 <SX1272Send+0x168>)
 8003418:	f001 f9ac 	bl	8004774 <memcpy1>
                SX1272.Settings.FskPacketHandler.ChunkSize = 32;
 800341c:	4b39      	ldr	r3, [pc, #228]	; (8003504 <SX1272Send+0x164>)
 800341e:	2220      	movs	r2, #32
 8003420:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
            }

            // Write payload buffer
            SX1272WriteFifo( buffer, SX1272.Settings.FskPacketHandler.ChunkSize );
 8003424:	4b37      	ldr	r3, [pc, #220]	; (8003504 <SX1272Send+0x164>)
 8003426:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 800342a:	4619      	mov	r1, r3
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 fba7 	bl	8003b80 <SX1272WriteFifo>
            SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8003432:	4b34      	ldr	r3, [pc, #208]	; (8003504 <SX1272Send+0x164>)
 8003434:	f8b3 20c4 	ldrh.w	r2, [r3, #196]	; 0xc4
 8003438:	4b32      	ldr	r3, [pc, #200]	; (8003504 <SX1272Send+0x164>)
 800343a:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 800343e:	b29b      	uxth	r3, r3
 8003440:	4413      	add	r3, r2
 8003442:	b29a      	uxth	r2, r3
 8003444:	4b2f      	ldr	r3, [pc, #188]	; (8003504 <SX1272Send+0x164>)
 8003446:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
            txTimeout = SX1272.Settings.Fsk.TxTimeout;
 800344a:	4b2e      	ldr	r3, [pc, #184]	; (8003504 <SX1272Send+0x164>)
 800344c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003450:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003452:	e050      	b.n	80034f6 <SX1272Send+0x156>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8003454:	4b2b      	ldr	r3, [pc, #172]	; (8003504 <SX1272Send+0x164>)
 8003456:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00f      	beq.n	800347e <SX1272Send+0xde>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 800345e:	2033      	movs	r0, #51	; 0x33
 8003460:	f000 fb16 	bl	8003a90 <SX1272Read>
 8003464:	4603      	mov	r3, r0
 8003466:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 800346a:	b2db      	uxtb	r3, r3
 800346c:	4619      	mov	r1, r3
 800346e:	2033      	movs	r0, #51	; 0x33
 8003470:	f000 fafc 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8003474:	2119      	movs	r1, #25
 8003476:	203b      	movs	r0, #59	; 0x3b
 8003478:	f000 faf8 	bl	8003a6c <SX1272Write>
 800347c:	e013      	b.n	80034a6 <SX1272Send+0x106>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 800347e:	2033      	movs	r0, #51	; 0x33
 8003480:	f000 fb06 	bl	8003a90 <SX1272Read>
 8003484:	4603      	mov	r3, r0
 8003486:	b25b      	sxtb	r3, r3
 8003488:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 800348c:	b25b      	sxtb	r3, r3
 800348e:	f043 0301 	orr.w	r3, r3, #1
 8003492:	b25b      	sxtb	r3, r3
 8003494:	b2db      	uxtb	r3, r3
 8003496:	4619      	mov	r1, r3
 8003498:	2033      	movs	r0, #51	; 0x33
 800349a:	f000 fae7 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 800349e:	211d      	movs	r1, #29
 80034a0:	203b      	movs	r0, #59	; 0x3b
 80034a2:	f000 fae3 	bl	8003a6c <SX1272Write>
            }

            SX1272.Settings.LoRaPacketHandler.Size = size;
 80034a6:	78fa      	ldrb	r2, [r7, #3]
 80034a8:	4b16      	ldr	r3, [pc, #88]	; (8003504 <SX1272Send+0x164>)
 80034aa:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

            // Initializes the payload size
            SX1272Write( REG_LR_PAYLOADLENGTH, size );
 80034ae:	78fb      	ldrb	r3, [r7, #3]
 80034b0:	4619      	mov	r1, r3
 80034b2:	2022      	movs	r0, #34	; 0x22
 80034b4:	f000 fada 	bl	8003a6c <SX1272Write>

            // Full buffer used for Tx
            SX1272Write( REG_LR_FIFOTXBASEADDR, 0 );
 80034b8:	2100      	movs	r1, #0
 80034ba:	200e      	movs	r0, #14
 80034bc:	f000 fad6 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 80034c0:	2100      	movs	r1, #0
 80034c2:	200d      	movs	r0, #13
 80034c4:	f000 fad2 	bl	8003a6c <SX1272Write>

            // FIFO operations can not take place in Sleep mode
            if( ( SX1272Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 80034c8:	2001      	movs	r0, #1
 80034ca:	f000 fae1 	bl	8003a90 <SX1272Read>
 80034ce:	4603      	mov	r3, r0
 80034d0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d104      	bne.n	80034e2 <SX1272Send+0x142>
            {
                SX1272SetStby( );
 80034d8:	f000 f830 	bl	800353c <SX1272SetStby>
                DelayMs( 1 );
 80034dc:	2001      	movs	r0, #1
 80034de:	f001 f87d 	bl	80045dc <DelayMs>
            }
            // Write payload buffer
            SX1272WriteFifo( buffer, size );
 80034e2:	78fb      	ldrb	r3, [r7, #3]
 80034e4:	4619      	mov	r1, r3
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 fb4a 	bl	8003b80 <SX1272WriteFifo>
            txTimeout = SX1272.Settings.LoRa.TxTimeout;
 80034ec:	4b05      	ldr	r3, [pc, #20]	; (8003504 <SX1272Send+0x164>)
 80034ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034f2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80034f4:	bf00      	nop
    }

    SX1272SetTx( txTimeout );
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f000 f922 	bl	8003740 <SX1272SetTx>
}
 80034fc:	bf00      	nop
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	20000170 	.word	0x20000170
 8003508:	20000048 	.word	0x20000048

0800350c <SX1272SetSleep>:

void SX1272SetSleep( void )
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8003510:	4807      	ldr	r0, [pc, #28]	; (8003530 <SX1272SetSleep+0x24>)
 8003512:	f001 f891 	bl	8004638 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8003516:	4807      	ldr	r0, [pc, #28]	; (8003534 <SX1272SetSleep+0x28>)
 8003518:	f001 f88e 	bl	8004638 <TimerStop>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 800351c:	2000      	movs	r0, #0
 800351e:	f000 fa2c 	bl	800397a <SX1272SetOpMode>
    SX1272.Settings.State = RF_IDLE;
 8003522:	4b05      	ldr	r3, [pc, #20]	; (8003538 <SX1272SetSleep+0x2c>)
 8003524:	2200      	movs	r2, #0
 8003526:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 800352a:	bf00      	nop
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	20000288 	.word	0x20000288
 8003534:	20000260 	.word	0x20000260
 8003538:	20000170 	.word	0x20000170

0800353c <SX1272SetStby>:

void SX1272SetStby( void )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8003540:	4807      	ldr	r0, [pc, #28]	; (8003560 <SX1272SetStby+0x24>)
 8003542:	f001 f879 	bl	8004638 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8003546:	4807      	ldr	r0, [pc, #28]	; (8003564 <SX1272SetStby+0x28>)
 8003548:	f001 f876 	bl	8004638 <TimerStop>

    SX1272SetOpMode( RF_OPMODE_STANDBY );
 800354c:	2001      	movs	r0, #1
 800354e:	f000 fa14 	bl	800397a <SX1272SetOpMode>
    SX1272.Settings.State = RF_IDLE;
 8003552:	4b05      	ldr	r3, [pc, #20]	; (8003568 <SX1272SetStby+0x2c>)
 8003554:	2200      	movs	r2, #0
 8003556:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 800355a:	bf00      	nop
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	20000288 	.word	0x20000288
 8003564:	20000260 	.word	0x20000260
 8003568:	20000170 	.word	0x20000170

0800356c <SX1272SetRx>:

void SX1272SetRx( uint32_t timeout )
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
    bool rxContinuous = false;
 8003574:	2300      	movs	r3, #0
 8003576:	73fb      	strb	r3, [r7, #15]

    switch( SX1272.Settings.Modem )
 8003578:	4b6d      	ldr	r3, [pc, #436]	; (8003730 <SX1272SetRx+0x1c4>)
 800357a:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <SX1272SetRx+0x1c>
 8003582:	2b01      	cmp	r3, #1
 8003584:	d03e      	beq.n	8003604 <SX1272SetRx+0x98>
 8003586:	e097      	b.n	80036b8 <SX1272SetRx+0x14c>
    {
    case MODEM_FSK:
        {
            rxContinuous = SX1272.Settings.Fsk.RxContinuous;
 8003588:	4b69      	ldr	r3, [pc, #420]	; (8003730 <SX1272SetRx+0x1c4>)
 800358a:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 800358e:	73fb      	strb	r3, [r7, #15]
            // DIO1=FifoLevel
            // DIO2=SyncAddr
            // DIO3=FifoEmpty
            // DIO4=Preamble
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8003590:	2040      	movs	r0, #64	; 0x40
 8003592:	f000 fa7d 	bl	8003a90 <SX1272Read>
 8003596:	4603      	mov	r3, r0
 8003598:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO0_00 |
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_00 |
 80035a0:	f043 030c 	orr.w	r3, r3, #12
 80035a4:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	4619      	mov	r1, r3
 80035aa:	2040      	movs	r0, #64	; 0x40
 80035ac:	f000 fa5e 	bl	8003a6c <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO2_11 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80035b0:	2041      	movs	r0, #65	; 0x41
 80035b2:	f000 fa6d 	bl	8003a90 <SX1272Read>
 80035b6:	4603      	mov	r3, r0
 80035b8:	f063 033e 	orn	r3, r3, #62	; 0x3e
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	4619      	mov	r1, r3
 80035c0:	2041      	movs	r0, #65	; 0x41
 80035c2:	f000 fa53 	bl	8003a6c <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) |
                                                                            RF_DIOMAPPING2_DIO4_11 |
                                                                            RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 80035c6:	2035      	movs	r0, #53	; 0x35
 80035c8:	f000 fa62 	bl	8003a90 <SX1272Read>
 80035cc:	4603      	mov	r3, r0
 80035ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035d2:	b2da      	uxtb	r2, r3
 80035d4:	4b56      	ldr	r3, [pc, #344]	; (8003730 <SX1272SetRx+0x1c4>)
 80035d6:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6

            SX1272Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 80035da:	211e      	movs	r1, #30
 80035dc:	200d      	movs	r0, #13
 80035de:	f000 fa45 	bl	8003a6c <SX1272Write>

            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 80035e2:	4b53      	ldr	r3, [pc, #332]	; (8003730 <SX1272SetRx+0x1c4>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 80035ea:	4b51      	ldr	r3, [pc, #324]	; (8003730 <SX1272SetRx+0x1c4>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 80035f2:	4b4f      	ldr	r3, [pc, #316]	; (8003730 <SX1272SetRx+0x1c4>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
            SX1272.Settings.FskPacketHandler.Size = 0;
 80035fa:	4b4d      	ldr	r3, [pc, #308]	; (8003730 <SX1272SetRx+0x1c4>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
        }
        break;
 8003602:	e059      	b.n	80036b8 <SX1272SetRx+0x14c>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8003604:	4b4a      	ldr	r3, [pc, #296]	; (8003730 <SX1272SetRx+0x1c4>)
 8003606:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00f      	beq.n	800362e <SX1272SetRx+0xc2>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 800360e:	2033      	movs	r0, #51	; 0x33
 8003610:	f000 fa3e 	bl	8003a90 <SX1272Read>
 8003614:	4603      	mov	r3, r0
 8003616:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 800361a:	b2db      	uxtb	r3, r3
 800361c:	4619      	mov	r1, r3
 800361e:	2033      	movs	r0, #51	; 0x33
 8003620:	f000 fa24 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8003624:	2119      	movs	r1, #25
 8003626:	203b      	movs	r0, #59	; 0x3b
 8003628:	f000 fa20 	bl	8003a6c <SX1272Write>
 800362c:	e013      	b.n	8003656 <SX1272SetRx+0xea>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 800362e:	2033      	movs	r0, #51	; 0x33
 8003630:	f000 fa2e 	bl	8003a90 <SX1272Read>
 8003634:	4603      	mov	r3, r0
 8003636:	b25b      	sxtb	r3, r3
 8003638:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 800363c:	b25b      	sxtb	r3, r3
 800363e:	f043 0301 	orr.w	r3, r3, #1
 8003642:	b25b      	sxtb	r3, r3
 8003644:	b2db      	uxtb	r3, r3
 8003646:	4619      	mov	r1, r3
 8003648:	2033      	movs	r0, #51	; 0x33
 800364a:	f000 fa0f 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 800364e:	211d      	movs	r1, #29
 8003650:	203b      	movs	r0, #59	; 0x3b
 8003652:	f000 fa0b 	bl	8003a6c <SX1272Write>
            }

            rxContinuous = SX1272.Settings.LoRa.RxContinuous;
 8003656:	4b36      	ldr	r3, [pc, #216]	; (8003730 <SX1272SetRx+0x1c4>)
 8003658:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 800365c:	73fb      	strb	r3, [r7, #15]

            if( SX1272.Settings.LoRa.FreqHopOn == true )
 800365e:	4b34      	ldr	r3, [pc, #208]	; (8003730 <SX1272SetRx+0x1c4>)
 8003660:	f893 30db 	ldrb.w	r3, [r3, #219]	; 0xdb
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00f      	beq.n	8003688 <SX1272SetRx+0x11c>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8003668:	211d      	movs	r1, #29
 800366a:	2011      	movs	r0, #17
 800366c:	f000 f9fe 	bl	8003a6c <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8003670:	2040      	movs	r0, #64	; 0x40
 8003672:	f000 fa0d 	bl	8003a90 <SX1272Read>
 8003676:	4603      	mov	r3, r0
 8003678:	f003 0333 	and.w	r3, r3, #51	; 0x33
 800367c:	b2db      	uxtb	r3, r3
 800367e:	4619      	mov	r1, r3
 8003680:	2040      	movs	r0, #64	; 0x40
 8003682:	f000 f9f3 	bl	8003a6c <SX1272Write>
 8003686:	e00e      	b.n	80036a6 <SX1272SetRx+0x13a>
            }
            else
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8003688:	211f      	movs	r1, #31
 800368a:	2011      	movs	r0, #17
 800368c:	f000 f9ee 	bl	8003a6c <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8003690:	2040      	movs	r0, #64	; 0x40
 8003692:	f000 f9fd 	bl	8003a90 <SX1272Read>
 8003696:	4603      	mov	r3, r0
 8003698:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800369c:	b2db      	uxtb	r3, r3
 800369e:	4619      	mov	r1, r3
 80036a0:	2040      	movs	r0, #64	; 0x40
 80036a2:	f000 f9e3 	bl	8003a6c <SX1272Write>
            }
            SX1272Write( REG_LR_FIFORXBASEADDR, 0 );
 80036a6:	2100      	movs	r1, #0
 80036a8:	200f      	movs	r0, #15
 80036aa:	f000 f9df 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 80036ae:	2100      	movs	r1, #0
 80036b0:	200d      	movs	r0, #13
 80036b2:	f000 f9db 	bl	8003a6c <SX1272Write>
        }
        break;
 80036b6:	bf00      	nop
    }

    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 80036b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80036bc:	2100      	movs	r1, #0
 80036be:	481d      	ldr	r0, [pc, #116]	; (8003734 <SX1272SetRx+0x1c8>)
 80036c0:	f001 fd95 	bl	80051ee <memset>

    SX1272.Settings.State = RF_RX_RUNNING;
 80036c4:	4b1a      	ldr	r3, [pc, #104]	; (8003730 <SX1272SetRx+0x1c4>)
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if( timeout != 0 )
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d006      	beq.n	80036e0 <SX1272SetRx+0x174>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	4818      	ldr	r0, [pc, #96]	; (8003738 <SX1272SetRx+0x1cc>)
 80036d6:	f001 f825 	bl	8004724 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 80036da:	4817      	ldr	r0, [pc, #92]	; (8003738 <SX1272SetRx+0x1cc>)
 80036dc:	f000 ffa2 	bl	8004624 <TimerStart>
    }

    if( SX1272.Settings.Modem == MODEM_FSK )
 80036e0:	4b13      	ldr	r3, [pc, #76]	; (8003730 <SX1272SetRx+0x1c4>)
 80036e2:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d113      	bne.n	8003712 <SX1272SetRx+0x1a6>
    {
        SX1272SetOpMode( RF_OPMODE_RECEIVER );
 80036ea:	2005      	movs	r0, #5
 80036ec:	f000 f945 	bl	800397a <SX1272SetOpMode>

        if( rxContinuous == false )
 80036f0:	7bfb      	ldrb	r3, [r7, #15]
 80036f2:	f083 0301 	eor.w	r3, r3, #1
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d014      	beq.n	8003726 <SX1272SetRx+0x1ba>
        {
            TimerSetValue( &RxTimeoutSyncWord, SX1272.Settings.Fsk.RxSingleTimeout );
 80036fc:	4b0c      	ldr	r3, [pc, #48]	; (8003730 <SX1272SetRx+0x1c4>)
 80036fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003702:	4619      	mov	r1, r3
 8003704:	480d      	ldr	r0, [pc, #52]	; (800373c <SX1272SetRx+0x1d0>)
 8003706:	f001 f80d 	bl	8004724 <TimerSetValue>
            TimerStart( &RxTimeoutSyncWord );
 800370a:	480c      	ldr	r0, [pc, #48]	; (800373c <SX1272SetRx+0x1d0>)
 800370c:	f000 ff8a 	bl	8004624 <TimerStart>
        else
        {
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 8003710:	e009      	b.n	8003726 <SX1272SetRx+0x1ba>
        if( rxContinuous == true )
 8003712:	7bfb      	ldrb	r3, [r7, #15]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d003      	beq.n	8003720 <SX1272SetRx+0x1b4>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER );
 8003718:	2005      	movs	r0, #5
 800371a:	f000 f92e 	bl	800397a <SX1272SetOpMode>
}
 800371e:	e002      	b.n	8003726 <SX1272SetRx+0x1ba>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8003720:	2006      	movs	r0, #6
 8003722:	f000 f92a 	bl	800397a <SX1272SetOpMode>
}
 8003726:	bf00      	nop
 8003728:	3710      	adds	r7, #16
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	20000170 	.word	0x20000170
 8003734:	20000048 	.word	0x20000048
 8003738:	20000288 	.word	0x20000288
 800373c:	20000274 	.word	0x20000274

08003740 <SX1272SetTx>:

void SX1272SetTx( uint32_t timeout )
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
    TimerSetValue( &TxTimeoutTimer, timeout );
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4837      	ldr	r0, [pc, #220]	; (8003828 <SX1272SetTx+0xe8>)
 800374c:	f000 ffea 	bl	8004724 <TimerSetValue>

    switch( SX1272.Settings.Modem )
 8003750:	4b36      	ldr	r3, [pc, #216]	; (800382c <SX1272SetTx+0xec>)
 8003752:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003756:	2b00      	cmp	r3, #0
 8003758:	d002      	beq.n	8003760 <SX1272SetTx+0x20>
 800375a:	2b01      	cmp	r3, #1
 800375c:	d026      	beq.n	80037ac <SX1272SetTx+0x6c>
 800375e:	e054      	b.n	800380a <SX1272SetTx+0xca>
            // DIO1=FifoEmpty
            // DIO2=FifoFull
            // DIO3=FifoEmpty
            // DIO4=LowBat
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8003760:	2040      	movs	r0, #64	; 0x40
 8003762:	f000 f995 	bl	8003a90 <SX1272Read>
 8003766:	4603      	mov	r3, r0
 8003768:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 800376a:	f003 0303 	and.w	r3, r3, #3
 800376e:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
 8003770:	f043 0310 	orr.w	r3, r3, #16
 8003774:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8003776:	b2db      	uxtb	r3, r3
 8003778:	4619      	mov	r1, r3
 800377a:	2040      	movs	r0, #64	; 0x40
 800377c:	f000 f976 	bl	8003a6c <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO1_01 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8003780:	2041      	movs	r0, #65	; 0x41
 8003782:	f000 f985 	bl	8003a90 <SX1272Read>
 8003786:	4603      	mov	r3, r0
 8003788:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800378c:	b2db      	uxtb	r3, r3
 800378e:	4619      	mov	r1, r3
 8003790:	2041      	movs	r0, #65	; 0x41
 8003792:	f000 f96b 	bl	8003a6c <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) );
            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 8003796:	2035      	movs	r0, #53	; 0x35
 8003798:	f000 f97a 	bl	8003a90 <SX1272Read>
 800379c:	4603      	mov	r3, r0
 800379e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037a2:	b2da      	uxtb	r2, r3
 80037a4:	4b21      	ldr	r3, [pc, #132]	; (800382c <SX1272SetTx+0xec>)
 80037a6:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
        }
        break;
 80037aa:	e02e      	b.n	800380a <SX1272SetTx+0xca>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 80037ac:	4b1f      	ldr	r3, [pc, #124]	; (800382c <SX1272SetTx+0xec>)
 80037ae:	f893 30db 	ldrb.w	r3, [r3, #219]	; 0xdb
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d014      	beq.n	80037e0 <SX1272SetTx+0xa0>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80037b6:	21f5      	movs	r1, #245	; 0xf5
 80037b8:	2011      	movs	r0, #17
 80037ba:	f000 f957 	bl	8003a6c <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 80037be:	2040      	movs	r0, #64	; 0x40
 80037c0:	f000 f966 	bl	8003a90 <SX1272Read>
 80037c4:	4603      	mov	r3, r0
 80037c6:	b25b      	sxtb	r3, r3
 80037c8:	f003 0333 	and.w	r3, r3, #51	; 0x33
 80037cc:	b25b      	sxtb	r3, r3
 80037ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037d2:	b25b      	sxtb	r3, r3
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	4619      	mov	r1, r3
 80037d8:	2040      	movs	r0, #64	; 0x40
 80037da:	f000 f947 	bl	8003a6c <SX1272Write>

                // DIO0=TxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
            }
        }
        break;
 80037de:	e013      	b.n	8003808 <SX1272SetTx+0xc8>
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80037e0:	21f7      	movs	r1, #247	; 0xf7
 80037e2:	2011      	movs	r0, #17
 80037e4:	f000 f942 	bl	8003a6c <SX1272Write>
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 80037e8:	2040      	movs	r0, #64	; 0x40
 80037ea:	f000 f951 	bl	8003a90 <SX1272Read>
 80037ee:	4603      	mov	r3, r0
 80037f0:	b25b      	sxtb	r3, r3
 80037f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037f6:	b25b      	sxtb	r3, r3
 80037f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037fc:	b25b      	sxtb	r3, r3
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	4619      	mov	r1, r3
 8003802:	2040      	movs	r0, #64	; 0x40
 8003804:	f000 f932 	bl	8003a6c <SX1272Write>
        break;
 8003808:	bf00      	nop
    }

    SX1272.Settings.State = RF_TX_RUNNING;
 800380a:	4b08      	ldr	r3, [pc, #32]	; (800382c <SX1272SetTx+0xec>)
 800380c:	2202      	movs	r2, #2
 800380e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    TimerStart( &TxTimeoutTimer );
 8003812:	4805      	ldr	r0, [pc, #20]	; (8003828 <SX1272SetTx+0xe8>)
 8003814:	f000 ff06 	bl	8004624 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 8003818:	2003      	movs	r0, #3
 800381a:	f000 f8ae 	bl	800397a <SX1272SetOpMode>
}
 800381e:	bf00      	nop
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	20000260 	.word	0x20000260
 800382c:	20000170 	.word	0x20000170

08003830 <SX1272StartCad>:

void SX1272StartCad( void )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
    switch( SX1272.Settings.Modem )
 8003834:	4b10      	ldr	r3, [pc, #64]	; (8003878 <SX1272StartCad+0x48>)
 8003836:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800383a:	2b00      	cmp	r3, #0
 800383c:	d019      	beq.n	8003872 <SX1272StartCad+0x42>
 800383e:	2b01      	cmp	r3, #1
 8003840:	d000      	beq.n	8003844 <SX1272StartCad+0x14>
            SX1272.Settings.State = RF_CAD;
            SX1272SetOpMode( RFLR_OPMODE_CAD );
        }
        break;
    default:
        break;
 8003842:	e017      	b.n	8003874 <SX1272StartCad+0x44>
            SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8003844:	21fa      	movs	r1, #250	; 0xfa
 8003846:	2011      	movs	r0, #17
 8003848:	f000 f910 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 800384c:	2040      	movs	r0, #64	; 0x40
 800384e:	f000 f91f 	bl	8003a90 <SX1272Read>
 8003852:	4603      	mov	r3, r0
 8003854:	f023 0303 	bic.w	r3, r3, #3
 8003858:	b2db      	uxtb	r3, r3
 800385a:	4619      	mov	r1, r3
 800385c:	2040      	movs	r0, #64	; 0x40
 800385e:	f000 f905 	bl	8003a6c <SX1272Write>
            SX1272.Settings.State = RF_CAD;
 8003862:	4b05      	ldr	r3, [pc, #20]	; (8003878 <SX1272StartCad+0x48>)
 8003864:	2203      	movs	r2, #3
 8003866:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
            SX1272SetOpMode( RFLR_OPMODE_CAD );
 800386a:	2007      	movs	r0, #7
 800386c:	f000 f885 	bl	800397a <SX1272SetOpMode>
        break;
 8003870:	e000      	b.n	8003874 <SX1272StartCad+0x44>
        break;
 8003872:	bf00      	nop
    }
}
 8003874:	bf00      	nop
 8003876:	bd80      	pop	{r7, pc}
 8003878:	20000170 	.word	0x20000170

0800387c <SX1272SetTxContinuousWave>:

void SX1272SetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b08e      	sub	sp, #56	; 0x38
 8003880:	af0a      	add	r7, sp, #40	; 0x28
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	460b      	mov	r3, r1
 8003886:	70fb      	strb	r3, [r7, #3]
 8003888:	4613      	mov	r3, r2
 800388a:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )( time * 1000 );
 800388c:	883b      	ldrh	r3, [r7, #0]
 800388e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003892:	fb02 f303 	mul.w	r3, r2, r3
 8003896:	60fb      	str	r3, [r7, #12]

    SX1272SetChannel( freq );
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f7fe ff59 	bl	8002750 <SX1272SetChannel>

    SX1272SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 800389e:	f997 1003 	ldrsb.w	r1, [r7, #3]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	9308      	str	r3, [sp, #32]
 80038a6:	2300      	movs	r3, #0
 80038a8:	9307      	str	r3, [sp, #28]
 80038aa:	2300      	movs	r3, #0
 80038ac:	9306      	str	r3, [sp, #24]
 80038ae:	2300      	movs	r3, #0
 80038b0:	9305      	str	r3, [sp, #20]
 80038b2:	2300      	movs	r3, #0
 80038b4:	9304      	str	r3, [sp, #16]
 80038b6:	2300      	movs	r3, #0
 80038b8:	9303      	str	r3, [sp, #12]
 80038ba:	2305      	movs	r3, #5
 80038bc:	9302      	str	r3, [sp, #8]
 80038be:	2300      	movs	r3, #0
 80038c0:	9301      	str	r3, [sp, #4]
 80038c2:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 80038c6:	9300      	str	r3, [sp, #0]
 80038c8:	2300      	movs	r3, #0
 80038ca:	2200      	movs	r2, #0
 80038cc:	2000      	movs	r0, #0
 80038ce:	f7ff f9ff 	bl	8002cd0 <SX1272SetTxConfig>

    SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 80038d2:	2031      	movs	r0, #49	; 0x31
 80038d4:	f000 f8dc 	bl	8003a90 <SX1272Read>
 80038d8:	4603      	mov	r3, r0
 80038da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	4619      	mov	r1, r3
 80038e2:	2031      	movs	r0, #49	; 0x31
 80038e4:	f000 f8c2 	bl	8003a6c <SX1272Write>
    // Disable radio interrupts
    SX1272Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 80038e8:	21f0      	movs	r1, #240	; 0xf0
 80038ea:	2040      	movs	r0, #64	; 0x40
 80038ec:	f000 f8be 	bl	8003a6c <SX1272Write>
    SX1272Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 80038f0:	21a0      	movs	r1, #160	; 0xa0
 80038f2:	2041      	movs	r0, #65	; 0x41
 80038f4:	f000 f8ba 	bl	8003a6c <SX1272Write>

    TimerSetValue( &TxTimeoutTimer, timeout );
 80038f8:	68f9      	ldr	r1, [r7, #12]
 80038fa:	4808      	ldr	r0, [pc, #32]	; (800391c <SX1272SetTxContinuousWave+0xa0>)
 80038fc:	f000 ff12 	bl	8004724 <TimerSetValue>

    SX1272.Settings.State = RF_TX_RUNNING;
 8003900:	4b07      	ldr	r3, [pc, #28]	; (8003920 <SX1272SetTxContinuousWave+0xa4>)
 8003902:	2202      	movs	r2, #2
 8003904:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    TimerStart( &TxTimeoutTimer );
 8003908:	4804      	ldr	r0, [pc, #16]	; (800391c <SX1272SetTxContinuousWave+0xa0>)
 800390a:	f000 fe8b 	bl	8004624 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 800390e:	2003      	movs	r0, #3
 8003910:	f000 f833 	bl	800397a <SX1272SetOpMode>
}
 8003914:	bf00      	nop
 8003916:	3710      	adds	r7, #16
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	20000260 	.word	0x20000260
 8003920:	20000170 	.word	0x20000170

08003924 <SX1272ReadRssi>:

int16_t SX1272ReadRssi( RadioModems_t modem )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	4603      	mov	r3, r0
 800392c:	71fb      	strb	r3, [r7, #7]
    int16_t rssi = 0;
 800392e:	2300      	movs	r3, #0
 8003930:	81fb      	strh	r3, [r7, #14]

    switch( modem )
 8003932:	79fb      	ldrb	r3, [r7, #7]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d002      	beq.n	800393e <SX1272ReadRssi+0x1a>
 8003938:	2b01      	cmp	r3, #1
 800393a:	d00b      	beq.n	8003954 <SX1272ReadRssi+0x30>
 800393c:	e013      	b.n	8003966 <SX1272ReadRssi+0x42>
    {
    case MODEM_FSK:
        rssi = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 800393e:	2011      	movs	r0, #17
 8003940:	f000 f8a6 	bl	8003a90 <SX1272Read>
 8003944:	4603      	mov	r3, r0
 8003946:	085b      	lsrs	r3, r3, #1
 8003948:	b2db      	uxtb	r3, r3
 800394a:	b29b      	uxth	r3, r3
 800394c:	425b      	negs	r3, r3
 800394e:	b29b      	uxth	r3, r3
 8003950:	81fb      	strh	r3, [r7, #14]
        break;
 8003952:	e00c      	b.n	800396e <SX1272ReadRssi+0x4a>
    case MODEM_LORA:
        rssi = RSSI_OFFSET + SX1272Read( REG_LR_RSSIVALUE );
 8003954:	201b      	movs	r0, #27
 8003956:	f000 f89b 	bl	8003a90 <SX1272Read>
 800395a:	4603      	mov	r3, r0
 800395c:	b29b      	uxth	r3, r3
 800395e:	3b8b      	subs	r3, #139	; 0x8b
 8003960:	b29b      	uxth	r3, r3
 8003962:	81fb      	strh	r3, [r7, #14]
        break;
 8003964:	e003      	b.n	800396e <SX1272ReadRssi+0x4a>
    default:
        rssi = -1;
 8003966:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800396a:	81fb      	strh	r3, [r7, #14]
        break;
 800396c:	bf00      	nop
    }
    return rssi;
 800396e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}

0800397a <SX1272SetOpMode>:

void SX1272SetOpMode( uint8_t opMode )
{
 800397a:	b580      	push	{r7, lr}
 800397c:	b082      	sub	sp, #8
 800397e:	af00      	add	r7, sp, #0
 8003980:	4603      	mov	r3, r0
 8003982:	71fb      	strb	r3, [r7, #7]
            GpioWrite( &DbgPinTx, 0 );
            GpioWrite( &DbgPinRx, 0 );
            break;
    }
#endif
    if( opMode == RF_OPMODE_SLEEP )
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <SX1272SetOpMode+0x18>
       // SX1272SetAntSwLowPower( true );
    }
    else
    {
        //SX1272SetAntSwLowPower( false );
        SX1272SetAntSw( opMode );
 800398a:	79fb      	ldrb	r3, [r7, #7]
 800398c:	4618      	mov	r0, r3
 800398e:	f001 f821 	bl	80049d4 <SX1272SetAntSw>
    }
    SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8003992:	2001      	movs	r0, #1
 8003994:	f000 f87c 	bl	8003a90 <SX1272Read>
 8003998:	4603      	mov	r3, r0
 800399a:	b25b      	sxtb	r3, r3
 800399c:	f023 0307 	bic.w	r3, r3, #7
 80039a0:	b25a      	sxtb	r2, r3
 80039a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	b25b      	sxtb	r3, r3
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	4619      	mov	r1, r3
 80039ae:	2001      	movs	r0, #1
 80039b0:	f000 f85c 	bl	8003a6c <SX1272Write>
}
 80039b4:	bf00      	nop
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <SX1272SetModem>:

void SX1272SetModem( RadioModems_t modem )
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	4603      	mov	r3, r0
 80039c4:	71fb      	strb	r3, [r7, #7]
    if( ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 80039c6:	2001      	movs	r0, #1
 80039c8:	f000 f862 	bl	8003a90 <SX1272Read>
 80039cc:	4603      	mov	r3, r0
 80039ce:	b25b      	sxtb	r3, r3
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	da04      	bge.n	80039de <SX1272SetModem+0x22>
    {
        SX1272.Settings.Modem = MODEM_LORA;
 80039d4:	4b24      	ldr	r3, [pc, #144]	; (8003a68 <SX1272SetModem+0xac>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 80039dc:	e003      	b.n	80039e6 <SX1272SetModem+0x2a>
    }
    else
    {
        SX1272.Settings.Modem = MODEM_FSK;
 80039de:	4b22      	ldr	r3, [pc, #136]	; (8003a68 <SX1272SetModem+0xac>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
    }

    if( SX1272.Settings.Modem == modem )
 80039e6:	4b20      	ldr	r3, [pc, #128]	; (8003a68 <SX1272SetModem+0xac>)
 80039e8:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80039ec:	79fa      	ldrb	r2, [r7, #7]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d035      	beq.n	8003a5e <SX1272SetModem+0xa2>
    {
        return;
    }

    SX1272.Settings.Modem = modem;
 80039f2:	4a1d      	ldr	r2, [pc, #116]	; (8003a68 <SX1272SetModem+0xac>)
 80039f4:	79fb      	ldrb	r3, [r7, #7]
 80039f6:	f882 308d 	strb.w	r3, [r2, #141]	; 0x8d
    switch( SX1272.Settings.Modem )
 80039fa:	4b1b      	ldr	r3, [pc, #108]	; (8003a68 <SX1272SetModem+0xac>)
 80039fc:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d015      	beq.n	8003a30 <SX1272SetModem+0x74>
    {
    default:
    case MODEM_FSK:
        SX1272SetSleep( );
 8003a04:	f7ff fd82 	bl	800350c <SX1272SetSleep>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8003a08:	2001      	movs	r0, #1
 8003a0a:	f000 f841 	bl	8003a90 <SX1272Read>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	4619      	mov	r1, r3
 8003a18:	2001      	movs	r0, #1
 8003a1a:	f000 f827 	bl	8003a6c <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 8003a1e:	2100      	movs	r1, #0
 8003a20:	2040      	movs	r0, #64	; 0x40
 8003a22:	f000 f823 	bl	8003a6c <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8003a26:	2130      	movs	r1, #48	; 0x30
 8003a28:	2041      	movs	r0, #65	; 0x41
 8003a2a:	f000 f81f 	bl	8003a6c <SX1272Write>
        break;
 8003a2e:	e017      	b.n	8003a60 <SX1272SetModem+0xa4>
    case MODEM_LORA:
        SX1272SetSleep( );
 8003a30:	f7ff fd6c 	bl	800350c <SX1272SetSleep>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8003a34:	2001      	movs	r0, #1
 8003a36:	f000 f82b 	bl	8003a90 <SX1272Read>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	4619      	mov	r1, r3
 8003a44:	2001      	movs	r0, #1
 8003a46:	f000 f811 	bl	8003a6c <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	2040      	movs	r0, #64	; 0x40
 8003a4e:	f000 f80d 	bl	8003a6c <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x00 );
 8003a52:	2100      	movs	r1, #0
 8003a54:	2041      	movs	r0, #65	; 0x41
 8003a56:	f000 f809 	bl	8003a6c <SX1272Write>
        break;
 8003a5a:	bf00      	nop
 8003a5c:	e000      	b.n	8003a60 <SX1272SetModem+0xa4>
        return;
 8003a5e:	bf00      	nop
    }
}
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	20000170 	.word	0x20000170

08003a6c <SX1272Write>:

void SX1272Write( uint16_t addr, uint8_t data )
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	4603      	mov	r3, r0
 8003a74:	460a      	mov	r2, r1
 8003a76:	80fb      	strh	r3, [r7, #6]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	717b      	strb	r3, [r7, #5]
    SX1272WriteBuffer( addr, &data, 1 );
 8003a7c:	1d79      	adds	r1, r7, #5
 8003a7e:	88fb      	ldrh	r3, [r7, #6]
 8003a80:	2201      	movs	r2, #1
 8003a82:	4618      	mov	r0, r3
 8003a84:	f000 f816 	bl	8003ab4 <SX1272WriteBuffer>
}
 8003a88:	bf00      	nop
 8003a8a:	3708      	adds	r7, #8
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <SX1272Read>:

uint8_t SX1272Read( uint16_t addr )
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	4603      	mov	r3, r0
 8003a98:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    SX1272ReadBuffer( addr, &data, 1 );
 8003a9a:	f107 010f 	add.w	r1, r7, #15
 8003a9e:	88fb      	ldrh	r3, [r7, #6]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f000 f838 	bl	8003b18 <SX1272ReadBuffer>
    return data;
 8003aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
	...

08003ab4 <SX1272WriteBuffer>:

void SX1272WriteBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	4603      	mov	r3, r0
 8003abc:	6039      	str	r1, [r7, #0]
 8003abe:	80fb      	strh	r3, [r7, #6]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	717b      	strb	r3, [r7, #5]
    uint8_t i;

    //NSS = 0;
    GpioWrite( &SX1272.Spi.Nss, 0 );
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	4812      	ldr	r0, [pc, #72]	; (8003b10 <SX1272WriteBuffer+0x5c>)
 8003ac8:	f000 fe8f 	bl	80047ea <GpioWrite>

    SpiInOut( &SX1272.Spi, addr | 0x80 );
 8003acc:	88fb      	ldrh	r3, [r7, #6]
 8003ace:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	480f      	ldr	r0, [pc, #60]	; (8003b14 <SX1272WriteBuffer+0x60>)
 8003ad8:	f001 fa9e 	bl	8005018 <SpiInOut>
    for( i = 0; i < size; i++ )
 8003adc:	2300      	movs	r3, #0
 8003ade:	73fb      	strb	r3, [r7, #15]
 8003ae0:	e00a      	b.n	8003af8 <SX1272WriteBuffer+0x44>
    {
        SpiInOut( &SX1272.Spi, buffer[i] );
 8003ae2:	7bfb      	ldrb	r3, [r7, #15]
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	4619      	mov	r1, r3
 8003aec:	4809      	ldr	r0, [pc, #36]	; (8003b14 <SX1272WriteBuffer+0x60>)
 8003aee:	f001 fa93 	bl	8005018 <SpiInOut>
    for( i = 0; i < size; i++ )
 8003af2:	7bfb      	ldrb	r3, [r7, #15]
 8003af4:	3301      	adds	r3, #1
 8003af6:	73fb      	strb	r3, [r7, #15]
 8003af8:	7bfa      	ldrb	r2, [r7, #15]
 8003afa:	797b      	ldrb	r3, [r7, #5]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d3f0      	bcc.n	8003ae2 <SX1272WriteBuffer+0x2e>
    }

    //NSS = 1;
    GpioWrite( &SX1272.Spi.Nss, 1 );
 8003b00:	2101      	movs	r1, #1
 8003b02:	4803      	ldr	r0, [pc, #12]	; (8003b10 <SX1272WriteBuffer+0x5c>)
 8003b04:	f000 fe71 	bl	80047ea <GpioWrite>
}
 8003b08:	bf00      	nop
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	200001ec 	.word	0x200001ec
 8003b14:	200001c4 	.word	0x200001c4

08003b18 <SX1272ReadBuffer>:

void SX1272ReadBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	4603      	mov	r3, r0
 8003b20:	6039      	str	r1, [r7, #0]
 8003b22:	80fb      	strh	r3, [r7, #6]
 8003b24:	4613      	mov	r3, r2
 8003b26:	717b      	strb	r3, [r7, #5]
    uint8_t i;

    //NSS = 0;
    GpioWrite( &SX1272.Spi.Nss, 0 );
 8003b28:	2100      	movs	r1, #0
 8003b2a:	4813      	ldr	r0, [pc, #76]	; (8003b78 <SX1272ReadBuffer+0x60>)
 8003b2c:	f000 fe5d 	bl	80047ea <GpioWrite>

    SpiInOut( &SX1272.Spi, addr & 0x7F );
 8003b30:	88fb      	ldrh	r3, [r7, #6]
 8003b32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b36:	4619      	mov	r1, r3
 8003b38:	4810      	ldr	r0, [pc, #64]	; (8003b7c <SX1272ReadBuffer+0x64>)
 8003b3a:	f001 fa6d 	bl	8005018 <SpiInOut>

    for( i = 0; i < size; i++ )
 8003b3e:	2300      	movs	r3, #0
 8003b40:	73fb      	strb	r3, [r7, #15]
 8003b42:	e00c      	b.n	8003b5e <SX1272ReadBuffer+0x46>
    {
        buffer[i] = SpiInOut( &SX1272.Spi, 0 );
 8003b44:	2100      	movs	r1, #0
 8003b46:	480d      	ldr	r0, [pc, #52]	; (8003b7c <SX1272ReadBuffer+0x64>)
 8003b48:	f001 fa66 	bl	8005018 <SpiInOut>
 8003b4c:	4601      	mov	r1, r0
 8003b4e:	7bfb      	ldrb	r3, [r7, #15]
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	4413      	add	r3, r2
 8003b54:	b2ca      	uxtb	r2, r1
 8003b56:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 8003b58:	7bfb      	ldrb	r3, [r7, #15]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	73fb      	strb	r3, [r7, #15]
 8003b5e:	7bfa      	ldrb	r2, [r7, #15]
 8003b60:	797b      	ldrb	r3, [r7, #5]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d3ee      	bcc.n	8003b44 <SX1272ReadBuffer+0x2c>
    }

    //NSS = 1;
    GpioWrite( &SX1272.Spi.Nss, 1 );
 8003b66:	2101      	movs	r1, #1
 8003b68:	4803      	ldr	r0, [pc, #12]	; (8003b78 <SX1272ReadBuffer+0x60>)
 8003b6a:	f000 fe3e 	bl	80047ea <GpioWrite>
}
 8003b6e:	bf00      	nop
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	200001ec 	.word	0x200001ec
 8003b7c:	200001c4 	.word	0x200001c4

08003b80 <SX1272WriteFifo>:

void SX1272WriteFifo( uint8_t *buffer, uint8_t size )
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	460b      	mov	r3, r1
 8003b8a:	70fb      	strb	r3, [r7, #3]
    SX1272WriteBuffer( 0, buffer, size );
 8003b8c:	78fb      	ldrb	r3, [r7, #3]
 8003b8e:	461a      	mov	r2, r3
 8003b90:	6879      	ldr	r1, [r7, #4]
 8003b92:	2000      	movs	r0, #0
 8003b94:	f7ff ff8e 	bl	8003ab4 <SX1272WriteBuffer>
}
 8003b98:	bf00      	nop
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <SX1272ReadFifo>:

void SX1272ReadFifo( uint8_t *buffer, uint8_t size )
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	460b      	mov	r3, r1
 8003baa:	70fb      	strb	r3, [r7, #3]
    SX1272ReadBuffer( 0, buffer, size );
 8003bac:	78fb      	ldrb	r3, [r7, #3]
 8003bae:	461a      	mov	r2, r3
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	f7ff ffb0 	bl	8003b18 <SX1272ReadBuffer>
}
 8003bb8:	bf00      	nop
 8003bba:	3708      	adds	r7, #8
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <SX1272SetMaxPayloadLength>:

void SX1272SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	460a      	mov	r2, r1
 8003bca:	71fb      	strb	r3, [r7, #7]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	71bb      	strb	r3, [r7, #6]
    SX1272SetModem( modem );
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7ff fef2 	bl	80039bc <SX1272SetModem>

    switch( modem )
 8003bd8:	79fb      	ldrb	r3, [r7, #7]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d002      	beq.n	8003be4 <SX1272SetMaxPayloadLength+0x24>
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d00e      	beq.n	8003c00 <SX1272SetMaxPayloadLength+0x40>
        break;
    case MODEM_LORA:
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 8003be2:	e014      	b.n	8003c0e <SX1272SetMaxPayloadLength+0x4e>
        if( SX1272.Settings.Fsk.FixLen == false )
 8003be4:	4b0c      	ldr	r3, [pc, #48]	; (8003c18 <SX1272SetMaxPayloadLength+0x58>)
 8003be6:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8003bea:	f083 0301 	eor.w	r3, r3, #1
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00b      	beq.n	8003c0c <SX1272SetMaxPayloadLength+0x4c>
            SX1272Write( REG_PAYLOADLENGTH, max );
 8003bf4:	79bb      	ldrb	r3, [r7, #6]
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	2032      	movs	r0, #50	; 0x32
 8003bfa:	f7ff ff37 	bl	8003a6c <SX1272Write>
        break;
 8003bfe:	e005      	b.n	8003c0c <SX1272SetMaxPayloadLength+0x4c>
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
 8003c00:	79bb      	ldrb	r3, [r7, #6]
 8003c02:	4619      	mov	r1, r3
 8003c04:	2023      	movs	r0, #35	; 0x23
 8003c06:	f7ff ff31 	bl	8003a6c <SX1272Write>
        break;
 8003c0a:	e000      	b.n	8003c0e <SX1272SetMaxPayloadLength+0x4e>
        break;
 8003c0c:	bf00      	nop
}
 8003c0e:	bf00      	nop
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	20000170 	.word	0x20000170

08003c1c <SX1272SetPublicNetwork>:

void SX1272SetPublicNetwork( bool enable )
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	4603      	mov	r3, r0
 8003c24:	71fb      	strb	r3, [r7, #7]
    SX1272SetModem( MODEM_LORA );
 8003c26:	2001      	movs	r0, #1
 8003c28:	f7ff fec8 	bl	80039bc <SX1272SetModem>
    SX1272.Settings.LoRa.PublicNetwork = enable;
 8003c2c:	4a09      	ldr	r2, [pc, #36]	; (8003c54 <SX1272SetPublicNetwork+0x38>)
 8003c2e:	79fb      	ldrb	r3, [r7, #7]
 8003c30:	f882 30e4 	strb.w	r3, [r2, #228]	; 0xe4
    if( enable == true )
 8003c34:	79fb      	ldrb	r3, [r7, #7]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d004      	beq.n	8003c44 <SX1272SetPublicNetwork+0x28>
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8003c3a:	2134      	movs	r1, #52	; 0x34
 8003c3c:	2039      	movs	r0, #57	; 0x39
 8003c3e:	f7ff ff15 	bl	8003a6c <SX1272Write>
    else
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
    }
}
 8003c42:	e003      	b.n	8003c4c <SX1272SetPublicNetwork+0x30>
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8003c44:	2112      	movs	r1, #18
 8003c46:	2039      	movs	r0, #57	; 0x39
 8003c48:	f7ff ff10 	bl	8003a6c <SX1272Write>
}
 8003c4c:	bf00      	nop
 8003c4e:	3708      	adds	r7, #8
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	20000170 	.word	0x20000170

08003c58 <SX1272GetWakeupTime>:

uint32_t SX1272GetWakeupTime( void )
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0
//    return SX1272GetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
	return 0;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <SX1272OnTimeoutIrq>:

void SX1272OnTimeoutIrq( void )
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
    switch( SX1272.Settings.State )
 8003c6e:	4b4d      	ldr	r3, [pc, #308]	; (8003da4 <SX1272OnTimeoutIrq+0x13c>)
 8003c70:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d002      	beq.n	8003c7e <SX1272OnTimeoutIrq+0x16>
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d046      	beq.n	8003d0a <SX1272OnTimeoutIrq+0xa2>
        {
            RadioEvents->TxTimeout( );
        }
        break;
    default:
        break;
 8003c7c:	e08d      	b.n	8003d9a <SX1272OnTimeoutIrq+0x132>
        if( SX1272.Settings.Modem == MODEM_FSK )
 8003c7e:	4b49      	ldr	r3, [pc, #292]	; (8003da4 <SX1272OnTimeoutIrq+0x13c>)
 8003c80:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d132      	bne.n	8003cee <SX1272OnTimeoutIrq+0x86>
            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8003c88:	4b46      	ldr	r3, [pc, #280]	; (8003da4 <SX1272OnTimeoutIrq+0x13c>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8003c90:	4b44      	ldr	r3, [pc, #272]	; (8003da4 <SX1272OnTimeoutIrq+0x13c>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8003c98:	4b42      	ldr	r3, [pc, #264]	; (8003da4 <SX1272OnTimeoutIrq+0x13c>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
            SX1272.Settings.FskPacketHandler.Size = 0;
 8003ca0:	4b40      	ldr	r3, [pc, #256]	; (8003da4 <SX1272OnTimeoutIrq+0x13c>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
            SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8003ca8:	210b      	movs	r1, #11
 8003caa:	203e      	movs	r0, #62	; 0x3e
 8003cac:	f7ff fede 	bl	8003a6c <SX1272Write>
            SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8003cb0:	2110      	movs	r1, #16
 8003cb2:	203f      	movs	r0, #63	; 0x3f
 8003cb4:	f7ff feda 	bl	8003a6c <SX1272Write>
            if( SX1272.Settings.Fsk.RxContinuous == true )
 8003cb8:	4b3a      	ldr	r3, [pc, #232]	; (8003da4 <SX1272OnTimeoutIrq+0x13c>)
 8003cba:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00e      	beq.n	8003ce0 <SX1272OnTimeoutIrq+0x78>
                SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003cc2:	200d      	movs	r0, #13
 8003cc4:	f7ff fee4 	bl	8003a90 <SX1272Read>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	200d      	movs	r0, #13
 8003cd4:	f7ff feca 	bl	8003a6c <SX1272Write>
                TimerStart( &RxTimeoutSyncWord );
 8003cd8:	4833      	ldr	r0, [pc, #204]	; (8003da8 <SX1272OnTimeoutIrq+0x140>)
 8003cda:	f000 fca3 	bl	8004624 <TimerStart>
 8003cde:	e006      	b.n	8003cee <SX1272OnTimeoutIrq+0x86>
                SX1272.Settings.State = RF_IDLE;
 8003ce0:	4b30      	ldr	r3, [pc, #192]	; (8003da4 <SX1272OnTimeoutIrq+0x13c>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
                TimerStop( &RxTimeoutSyncWord );
 8003ce8:	482f      	ldr	r0, [pc, #188]	; (8003da8 <SX1272OnTimeoutIrq+0x140>)
 8003cea:	f000 fca5 	bl	8004638 <TimerStop>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8003cee:	4b2f      	ldr	r3, [pc, #188]	; (8003dac <SX1272OnTimeoutIrq+0x144>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d04e      	beq.n	8003d94 <SX1272OnTimeoutIrq+0x12c>
 8003cf6:	4b2d      	ldr	r3, [pc, #180]	; (8003dac <SX1272OnTimeoutIrq+0x144>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d049      	beq.n	8003d94 <SX1272OnTimeoutIrq+0x12c>
            RadioEvents->RxTimeout( );
 8003d00:	4b2a      	ldr	r3, [pc, #168]	; (8003dac <SX1272OnTimeoutIrq+0x144>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	4798      	blx	r3
        break;
 8003d08:	e044      	b.n	8003d94 <SX1272OnTimeoutIrq+0x12c>
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	f7ff fe35 	bl	800397a <SX1272SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8003d10:	2300      	movs	r3, #0
 8003d12:	71fb      	strb	r3, [r7, #7]
 8003d14:	e020      	b.n	8003d58 <SX1272OnTimeoutIrq+0xf0>
            SX1272SetModem( RadioRegsInit[i].Modem );
 8003d16:	79fa      	ldrb	r2, [r7, #7]
 8003d18:	4925      	ldr	r1, [pc, #148]	; (8003db0 <SX1272OnTimeoutIrq+0x148>)
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	005b      	lsls	r3, r3, #1
 8003d1e:	4413      	add	r3, r2
 8003d20:	440b      	add	r3, r1
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7ff fe49 	bl	80039bc <SX1272SetModem>
            SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8003d2a:	79fa      	ldrb	r2, [r7, #7]
 8003d2c:	4920      	ldr	r1, [pc, #128]	; (8003db0 <SX1272OnTimeoutIrq+0x148>)
 8003d2e:	4613      	mov	r3, r2
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	4413      	add	r3, r2
 8003d34:	440b      	add	r3, r1
 8003d36:	3301      	adds	r3, #1
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	b298      	uxth	r0, r3
 8003d3c:	79fa      	ldrb	r2, [r7, #7]
 8003d3e:	491c      	ldr	r1, [pc, #112]	; (8003db0 <SX1272OnTimeoutIrq+0x148>)
 8003d40:	4613      	mov	r3, r2
 8003d42:	005b      	lsls	r3, r3, #1
 8003d44:	4413      	add	r3, r2
 8003d46:	440b      	add	r3, r1
 8003d48:	3302      	adds	r3, #2
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	f7ff fe8d 	bl	8003a6c <SX1272Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	3301      	adds	r3, #1
 8003d56:	71fb      	strb	r3, [r7, #7]
 8003d58:	79fb      	ldrb	r3, [r7, #7]
 8003d5a:	2b0f      	cmp	r3, #15
 8003d5c:	d9db      	bls.n	8003d16 <SX1272OnTimeoutIrq+0xae>
        SX1272SetModem( MODEM_FSK );
 8003d5e:	2000      	movs	r0, #0
 8003d60:	f7ff fe2c 	bl	80039bc <SX1272SetModem>
        SX1272SetPublicNetwork( SX1272.Settings.LoRa.PublicNetwork );
 8003d64:	4b0f      	ldr	r3, [pc, #60]	; (8003da4 <SX1272OnTimeoutIrq+0x13c>)
 8003d66:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff ff56 	bl	8003c1c <SX1272SetPublicNetwork>
        SX1272.Settings.State = RF_IDLE;
 8003d70:	4b0c      	ldr	r3, [pc, #48]	; (8003da4 <SX1272OnTimeoutIrq+0x13c>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8003d78:	4b0c      	ldr	r3, [pc, #48]	; (8003dac <SX1272OnTimeoutIrq+0x144>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00b      	beq.n	8003d98 <SX1272OnTimeoutIrq+0x130>
 8003d80:	4b0a      	ldr	r3, [pc, #40]	; (8003dac <SX1272OnTimeoutIrq+0x144>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d006      	beq.n	8003d98 <SX1272OnTimeoutIrq+0x130>
            RadioEvents->TxTimeout( );
 8003d8a:	4b08      	ldr	r3, [pc, #32]	; (8003dac <SX1272OnTimeoutIrq+0x144>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	4798      	blx	r3
        break;
 8003d92:	e001      	b.n	8003d98 <SX1272OnTimeoutIrq+0x130>
        break;
 8003d94:	bf00      	nop
 8003d96:	e000      	b.n	8003d9a <SX1272OnTimeoutIrq+0x132>
        break;
 8003d98:	bf00      	nop
    }
}
 8003d9a:	bf00      	nop
 8003d9c:	3708      	adds	r7, #8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	20000170 	.word	0x20000170
 8003da8:	20000274 	.word	0x20000274
 8003dac:	20000044 	.word	0x20000044
 8003db0:	080054e4 	.word	0x080054e4

08003db4 <SX1272OnDio0Irq>:

void SX1272OnDio0Irq( void )
{
 8003db4:	b590      	push	{r4, r7, lr}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
    volatile uint8_t irqFlags = 0;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	70fb      	strb	r3, [r7, #3]

    switch( SX1272.Settings.State )
 8003dbe:	4ba9      	ldr	r3, [pc, #676]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003dc0:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d003      	beq.n	8003dd0 <SX1272OnDio0Irq+0x1c>
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	f000 81cd 	beq.w	8004168 <SX1272OnDio0Irq+0x3b4>
                }
                break;
            }
            break;
        default:
            break;
 8003dce:	e1ea      	b.n	80041a6 <SX1272OnDio0Irq+0x3f2>
            switch( SX1272.Settings.Modem )
 8003dd0:	4ba4      	ldr	r3, [pc, #656]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003dd2:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <SX1272OnDio0Irq+0x2e>
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	f000 80f2 	beq.w	8003fc4 <SX1272OnDio0Irq+0x210>
                break;
 8003de0:	e1c1      	b.n	8004166 <SX1272OnDio0Irq+0x3b2>
                if( SX1272.Settings.Fsk.CrcOn == true )
 8003de2:	4ba0      	ldr	r3, [pc, #640]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003de4:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d051      	beq.n	8003e90 <SX1272OnDio0Irq+0xdc>
                    irqFlags = SX1272Read( REG_IRQFLAGS2 );
 8003dec:	203f      	movs	r0, #63	; 0x3f
 8003dee:	f7ff fe4f 	bl	8003a90 <SX1272Read>
 8003df2:	4603      	mov	r3, r0
 8003df4:	70fb      	strb	r3, [r7, #3]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8003df6:	78fb      	ldrb	r3, [r7, #3]
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d046      	beq.n	8003e90 <SX1272OnDio0Irq+0xdc>
                        SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8003e02:	210b      	movs	r1, #11
 8003e04:	203e      	movs	r0, #62	; 0x3e
 8003e06:	f7ff fe31 	bl	8003a6c <SX1272Write>
                        SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8003e0a:	2110      	movs	r1, #16
 8003e0c:	203f      	movs	r0, #63	; 0x3f
 8003e0e:	f7ff fe2d 	bl	8003a6c <SX1272Write>
                        TimerStop( &RxTimeoutTimer );
 8003e12:	4895      	ldr	r0, [pc, #596]	; (8004068 <SX1272OnDio0Irq+0x2b4>)
 8003e14:	f000 fc10 	bl	8004638 <TimerStop>
                        if( SX1272.Settings.Fsk.RxContinuous == false )
 8003e18:	4b92      	ldr	r3, [pc, #584]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003e1a:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 8003e1e:	f083 0301 	eor.w	r3, r3, #1
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d007      	beq.n	8003e38 <SX1272OnDio0Irq+0x84>
                            TimerStop( &RxTimeoutSyncWord );
 8003e28:	4890      	ldr	r0, [pc, #576]	; (800406c <SX1272OnDio0Irq+0x2b8>)
 8003e2a:	f000 fc05 	bl	8004638 <TimerStop>
                            SX1272.Settings.State = RF_IDLE;
 8003e2e:	4b8d      	ldr	r3, [pc, #564]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8003e36:	e00d      	b.n	8003e54 <SX1272OnDio0Irq+0xa0>
                            SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003e38:	200d      	movs	r0, #13
 8003e3a:	f7ff fe29 	bl	8003a90 <SX1272Read>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	4619      	mov	r1, r3
 8003e48:	200d      	movs	r0, #13
 8003e4a:	f7ff fe0f 	bl	8003a6c <SX1272Write>
                            TimerStart( &RxTimeoutSyncWord );
 8003e4e:	4887      	ldr	r0, [pc, #540]	; (800406c <SX1272OnDio0Irq+0x2b8>)
 8003e50:	f000 fbe8 	bl	8004624 <TimerStart>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8003e54:	4b86      	ldr	r3, [pc, #536]	; (8004070 <SX1272OnDio0Irq+0x2bc>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d008      	beq.n	8003e6e <SX1272OnDio0Irq+0xba>
 8003e5c:	4b84      	ldr	r3, [pc, #528]	; (8004070 <SX1272OnDio0Irq+0x2bc>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d003      	beq.n	8003e6e <SX1272OnDio0Irq+0xba>
                            RadioEvents->RxError( );
 8003e66:	4b82      	ldr	r3, [pc, #520]	; (8004070 <SX1272OnDio0Irq+0x2bc>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	4798      	blx	r3
                        SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8003e6e:	4b7d      	ldr	r3, [pc, #500]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                        SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8003e76:	4b7b      	ldr	r3, [pc, #492]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                        SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8003e7e:	4b79      	ldr	r3, [pc, #484]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
                        SX1272.Settings.FskPacketHandler.Size = 0;
 8003e86:	4b77      	ldr	r3, [pc, #476]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
                        break;
 8003e8e:	e16a      	b.n	8004166 <SX1272OnDio0Irq+0x3b2>
                if( ( SX1272.Settings.FskPacketHandler.Size == 0 ) && ( SX1272.Settings.FskPacketHandler.NbBytes == 0 ) )
 8003e90:	4b74      	ldr	r3, [pc, #464]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003e92:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d133      	bne.n	8003f02 <SX1272OnDio0Irq+0x14e>
 8003e9a:	4b72      	ldr	r3, [pc, #456]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003e9c:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d12e      	bne.n	8003f02 <SX1272OnDio0Irq+0x14e>
                    if( SX1272.Settings.Fsk.FixLen == false )
 8003ea4:	4b6f      	ldr	r3, [pc, #444]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003ea6:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8003eaa:	f083 0301 	eor.w	r3, r3, #1
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d004      	beq.n	8003ebe <SX1272OnDio0Irq+0x10a>
                        SX1272ReadFifo( ( uint8_t* )&SX1272.Settings.FskPacketHandler.Size, 1 );
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	486f      	ldr	r0, [pc, #444]	; (8004074 <SX1272OnDio0Irq+0x2c0>)
 8003eb8:	f7ff fe72 	bl	8003ba0 <SX1272ReadFifo>
 8003ebc:	e007      	b.n	8003ece <SX1272OnDio0Irq+0x11a>
                        SX1272.Settings.FskPacketHandler.Size = SX1272Read( REG_PAYLOADLENGTH );
 8003ebe:	2032      	movs	r0, #50	; 0x32
 8003ec0:	f7ff fde6 	bl	8003a90 <SX1272Read>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	4b66      	ldr	r3, [pc, #408]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003eca:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
                    SX1272ReadFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8003ece:	4b65      	ldr	r3, [pc, #404]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003ed0:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	4b68      	ldr	r3, [pc, #416]	; (8004078 <SX1272OnDio0Irq+0x2c4>)
 8003ed8:	18d0      	adds	r0, r2, r3
 8003eda:	4b62      	ldr	r3, [pc, #392]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003edc:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 8003ee0:	b2da      	uxtb	r2, r3
 8003ee2:	4b60      	ldr	r3, [pc, #384]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003ee4:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	4619      	mov	r1, r3
 8003ef0:	f7ff fe56 	bl	8003ba0 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8003ef4:	4b5b      	ldr	r3, [pc, #364]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003ef6:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	; 0xc2
 8003efa:	4b5a      	ldr	r3, [pc, #360]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003efc:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
 8003f00:	e018      	b.n	8003f34 <SX1272OnDio0Irq+0x180>
                    SX1272ReadFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8003f02:	4b58      	ldr	r3, [pc, #352]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003f04:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8003f08:	461a      	mov	r2, r3
 8003f0a:	4b5b      	ldr	r3, [pc, #364]	; (8004078 <SX1272OnDio0Irq+0x2c4>)
 8003f0c:	18d0      	adds	r0, r2, r3
 8003f0e:	4b55      	ldr	r3, [pc, #340]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003f10:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 8003f14:	b2da      	uxtb	r2, r3
 8003f16:	4b53      	ldr	r3, [pc, #332]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003f18:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	4619      	mov	r1, r3
 8003f24:	f7ff fe3c 	bl	8003ba0 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8003f28:	4b4e      	ldr	r3, [pc, #312]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003f2a:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	; 0xc2
 8003f2e:	4b4d      	ldr	r3, [pc, #308]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003f30:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
                TimerStop( &RxTimeoutTimer );
 8003f34:	484c      	ldr	r0, [pc, #304]	; (8004068 <SX1272OnDio0Irq+0x2b4>)
 8003f36:	f000 fb7f 	bl	8004638 <TimerStop>
                if( SX1272.Settings.Fsk.RxContinuous == false )
 8003f3a:	4b4a      	ldr	r3, [pc, #296]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003f3c:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 8003f40:	f083 0301 	eor.w	r3, r3, #1
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d007      	beq.n	8003f5a <SX1272OnDio0Irq+0x1a6>
                    SX1272.Settings.State = RF_IDLE;
 8003f4a:	4b46      	ldr	r3, [pc, #280]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
                    TimerStop( &RxTimeoutSyncWord );
 8003f52:	4846      	ldr	r0, [pc, #280]	; (800406c <SX1272OnDio0Irq+0x2b8>)
 8003f54:	f000 fb70 	bl	8004638 <TimerStop>
 8003f58:	e00d      	b.n	8003f76 <SX1272OnDio0Irq+0x1c2>
                    SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003f5a:	200d      	movs	r0, #13
 8003f5c:	f7ff fd98 	bl	8003a90 <SX1272Read>
 8003f60:	4603      	mov	r3, r0
 8003f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	4619      	mov	r1, r3
 8003f6a:	200d      	movs	r0, #13
 8003f6c:	f7ff fd7e 	bl	8003a6c <SX1272Write>
                    TimerStart( &RxTimeoutSyncWord );
 8003f70:	483e      	ldr	r0, [pc, #248]	; (800406c <SX1272OnDio0Irq+0x2b8>)
 8003f72:	f000 fb57 	bl	8004624 <TimerStart>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8003f76:	4b3e      	ldr	r3, [pc, #248]	; (8004070 <SX1272OnDio0Irq+0x2bc>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d011      	beq.n	8003fa2 <SX1272OnDio0Irq+0x1ee>
 8003f7e:	4b3c      	ldr	r3, [pc, #240]	; (8004070 <SX1272OnDio0Irq+0x2bc>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00c      	beq.n	8003fa2 <SX1272OnDio0Irq+0x1ee>
                    RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.FskPacketHandler.Size, SX1272.Settings.FskPacketHandler.RssiValue, 0 );
 8003f88:	4b39      	ldr	r3, [pc, #228]	; (8004070 <SX1272OnDio0Irq+0x2bc>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689c      	ldr	r4, [r3, #8]
 8003f8e:	4b35      	ldr	r3, [pc, #212]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003f90:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 8003f94:	4b33      	ldr	r3, [pc, #204]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003f96:	f993 30ba 	ldrsb.w	r3, [r3, #186]	; 0xba
 8003f9a:	b21a      	sxth	r2, r3
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	4836      	ldr	r0, [pc, #216]	; (8004078 <SX1272OnDio0Irq+0x2c4>)
 8003fa0:	47a0      	blx	r4
                SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8003fa2:	4b30      	ldr	r3, [pc, #192]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8003faa:	4b2e      	ldr	r3, [pc, #184]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8003fb2:	4b2c      	ldr	r3, [pc, #176]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
                SX1272.Settings.FskPacketHandler.Size = 0;
 8003fba:	4b2a      	ldr	r3, [pc, #168]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
                break;
 8003fc2:	e0d0      	b.n	8004166 <SX1272OnDio0Irq+0x3b2>
                    int8_t snr = 0;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	71fb      	strb	r3, [r7, #7]
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8003fc8:	2140      	movs	r1, #64	; 0x40
 8003fca:	2012      	movs	r0, #18
 8003fcc:	f7ff fd4e 	bl	8003a6c <SX1272Write>
                    irqFlags = SX1272Read( REG_LR_IRQFLAGS );
 8003fd0:	2012      	movs	r0, #18
 8003fd2:	f7ff fd5d 	bl	8003a90 <SX1272Read>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	70fb      	strb	r3, [r7, #3]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8003fda:	78fb      	ldrb	r3, [r7, #3]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b20      	cmp	r3, #32
 8003fe4:	d122      	bne.n	800402c <SX1272OnDio0Irq+0x278>
                        SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8003fe6:	2120      	movs	r1, #32
 8003fe8:	2012      	movs	r0, #18
 8003fea:	f7ff fd3f 	bl	8003a6c <SX1272Write>
                        if( SX1272.Settings.LoRa.RxContinuous == false )
 8003fee:	4b1d      	ldr	r3, [pc, #116]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8003ff0:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8003ff4:	f083 0301 	eor.w	r3, r3, #1
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <SX1272OnDio0Irq+0x252>
                            SX1272.Settings.State = RF_IDLE;
 8003ffe:	4b19      	ldr	r3, [pc, #100]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8004000:	2200      	movs	r2, #0
 8004002:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
                        TimerStop( &RxTimeoutTimer );
 8004006:	4818      	ldr	r0, [pc, #96]	; (8004068 <SX1272OnDio0Irq+0x2b4>)
 8004008:	f000 fb16 	bl	8004638 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 800400c:	4b18      	ldr	r3, [pc, #96]	; (8004070 <SX1272OnDio0Irq+0x2bc>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	f000 80a5 	beq.w	8004160 <SX1272OnDio0Irq+0x3ac>
 8004016:	4b16      	ldr	r3, [pc, #88]	; (8004070 <SX1272OnDio0Irq+0x2bc>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	2b00      	cmp	r3, #0
 800401e:	f000 809f 	beq.w	8004160 <SX1272OnDio0Irq+0x3ac>
                            RadioEvents->RxError( );
 8004022:	4b13      	ldr	r3, [pc, #76]	; (8004070 <SX1272OnDio0Irq+0x2bc>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	4798      	blx	r3
                        break;
 800402a:	e099      	b.n	8004160 <SX1272OnDio0Irq+0x3ac>
                    SX1272.Settings.LoRaPacketHandler.SnrValue = SX1272Read( REG_LR_PKTSNRVALUE );
 800402c:	2019      	movs	r0, #25
 800402e:	f7ff fd2f 	bl	8003a90 <SX1272Read>
 8004032:	4603      	mov	r3, r0
 8004034:	b25a      	sxtb	r2, r3
 8004036:	4b0b      	ldr	r3, [pc, #44]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8004038:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
                    if( SX1272.Settings.LoRaPacketHandler.SnrValue & 0x80 ) // The SNR sign bit is 1
 800403c:	4b09      	ldr	r3, [pc, #36]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 800403e:	f993 30e8 	ldrsb.w	r3, [r3, #232]	; 0xe8
 8004042:	2b00      	cmp	r3, #0
 8004044:	da1a      	bge.n	800407c <SX1272OnDio0Irq+0x2c8>
                        snr = ( ( ~SX1272.Settings.LoRaPacketHandler.SnrValue + 1 ) & 0xFF ) >> 2;
 8004046:	4b07      	ldr	r3, [pc, #28]	; (8004064 <SX1272OnDio0Irq+0x2b0>)
 8004048:	f993 30e8 	ldrsb.w	r3, [r3, #232]	; 0xe8
 800404c:	425b      	negs	r3, r3
 800404e:	109b      	asrs	r3, r3, #2
 8004050:	b25b      	sxtb	r3, r3
 8004052:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004056:	71fb      	strb	r3, [r7, #7]
                        snr = -snr;
 8004058:	79fb      	ldrb	r3, [r7, #7]
 800405a:	425b      	negs	r3, r3
 800405c:	b2db      	uxtb	r3, r3
 800405e:	71fb      	strb	r3, [r7, #7]
 8004060:	e014      	b.n	800408c <SX1272OnDio0Irq+0x2d8>
 8004062:	bf00      	nop
 8004064:	20000170 	.word	0x20000170
 8004068:	20000288 	.word	0x20000288
 800406c:	20000274 	.word	0x20000274
 8004070:	20000044 	.word	0x20000044
 8004074:	20000232 	.word	0x20000232
 8004078:	20000048 	.word	0x20000048
                        snr = ( SX1272.Settings.LoRaPacketHandler.SnrValue & 0xFF ) >> 2;
 800407c:	4b4c      	ldr	r3, [pc, #304]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 800407e:	f993 30e8 	ldrsb.w	r3, [r3, #232]	; 0xe8
 8004082:	109b      	asrs	r3, r3, #2
 8004084:	b25b      	sxtb	r3, r3
 8004086:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800408a:	71fb      	strb	r3, [r7, #7]
                    int16_t rssi = SX1272Read( REG_LR_PKTRSSIVALUE );
 800408c:	201a      	movs	r0, #26
 800408e:	f7ff fcff 	bl	8003a90 <SX1272Read>
 8004092:	4603      	mov	r3, r0
 8004094:	80bb      	strh	r3, [r7, #4]
                    if( snr < 0 )
 8004096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800409a:	2b00      	cmp	r3, #0
 800409c:	da13      	bge.n	80040c6 <SX1272OnDio0Irq+0x312>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 800409e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80040a2:	111b      	asrs	r3, r3, #4
 80040a4:	b21b      	sxth	r3, r3
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	88bb      	ldrh	r3, [r7, #4]
 80040aa:	4413      	add	r3, r2
 80040ac:	b29a      	uxth	r2, r3
 80040ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	4413      	add	r3, r2
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	3b8b      	subs	r3, #139	; 0x8b
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	b21a      	sxth	r2, r3
 80040be:	4b3c      	ldr	r3, [pc, #240]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 80040c0:	f8a3 20ea 	strh.w	r2, [r3, #234]	; 0xea
 80040c4:	e00d      	b.n	80040e2 <SX1272OnDio0Irq+0x32e>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 );
 80040c6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80040ca:	111b      	asrs	r3, r3, #4
 80040cc:	b21b      	sxth	r3, r3
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	88bb      	ldrh	r3, [r7, #4]
 80040d2:	4413      	add	r3, r2
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	3b8b      	subs	r3, #139	; 0x8b
 80040d8:	b29b      	uxth	r3, r3
 80040da:	b21a      	sxth	r2, r3
 80040dc:	4b34      	ldr	r3, [pc, #208]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 80040de:	f8a3 20ea 	strh.w	r2, [r3, #234]	; 0xea
                    SX1272.Settings.LoRaPacketHandler.Size = SX1272Read( REG_LR_RXNBBYTES );
 80040e2:	2013      	movs	r0, #19
 80040e4:	f7ff fcd4 	bl	8003a90 <SX1272Read>
 80040e8:	4603      	mov	r3, r0
 80040ea:	461a      	mov	r2, r3
 80040ec:	4b30      	ldr	r3, [pc, #192]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 80040ee:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
                    SX1272Write( REG_LR_FIFOADDRPTR, SX1272Read( REG_LR_FIFORXCURRENTADDR ) );
 80040f2:	2010      	movs	r0, #16
 80040f4:	f7ff fccc 	bl	8003a90 <SX1272Read>
 80040f8:	4603      	mov	r3, r0
 80040fa:	4619      	mov	r1, r3
 80040fc:	200d      	movs	r0, #13
 80040fe:	f7ff fcb5 	bl	8003a6c <SX1272Write>
                    SX1272ReadFifo( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size );
 8004102:	4b2b      	ldr	r3, [pc, #172]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 8004104:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 8004108:	4619      	mov	r1, r3
 800410a:	482a      	ldr	r0, [pc, #168]	; (80041b4 <SX1272OnDio0Irq+0x400>)
 800410c:	f7ff fd48 	bl	8003ba0 <SX1272ReadFifo>
                    if( SX1272.Settings.LoRa.RxContinuous == false )
 8004110:	4b27      	ldr	r3, [pc, #156]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 8004112:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8004116:	f083 0301 	eor.w	r3, r3, #1
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <SX1272OnDio0Irq+0x374>
                        SX1272.Settings.State = RF_IDLE;
 8004120:	4b23      	ldr	r3, [pc, #140]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 8004122:	2200      	movs	r2, #0
 8004124:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
                    TimerStop( &RxTimeoutTimer );
 8004128:	4823      	ldr	r0, [pc, #140]	; (80041b8 <SX1272OnDio0Irq+0x404>)
 800412a:	f000 fa85 	bl	8004638 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800412e:	4b23      	ldr	r3, [pc, #140]	; (80041bc <SX1272OnDio0Irq+0x408>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d016      	beq.n	8004164 <SX1272OnDio0Irq+0x3b0>
 8004136:	4b21      	ldr	r3, [pc, #132]	; (80041bc <SX1272OnDio0Irq+0x408>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d011      	beq.n	8004164 <SX1272OnDio0Irq+0x3b0>
                        RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size, SX1272.Settings.LoRaPacketHandler.RssiValue, SX1272.Settings.LoRaPacketHandler.SnrValue );
 8004140:	4b1e      	ldr	r3, [pc, #120]	; (80041bc <SX1272OnDio0Irq+0x408>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	689c      	ldr	r4, [r3, #8]
 8004146:	4b1a      	ldr	r3, [pc, #104]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 8004148:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 800414c:	b299      	uxth	r1, r3
 800414e:	4b18      	ldr	r3, [pc, #96]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 8004150:	f9b3 20ea 	ldrsh.w	r2, [r3, #234]	; 0xea
 8004154:	4b16      	ldr	r3, [pc, #88]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 8004156:	f993 30e8 	ldrsb.w	r3, [r3, #232]	; 0xe8
 800415a:	4816      	ldr	r0, [pc, #88]	; (80041b4 <SX1272OnDio0Irq+0x400>)
 800415c:	47a0      	blx	r4
                break;
 800415e:	e001      	b.n	8004164 <SX1272OnDio0Irq+0x3b0>
                        break;
 8004160:	bf00      	nop
 8004162:	e020      	b.n	80041a6 <SX1272OnDio0Irq+0x3f2>
                break;
 8004164:	bf00      	nop
            break;
 8004166:	e01e      	b.n	80041a6 <SX1272OnDio0Irq+0x3f2>
            TimerStop( &TxTimeoutTimer );
 8004168:	4815      	ldr	r0, [pc, #84]	; (80041c0 <SX1272OnDio0Irq+0x40c>)
 800416a:	f000 fa65 	bl	8004638 <TimerStop>
            switch( SX1272.Settings.Modem )
 800416e:	4b10      	ldr	r3, [pc, #64]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 8004170:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8004174:	2b01      	cmp	r3, #1
 8004176:	d103      	bne.n	8004180 <SX1272OnDio0Irq+0x3cc>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8004178:	2108      	movs	r1, #8
 800417a:	2012      	movs	r0, #18
 800417c:	f7ff fc76 	bl	8003a6c <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 8004180:	4b0b      	ldr	r3, [pc, #44]	; (80041b0 <SX1272OnDio0Irq+0x3fc>)
 8004182:	2200      	movs	r2, #0
 8004184:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8004188:	4b0c      	ldr	r3, [pc, #48]	; (80041bc <SX1272OnDio0Irq+0x408>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d008      	beq.n	80041a2 <SX1272OnDio0Irq+0x3ee>
 8004190:	4b0a      	ldr	r3, [pc, #40]	; (80041bc <SX1272OnDio0Irq+0x408>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <SX1272OnDio0Irq+0x3ee>
                    RadioEvents->TxDone( );
 800419a:	4b08      	ldr	r3, [pc, #32]	; (80041bc <SX1272OnDio0Irq+0x408>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4798      	blx	r3
                break;
 80041a2:	bf00      	nop
            break;
 80041a4:	bf00      	nop
    }
}
 80041a6:	bf00      	nop
 80041a8:	370c      	adds	r7, #12
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd90      	pop	{r4, r7, pc}
 80041ae:	bf00      	nop
 80041b0:	20000170 	.word	0x20000170
 80041b4:	20000048 	.word	0x20000048
 80041b8:	20000288 	.word	0x20000288
 80041bc:	20000044 	.word	0x20000044
 80041c0:	20000260 	.word	0x20000260

080041c4 <SX1272OnDio1Irq>:

void SX1272OnDio1Irq( void )
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
    switch( SX1272.Settings.State )
 80041c8:	4b6b      	ldr	r3, [pc, #428]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 80041ca:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d003      	beq.n	80041da <SX1272OnDio1Irq+0x16>
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	f000 8083 	beq.w	80042de <SX1272OnDio1Irq+0x11a>
            default:
                break;
            }
            break;
        default:
            break;
 80041d8:	e0cc      	b.n	8004374 <SX1272OnDio1Irq+0x1b0>
            switch( SX1272.Settings.Modem )
 80041da:	4b67      	ldr	r3, [pc, #412]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 80041dc:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d002      	beq.n	80041ea <SX1272OnDio1Irq+0x26>
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d060      	beq.n	80042aa <SX1272OnDio1Irq+0xe6>
                break;
 80041e8:	e078      	b.n	80042dc <SX1272OnDio1Irq+0x118>
                if( ( SX1272.Settings.FskPacketHandler.Size == 0 ) && ( SX1272.Settings.FskPacketHandler.NbBytes == 0 ) )
 80041ea:	4b63      	ldr	r3, [pc, #396]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 80041ec:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d119      	bne.n	8004228 <SX1272OnDio1Irq+0x64>
 80041f4:	4b60      	ldr	r3, [pc, #384]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 80041f6:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d114      	bne.n	8004228 <SX1272OnDio1Irq+0x64>
                    if( SX1272.Settings.Fsk.FixLen == false )
 80041fe:	4b5e      	ldr	r3, [pc, #376]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004200:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8004204:	f083 0301 	eor.w	r3, r3, #1
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d004      	beq.n	8004218 <SX1272OnDio1Irq+0x54>
                        SX1272ReadFifo( ( uint8_t* )&SX1272.Settings.FskPacketHandler.Size, 1 );
 800420e:	2101      	movs	r1, #1
 8004210:	485a      	ldr	r0, [pc, #360]	; (800437c <SX1272OnDio1Irq+0x1b8>)
 8004212:	f7ff fcc5 	bl	8003ba0 <SX1272ReadFifo>
 8004216:	e007      	b.n	8004228 <SX1272OnDio1Irq+0x64>
                        SX1272.Settings.FskPacketHandler.Size = SX1272Read( REG_PAYLOADLENGTH );
 8004218:	2032      	movs	r0, #50	; 0x32
 800421a:	f7ff fc39 	bl	8003a90 <SX1272Read>
 800421e:	4603      	mov	r3, r0
 8004220:	b29a      	uxth	r2, r3
 8004222:	4b55      	ldr	r3, [pc, #340]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004224:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
                if( ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes ) > SX1272.Settings.FskPacketHandler.FifoThresh )
 8004228:	4b53      	ldr	r3, [pc, #332]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 800422a:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 800422e:	461a      	mov	r2, r3
 8004230:	4b51      	ldr	r3, [pc, #324]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004232:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	4a4f      	ldr	r2, [pc, #316]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 800423a:	f892 20c6 	ldrb.w	r2, [r2, #198]	; 0xc6
 800423e:	4293      	cmp	r3, r2
 8004240:	dd19      	ble.n	8004276 <SX1272OnDio1Irq+0xb2>
                    SX1272ReadFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.FifoThresh );
 8004242:	4b4d      	ldr	r3, [pc, #308]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004244:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8004248:	461a      	mov	r2, r3
 800424a:	4b4d      	ldr	r3, [pc, #308]	; (8004380 <SX1272OnDio1Irq+0x1bc>)
 800424c:	441a      	add	r2, r3
 800424e:	4b4a      	ldr	r3, [pc, #296]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004250:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 8004254:	4619      	mov	r1, r3
 8004256:	4610      	mov	r0, r2
 8004258:	f7ff fca2 	bl	8003ba0 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.FifoThresh;
 800425c:	4b46      	ldr	r3, [pc, #280]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 800425e:	f8b3 20c4 	ldrh.w	r2, [r3, #196]	; 0xc4
 8004262:	4b45      	ldr	r3, [pc, #276]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004264:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 8004268:	b29b      	uxth	r3, r3
 800426a:	4413      	add	r3, r2
 800426c:	b29a      	uxth	r2, r3
 800426e:	4b42      	ldr	r3, [pc, #264]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004270:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
                break;
 8004274:	e032      	b.n	80042dc <SX1272OnDio1Irq+0x118>
                    SX1272ReadFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8004276:	4b40      	ldr	r3, [pc, #256]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004278:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 800427c:	461a      	mov	r2, r3
 800427e:	4b40      	ldr	r3, [pc, #256]	; (8004380 <SX1272OnDio1Irq+0x1bc>)
 8004280:	18d0      	adds	r0, r2, r3
 8004282:	4b3d      	ldr	r3, [pc, #244]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004284:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 8004288:	b2da      	uxtb	r2, r3
 800428a:	4b3b      	ldr	r3, [pc, #236]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 800428c:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8004290:	b2db      	uxtb	r3, r3
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	b2db      	uxtb	r3, r3
 8004296:	4619      	mov	r1, r3
 8004298:	f7ff fc82 	bl	8003ba0 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 800429c:	4b36      	ldr	r3, [pc, #216]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 800429e:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	; 0xc2
 80042a2:	4b35      	ldr	r3, [pc, #212]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 80042a4:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
                break;
 80042a8:	e018      	b.n	80042dc <SX1272OnDio1Irq+0x118>
                TimerStop( &RxTimeoutTimer );
 80042aa:	4836      	ldr	r0, [pc, #216]	; (8004384 <SX1272OnDio1Irq+0x1c0>)
 80042ac:	f000 f9c4 	bl	8004638 <TimerStop>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 80042b0:	2180      	movs	r1, #128	; 0x80
 80042b2:	2012      	movs	r0, #18
 80042b4:	f7ff fbda 	bl	8003a6c <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 80042b8:	4b2f      	ldr	r3, [pc, #188]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80042c0:	4b31      	ldr	r3, [pc, #196]	; (8004388 <SX1272OnDio1Irq+0x1c4>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d008      	beq.n	80042da <SX1272OnDio1Irq+0x116>
 80042c8:	4b2f      	ldr	r3, [pc, #188]	; (8004388 <SX1272OnDio1Irq+0x1c4>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <SX1272OnDio1Irq+0x116>
                    RadioEvents->RxTimeout( );
 80042d2:	4b2d      	ldr	r3, [pc, #180]	; (8004388 <SX1272OnDio1Irq+0x1c4>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	4798      	blx	r3
                break;
 80042da:	bf00      	nop
            break;
 80042dc:	e04a      	b.n	8004374 <SX1272OnDio1Irq+0x1b0>
            switch( SX1272.Settings.Modem )
 80042de:	4b26      	ldr	r3, [pc, #152]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 80042e0:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d002      	beq.n	80042ee <SX1272OnDio1Irq+0x12a>
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d041      	beq.n	8004370 <SX1272OnDio1Irq+0x1ac>
                break;
 80042ec:	e041      	b.n	8004372 <SX1272OnDio1Irq+0x1ae>
                if( ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes ) > SX1272.Settings.FskPacketHandler.ChunkSize )
 80042ee:	4b22      	ldr	r3, [pc, #136]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 80042f0:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 80042f4:	461a      	mov	r2, r3
 80042f6:	4b20      	ldr	r3, [pc, #128]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 80042f8:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	4a1e      	ldr	r2, [pc, #120]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004300:	f892 20c7 	ldrb.w	r2, [r2, #199]	; 0xc7
 8004304:	4293      	cmp	r3, r2
 8004306:	dd19      	ble.n	800433c <SX1272OnDio1Irq+0x178>
                    SX1272WriteFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.ChunkSize );
 8004308:	4b1b      	ldr	r3, [pc, #108]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 800430a:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 800430e:	461a      	mov	r2, r3
 8004310:	4b1b      	ldr	r3, [pc, #108]	; (8004380 <SX1272OnDio1Irq+0x1bc>)
 8004312:	441a      	add	r2, r3
 8004314:	4b18      	ldr	r3, [pc, #96]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004316:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 800431a:	4619      	mov	r1, r3
 800431c:	4610      	mov	r0, r2
 800431e:	f7ff fc2f 	bl	8003b80 <SX1272WriteFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8004322:	4b15      	ldr	r3, [pc, #84]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004324:	f8b3 20c4 	ldrh.w	r2, [r3, #196]	; 0xc4
 8004328:	4b13      	ldr	r3, [pc, #76]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 800432a:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 800432e:	b29b      	uxth	r3, r3
 8004330:	4413      	add	r3, r2
 8004332:	b29a      	uxth	r2, r3
 8004334:	4b10      	ldr	r3, [pc, #64]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004336:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
                break;
 800433a:	e01a      	b.n	8004372 <SX1272OnDio1Irq+0x1ae>
                    SX1272WriteFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 800433c:	4b0e      	ldr	r3, [pc, #56]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 800433e:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8004342:	461a      	mov	r2, r3
 8004344:	4b0e      	ldr	r3, [pc, #56]	; (8004380 <SX1272OnDio1Irq+0x1bc>)
 8004346:	18d0      	adds	r0, r2, r3
 8004348:	4b0b      	ldr	r3, [pc, #44]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 800434a:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 800434e:	b2da      	uxtb	r2, r3
 8004350:	4b09      	ldr	r3, [pc, #36]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004352:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8004356:	b2db      	uxtb	r3, r3
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	b2db      	uxtb	r3, r3
 800435c:	4619      	mov	r1, r3
 800435e:	f7ff fc0f 	bl	8003b80 <SX1272WriteFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes;
 8004362:	4b05      	ldr	r3, [pc, #20]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 8004364:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	; 0xc2
 8004368:	4b03      	ldr	r3, [pc, #12]	; (8004378 <SX1272OnDio1Irq+0x1b4>)
 800436a:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
                break;
 800436e:	e000      	b.n	8004372 <SX1272OnDio1Irq+0x1ae>
                break;
 8004370:	bf00      	nop
            break;
 8004372:	bf00      	nop
    }
}
 8004374:	bf00      	nop
 8004376:	bd80      	pop	{r7, pc}
 8004378:	20000170 	.word	0x20000170
 800437c:	20000232 	.word	0x20000232
 8004380:	20000048 	.word	0x20000048
 8004384:	20000288 	.word	0x20000288
 8004388:	20000044 	.word	0x20000044
 800438c:	00000000 	.word	0x00000000

08004390 <SX1272OnDio2Irq>:

void SX1272OnDio2Irq( void )
{
 8004390:	b598      	push	{r3, r4, r7, lr}
 8004392:	af00      	add	r7, sp, #0
    switch( SX1272.Settings.State )
 8004394:	4b5e      	ldr	r3, [pc, #376]	; (8004510 <SX1272OnDio2Irq+0x180>)
 8004396:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800439a:	2b01      	cmp	r3, #1
 800439c:	d003      	beq.n	80043a6 <SX1272OnDio2Irq+0x16>
 800439e:	2b02      	cmp	r3, #2
 80043a0:	f000 8084 	beq.w	80044ac <SX1272OnDio2Irq+0x11c>
            default:
                break;
            }
            break;
        default:
            break;
 80043a4:	e0ad      	b.n	8004502 <SX1272OnDio2Irq+0x172>
            switch( SX1272.Settings.Modem )
 80043a6:	4b5a      	ldr	r3, [pc, #360]	; (8004510 <SX1272OnDio2Irq+0x180>)
 80043a8:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d002      	beq.n	80043b6 <SX1272OnDio2Irq+0x26>
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d058      	beq.n	8004466 <SX1272OnDio2Irq+0xd6>
                break;
 80043b4:	e079      	b.n	80044aa <SX1272OnDio2Irq+0x11a>
                if( SX1272.DIO4.port == NULL )
 80043b6:	4b56      	ldr	r3, [pc, #344]	; (8004510 <SX1272OnDio2Irq+0x180>)
 80043b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d103      	bne.n	80043c6 <SX1272OnDio2Irq+0x36>
                    SX1272.Settings.FskPacketHandler.PreambleDetected = true;
 80043be:	4b54      	ldr	r3, [pc, #336]	; (8004510 <SX1272OnDio2Irq+0x180>)
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                if( ( SX1272.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1272.Settings.FskPacketHandler.SyncWordDetected == false ) )
 80043c6:	4b52      	ldr	r3, [pc, #328]	; (8004510 <SX1272OnDio2Irq+0x180>)
 80043c8:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d169      	bne.n	80044a4 <SX1272OnDio2Irq+0x114>
 80043d0:	4b4f      	ldr	r3, [pc, #316]	; (8004510 <SX1272OnDio2Irq+0x180>)
 80043d2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d164      	bne.n	80044a4 <SX1272OnDio2Irq+0x114>
                    TimerStop( &RxTimeoutSyncWord );
 80043da:	484e      	ldr	r0, [pc, #312]	; (8004514 <SX1272OnDio2Irq+0x184>)
 80043dc:	f000 f92c 	bl	8004638 <TimerStop>
                    SX1272.Settings.FskPacketHandler.SyncWordDetected = true;
 80043e0:	4b4b      	ldr	r3, [pc, #300]	; (8004510 <SX1272OnDio2Irq+0x180>)
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    SX1272.Settings.FskPacketHandler.RssiValue = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 80043e8:	2011      	movs	r0, #17
 80043ea:	f7ff fb51 	bl	8003a90 <SX1272Read>
 80043ee:	4603      	mov	r3, r0
 80043f0:	085b      	lsrs	r3, r3, #1
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	425b      	negs	r3, r3
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	b25a      	sxtb	r2, r3
 80043fa:	4b45      	ldr	r3, [pc, #276]	; (8004510 <SX1272OnDio2Irq+0x180>)
 80043fc:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
                    SX1272.Settings.FskPacketHandler.AfcValue = ( int32_t )( double )( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8004400:	201b      	movs	r0, #27
 8004402:	f7ff fb45 	bl	8003a90 <SX1272Read>
 8004406:	4603      	mov	r3, r0
 8004408:	021c      	lsls	r4, r3, #8
                                                                           ( uint16_t )SX1272Read( REG_AFCLSB ) ) *
 800440a:	201c      	movs	r0, #28
 800440c:	f7ff fb40 	bl	8003a90 <SX1272Read>
 8004410:	4603      	mov	r3, r0
                    SX1272.Settings.FskPacketHandler.AfcValue = ( int32_t )( double )( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8004412:	4323      	orrs	r3, r4
 8004414:	4618      	mov	r0, r3
 8004416:	f7fc f831 	bl	800047c <__aeabi_i2d>
 800441a:	4603      	mov	r3, r0
 800441c:	460c      	mov	r4, r1
 800441e:	4618      	mov	r0, r3
 8004420:	4621      	mov	r1, r4
 8004422:	f7fc fb2f 	bl	8000a84 <__aeabi_d2iz>
 8004426:	4603      	mov	r3, r0
                                                                           ( uint16_t )SX1272Read( REG_AFCLSB ) ) *
 8004428:	4618      	mov	r0, r3
 800442a:	f7fc f827 	bl	800047c <__aeabi_i2d>
 800442e:	a336      	add	r3, pc, #216	; (adr r3, 8004508 <SX1272OnDio2Irq+0x178>)
 8004430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004434:	f7fc f88c 	bl	8000550 <__aeabi_dmul>
 8004438:	4603      	mov	r3, r0
 800443a:	460c      	mov	r4, r1
                    SX1272.Settings.FskPacketHandler.AfcValue = ( int32_t )( double )( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 800443c:	4618      	mov	r0, r3
 800443e:	4621      	mov	r1, r4
 8004440:	f7fc fb20 	bl	8000a84 <__aeabi_d2iz>
 8004444:	4602      	mov	r2, r0
 8004446:	4b32      	ldr	r3, [pc, #200]	; (8004510 <SX1272OnDio2Irq+0x180>)
 8004448:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
                    SX1272.Settings.FskPacketHandler.RxGain = ( SX1272Read( REG_LNA ) >> 5 ) & 0x07;
 800444c:	200c      	movs	r0, #12
 800444e:	f7ff fb1f 	bl	8003a90 <SX1272Read>
 8004452:	4603      	mov	r3, r0
 8004454:	095b      	lsrs	r3, r3, #5
 8004456:	b2db      	uxtb	r3, r3
 8004458:	f003 0307 	and.w	r3, r3, #7
 800445c:	b2da      	uxtb	r2, r3
 800445e:	4b2c      	ldr	r3, [pc, #176]	; (8004510 <SX1272OnDio2Irq+0x180>)
 8004460:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
                break;
 8004464:	e01e      	b.n	80044a4 <SX1272OnDio2Irq+0x114>
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 8004466:	4b2a      	ldr	r3, [pc, #168]	; (8004510 <SX1272OnDio2Irq+0x180>)
 8004468:	f893 30db 	ldrb.w	r3, [r3, #219]	; 0xdb
 800446c:	2b00      	cmp	r3, #0
 800446e:	d01b      	beq.n	80044a8 <SX1272OnDio2Irq+0x118>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8004470:	2102      	movs	r1, #2
 8004472:	2012      	movs	r0, #18
 8004474:	f7ff fafa 	bl	8003a6c <SX1272Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8004478:	4b27      	ldr	r3, [pc, #156]	; (8004518 <SX1272OnDio2Irq+0x188>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d013      	beq.n	80044a8 <SX1272OnDio2Irq+0x118>
 8004480:	4b25      	ldr	r3, [pc, #148]	; (8004518 <SX1272OnDio2Irq+0x188>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00e      	beq.n	80044a8 <SX1272OnDio2Irq+0x118>
                        RadioEvents->FhssChangeChannel( ( SX1272Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 800448a:	4b23      	ldr	r3, [pc, #140]	; (8004518 <SX1272OnDio2Irq+0x188>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	695c      	ldr	r4, [r3, #20]
 8004490:	201c      	movs	r0, #28
 8004492:	f7ff fafd 	bl	8003a90 <SX1272Read>
 8004496:	4603      	mov	r3, r0
 8004498:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800449c:	b2db      	uxtb	r3, r3
 800449e:	4618      	mov	r0, r3
 80044a0:	47a0      	blx	r4
                break;
 80044a2:	e001      	b.n	80044a8 <SX1272OnDio2Irq+0x118>
                break;
 80044a4:	bf00      	nop
 80044a6:	e02c      	b.n	8004502 <SX1272OnDio2Irq+0x172>
                break;
 80044a8:	bf00      	nop
            break;
 80044aa:	e02a      	b.n	8004502 <SX1272OnDio2Irq+0x172>
            switch( SX1272.Settings.Modem )
 80044ac:	4b18      	ldr	r3, [pc, #96]	; (8004510 <SX1272OnDio2Irq+0x180>)
 80044ae:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d021      	beq.n	80044fa <SX1272OnDio2Irq+0x16a>
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d000      	beq.n	80044bc <SX1272OnDio2Irq+0x12c>
                break;
 80044ba:	e021      	b.n	8004500 <SX1272OnDio2Irq+0x170>
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 80044bc:	4b14      	ldr	r3, [pc, #80]	; (8004510 <SX1272OnDio2Irq+0x180>)
 80044be:	f893 30db 	ldrb.w	r3, [r3, #219]	; 0xdb
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d01b      	beq.n	80044fe <SX1272OnDio2Irq+0x16e>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 80044c6:	2102      	movs	r1, #2
 80044c8:	2012      	movs	r0, #18
 80044ca:	f7ff facf 	bl	8003a6c <SX1272Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 80044ce:	4b12      	ldr	r3, [pc, #72]	; (8004518 <SX1272OnDio2Irq+0x188>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d013      	beq.n	80044fe <SX1272OnDio2Irq+0x16e>
 80044d6:	4b10      	ldr	r3, [pc, #64]	; (8004518 <SX1272OnDio2Irq+0x188>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	695b      	ldr	r3, [r3, #20]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d00e      	beq.n	80044fe <SX1272OnDio2Irq+0x16e>
                        RadioEvents->FhssChangeChannel( ( SX1272Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 80044e0:	4b0d      	ldr	r3, [pc, #52]	; (8004518 <SX1272OnDio2Irq+0x188>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	695c      	ldr	r4, [r3, #20]
 80044e6:	201c      	movs	r0, #28
 80044e8:	f7ff fad2 	bl	8003a90 <SX1272Read>
 80044ec:	4603      	mov	r3, r0
 80044ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	4618      	mov	r0, r3
 80044f6:	47a0      	blx	r4
                break;
 80044f8:	e001      	b.n	80044fe <SX1272OnDio2Irq+0x16e>
                break;
 80044fa:	bf00      	nop
 80044fc:	e000      	b.n	8004500 <SX1272OnDio2Irq+0x170>
                break;
 80044fe:	bf00      	nop
            break;
 8004500:	bf00      	nop
    }
}
 8004502:	bf00      	nop
 8004504:	bd98      	pop	{r3, r4, r7, pc}
 8004506:	bf00      	nop
 8004508:	00000000 	.word	0x00000000
 800450c:	404e8480 	.word	0x404e8480
 8004510:	20000170 	.word	0x20000170
 8004514:	20000274 	.word	0x20000274
 8004518:	20000044 	.word	0x20000044

0800451c <SX1272OnDio3Irq>:

void SX1272OnDio3Irq( void )
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
    switch( SX1272.Settings.Modem )
 8004520:	4b1d      	ldr	r3, [pc, #116]	; (8004598 <SX1272OnDio3Irq+0x7c>)
 8004522:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8004526:	2b00      	cmp	r3, #0
 8004528:	d030      	beq.n	800458c <SX1272OnDio3Irq+0x70>
 800452a:	2b01      	cmp	r3, #1
 800452c:	d000      	beq.n	8004530 <SX1272OnDio3Irq+0x14>
                RadioEvents->CadDone( false );
            }
        }
        break;
    default:
        break;
 800452e:	e030      	b.n	8004592 <SX1272OnDio3Irq+0x76>
        if( ( SX1272Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8004530:	2012      	movs	r0, #18
 8004532:	f7ff faad 	bl	8003a90 <SX1272Read>
 8004536:	4603      	mov	r3, r0
 8004538:	f003 0301 	and.w	r3, r3, #1
 800453c:	2b01      	cmp	r3, #1
 800453e:	d112      	bne.n	8004566 <SX1272OnDio3Irq+0x4a>
            SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8004540:	2105      	movs	r1, #5
 8004542:	2012      	movs	r0, #18
 8004544:	f7ff fa92 	bl	8003a6c <SX1272Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8004548:	4b14      	ldr	r3, [pc, #80]	; (800459c <SX1272OnDio3Irq+0x80>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d01f      	beq.n	8004590 <SX1272OnDio3Irq+0x74>
 8004550:	4b12      	ldr	r3, [pc, #72]	; (800459c <SX1272OnDio3Irq+0x80>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d01a      	beq.n	8004590 <SX1272OnDio3Irq+0x74>
                RadioEvents->CadDone( true );
 800455a:	4b10      	ldr	r3, [pc, #64]	; (800459c <SX1272OnDio3Irq+0x80>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	2001      	movs	r0, #1
 8004562:	4798      	blx	r3
        break;
 8004564:	e014      	b.n	8004590 <SX1272OnDio3Irq+0x74>
            SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8004566:	2104      	movs	r1, #4
 8004568:	2012      	movs	r0, #18
 800456a:	f7ff fa7f 	bl	8003a6c <SX1272Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800456e:	4b0b      	ldr	r3, [pc, #44]	; (800459c <SX1272OnDio3Irq+0x80>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00c      	beq.n	8004590 <SX1272OnDio3Irq+0x74>
 8004576:	4b09      	ldr	r3, [pc, #36]	; (800459c <SX1272OnDio3Irq+0x80>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d007      	beq.n	8004590 <SX1272OnDio3Irq+0x74>
                RadioEvents->CadDone( false );
 8004580:	4b06      	ldr	r3, [pc, #24]	; (800459c <SX1272OnDio3Irq+0x80>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	2000      	movs	r0, #0
 8004588:	4798      	blx	r3
        break;
 800458a:	e001      	b.n	8004590 <SX1272OnDio3Irq+0x74>
        break;
 800458c:	bf00      	nop
 800458e:	e000      	b.n	8004592 <SX1272OnDio3Irq+0x76>
        break;
 8004590:	bf00      	nop
    }
}
 8004592:	bf00      	nop
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	20000170 	.word	0x20000170
 800459c:	20000044 	.word	0x20000044

080045a0 <SX1272OnDio4Irq>:

void SX1272OnDio4Irq( void )
{
 80045a0:	b480      	push	{r7}
 80045a2:	af00      	add	r7, sp, #0
    switch( SX1272.Settings.Modem )
 80045a4:	4b0c      	ldr	r3, [pc, #48]	; (80045d8 <SX1272OnDio4Irq+0x38>)
 80045a6:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d002      	beq.n	80045b4 <SX1272OnDio4Irq+0x14>
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d00a      	beq.n	80045c8 <SX1272OnDio4Irq+0x28>
        }
        break;
    case MODEM_LORA:
        break;
    default:
        break;
 80045b2:	e00c      	b.n	80045ce <SX1272OnDio4Irq+0x2e>
            if( SX1272.Settings.FskPacketHandler.PreambleDetected == false )
 80045b4:	4b08      	ldr	r3, [pc, #32]	; (80045d8 <SX1272OnDio4Irq+0x38>)
 80045b6:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d106      	bne.n	80045cc <SX1272OnDio4Irq+0x2c>
                SX1272.Settings.FskPacketHandler.PreambleDetected = true;
 80045be:	4b06      	ldr	r3, [pc, #24]	; (80045d8 <SX1272OnDio4Irq+0x38>)
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
        break;
 80045c6:	e001      	b.n	80045cc <SX1272OnDio4Irq+0x2c>
        break;
 80045c8:	bf00      	nop
 80045ca:	e000      	b.n	80045ce <SX1272OnDio4Irq+0x2e>
        break;
 80045cc:	bf00      	nop
    }
}
 80045ce:	bf00      	nop
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr
 80045d8:	20000170 	.word	0x20000170

080045dc <DelayMs>:

/* Includes ------------------------------------------------------------------*/
#include "timeServer.h"

void DelayMs( uint32_t ms )
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
//  HW_RTC_DelayMs( ms );

}
 80045e4:	bf00      	nop
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <TimerInit>:
static bool TimerExists( TimerEvent_t *obj );



void TimerInit( TimerEvent_t *obj, void ( *callback )( void ) )
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  obj->Timestamp = 0;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = 0;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	605a      	str	r2, [r3, #4]
  obj->IsRunning = false;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	721a      	strb	r2, [r3, #8]
  obj->Callback = callback;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	683a      	ldr	r2, [r7, #0]
 8004610:	60da      	str	r2, [r3, #12]
  obj->Next = NULL;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	611a      	str	r2, [r3, #16]
}
 8004618:	bf00      	nop
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <TimerStart>:

void TimerStart( TimerEvent_t *obj )
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
//    {
//      TimerInsertTimer( obj);
//    }
//  }
//  RESTORE_PRIMASK( );
}
 800462c:	bf00      	nop
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <TimerStop>:
    TimerSetTimeout( TimerListHead );
  }
}

void TimerStop( TimerEvent_t *obj ) 
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b088      	sub	sp, #32
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004640:	f3ef 8310 	mrs	r3, PRIMASK
 8004644:	613b      	str	r3, [r7, #16]
  return(result);
 8004646:	693b      	ldr	r3, [r7, #16]
  BACKUP_PRIMASK();
 8004648:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800464a:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  TimerEvent_t* prev = TimerListHead;
 800464c:	4b34      	ldr	r3, [pc, #208]	; (8004720 <TimerStop+0xe8>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	61fb      	str	r3, [r7, #28]
  TimerEvent_t* cur = TimerListHead;
 8004652:	4b33      	ldr	r3, [pc, #204]	; (8004720 <TimerStop+0xe8>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	61bb      	str	r3, [r7, #24]

  // List is empty or the Obj to stop does not exist 
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 8004658:	4b31      	ldr	r3, [pc, #196]	; (8004720 <TimerStop+0xe8>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d002      	beq.n	8004666 <TimerStop+0x2e>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d105      	bne.n	8004672 <TimerStop+0x3a>
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 8004670:	e052      	b.n	8004718 <TimerStop+0xe0>
  }

  if( TimerListHead == obj ) // Stop the Head                  
 8004672:	4b2b      	ldr	r3, [pc, #172]	; (8004720 <TimerStop+0xe8>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	429a      	cmp	r2, r3
 800467a:	d145      	bne.n	8004708 <TimerStop+0xd0>
  {
    if( TimerListHead->IsRunning == true ) // The head is already running 
 800467c:	4b28      	ldr	r3, [pc, #160]	; (8004720 <TimerStop+0xe8>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	7a1b      	ldrb	r3, [r3, #8]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d017      	beq.n	80046b6 <TimerStop+0x7e>
    {    
      if( TimerListHead->Next != NULL )
 8004686:	4b26      	ldr	r3, [pc, #152]	; (8004720 <TimerStop+0xe8>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	691b      	ldr	r3, [r3, #16]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d00e      	beq.n	80046ae <TimerStop+0x76>
      {
        TimerListHead->IsRunning = false;
 8004690:	4b23      	ldr	r3, [pc, #140]	; (8004720 <TimerStop+0xe8>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2200      	movs	r2, #0
 8004696:	721a      	strb	r2, [r3, #8]
        TimerListHead = TimerListHead->Next;
 8004698:	4b21      	ldr	r3, [pc, #132]	; (8004720 <TimerStop+0xe8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	4a20      	ldr	r2, [pc, #128]	; (8004720 <TimerStop+0xe8>)
 80046a0:	6013      	str	r3, [r2, #0]
        TimerSetTimeout( TimerListHead );
 80046a2:	4b1f      	ldr	r3, [pc, #124]	; (8004720 <TimerStop+0xe8>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f000 f85a 	bl	8004760 <TimerSetTimeout>
 80046ac:	e02f      	b.n	800470e <TimerStop+0xd6>
      }
      else
      {
        //HW_RTC_StopAlarm( );
        TimerListHead = NULL;
 80046ae:	4b1c      	ldr	r3, [pc, #112]	; (8004720 <TimerStop+0xe8>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	e02b      	b.n	800470e <TimerStop+0xd6>
      }
    }
    else // Stop the head before it is started
    {   
      if( TimerListHead->Next != NULL )   
 80046b6:	4b1a      	ldr	r3, [pc, #104]	; (8004720 <TimerStop+0xe8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d005      	beq.n	80046cc <TimerStop+0x94>
      {
        TimerListHead = TimerListHead->Next;
 80046c0:	4b17      	ldr	r3, [pc, #92]	; (8004720 <TimerStop+0xe8>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	4a16      	ldr	r2, [pc, #88]	; (8004720 <TimerStop+0xe8>)
 80046c8:	6013      	str	r3, [r2, #0]
 80046ca:	e020      	b.n	800470e <TimerStop+0xd6>
      }
      else
      {
        TimerListHead = NULL;
 80046cc:	4b14      	ldr	r3, [pc, #80]	; (8004720 <TimerStop+0xe8>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	601a      	str	r2, [r3, #0]
 80046d2:	e01c      	b.n	800470e <TimerStop+0xd6>
  }
  else // Stop an object within the list
  {      
    while( cur != NULL )
    {
      if( cur == obj )
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d110      	bne.n	80046fe <TimerStop+0xc6>
      {
        if( cur->Next != NULL )
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d006      	beq.n	80046f2 <TimerStop+0xba>
        {
          cur = cur->Next;
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	611a      	str	r2, [r3, #16]
        else
        {
          cur = NULL;
          prev->Next = cur;
        }
        break;
 80046f0:	e00d      	b.n	800470e <TimerStop+0xd6>
          cur = NULL;
 80046f2:	2300      	movs	r3, #0
 80046f4:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	69ba      	ldr	r2, [r7, #24]
 80046fa:	611a      	str	r2, [r3, #16]
        break;
 80046fc:	e007      	b.n	800470e <TimerStop+0xd6>
      }
      else
      {
        prev = cur;
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	61fb      	str	r3, [r7, #28]
        cur = cur->Next;
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	61bb      	str	r3, [r7, #24]
    while( cur != NULL )
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1e2      	bne.n	80046d4 <TimerStop+0x9c>
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	60bb      	str	r3, [r7, #8]
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	f383 8810 	msr	PRIMASK, r3
      }
    }   
  }
  
  RESTORE_PRIMASK( );
}  
 8004718:	3720      	adds	r7, #32
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	20000148 	.word	0x20000148

08004724 <TimerSetValue>:
  TimerStop( obj );
  TimerStart( obj );
}

void TimerSetValue( TimerEvent_t *obj, uint32_t value )
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
//    ticks = minValue;
//  }
//
//  obj->Timestamp = ticks;
//  obj->ReloadValue = ticks;
}
 800472e:	bf00      	nop
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr

0800473a <TimerGetCurrentTime>:

TimerTime_t TimerGetCurrentTime( void )
{
 800473a:	b480      	push	{r7}
 800473c:	af00      	add	r7, sp, #0
//  uint32_t now = HW_RTC_GetTimerValue( );
//  return  HW_RTC_Tick2ms(now);
}
 800473e:	bf00      	nop
 8004740:	4618      	mov	r0, r3
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr

0800474a <TimerGetElapsedTime>:

TimerTime_t TimerGetElapsedTime( TimerTime_t past )
{
 800474a:	b480      	push	{r7}
 800474c:	b083      	sub	sp, #12
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
//  uint32_t nowInTicks = HW_RTC_GetTimerValue( );
//  uint32_t pastInTicks = HW_RTC_ms2Tick( past );
//  /* intentional wrap around. Works Ok if tick duation below 1ms */
//  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
}
 8004752:	bf00      	nop
 8004754:	4618      	mov	r0, r3
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <TimerSetTimeout>:

static void TimerSetTimeout( TimerEvent_t *obj )
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
//  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
//  {
//    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
//  }
//  HW_RTC_SetAlarm( obj->Timestamp );
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <memcpy1>:
{
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8004774:	b480      	push	{r7}
 8004776:	b085      	sub	sp, #20
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	4613      	mov	r3, r2
 8004780:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8004782:	e007      	b.n	8004794 <memcpy1+0x20>
    {
        *dst++ = *src++;
 8004784:	68ba      	ldr	r2, [r7, #8]
 8004786:	1c53      	adds	r3, r2, #1
 8004788:	60bb      	str	r3, [r7, #8]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	1c59      	adds	r1, r3, #1
 800478e:	60f9      	str	r1, [r7, #12]
 8004790:	7812      	ldrb	r2, [r2, #0]
 8004792:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8004794:	88fb      	ldrh	r3, [r7, #6]
 8004796:	1e5a      	subs	r2, r3, #1
 8004798:	80fa      	strh	r2, [r7, #6]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1f2      	bne.n	8004784 <memcpy1+0x10>
    }
}
 800479e:	bf00      	nop
 80047a0:	3714      	adds	r7, #20
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr

080047aa <GPIO_SetIrq>:
 * @param [IN] prio       NVIC priority (0 is highest)
 * @param [IN] irqHandler  points to the  function to execute
 * @retval none
 */
void GPIO_SetIrq( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t prio,  GpioIrqHandler *irqHandler )
{
 80047aa:	b480      	push	{r7}
 80047ac:	b085      	sub	sp, #20
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	60f8      	str	r0, [r7, #12]
 80047b2:	607a      	str	r2, [r7, #4]
 80047b4:	603b      	str	r3, [r7, #0]
 80047b6:	460b      	mov	r3, r1
 80047b8:	817b      	strh	r3, [r7, #10]
//
//    HAL_NVIC_SetPriority( IRQnb , prio, 0);
//
//    HAL_NVIC_EnableIRQ( IRQnb );
//  }
}
 80047ba:	bf00      	nop
 80047bc:	3714      	adds	r7, #20
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <GPIO_Write>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] value New GPIO output value
 * @retval none
 */
void GPIO_Write( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,  uint32_t value )
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b084      	sub	sp, #16
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	60f8      	str	r0, [r7, #12]
 80047ce:	460b      	mov	r3, r1
 80047d0:	607a      	str	r2, [r7, #4]
 80047d2:	817b      	strh	r3, [r7, #10]
  HAL_GPIO_WritePin( GPIOx, GPIO_Pin , (GPIO_PinState) value );
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	b2da      	uxtb	r2, r3
 80047d8:	897b      	ldrh	r3, [r7, #10]
 80047da:	4619      	mov	r1, r3
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f7fc fdf3 	bl	80013c8 <HAL_GPIO_WritePin>
}
 80047e2:	bf00      	nop
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <GpioWrite>:

  return PinPos;
}

void GpioWrite( Gpio_t *obj, uint32_t value )
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b082      	sub	sp, #8
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
 80047f2:	6039      	str	r1, [r7, #0]
	if( ( obj == NULL ) || ( obj->port == NULL ) )
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
	{
		assert_param( FAIL );
	}
	// Check if pin is not connected
	if( obj->pin == NC )
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f993 3000 	ldrsb.w	r3, [r3]
 80047fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004802:	d009      	beq.n	8004818 <GpioWrite+0x2e>
	{
		return;
	}
	HAL_GPIO_WritePin( obj->port, obj->pinIndex , ( GPIO_PinState )value );
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6858      	ldr	r0, [r3, #4]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	885b      	ldrh	r3, [r3, #2]
 800480c:	683a      	ldr	r2, [r7, #0]
 800480e:	b2d2      	uxtb	r2, r2
 8004810:	4619      	mov	r1, r3
 8004812:	f7fc fdd9 	bl	80013c8 <HAL_GPIO_WritePin>
 8004816:	e000      	b.n	800481a <GpioWrite+0x30>
		return;
 8004818:	bf00      	nop
}
 800481a:	3708      	adds	r7, #8
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <SX1272IoIrqInit>:
  initStruct.Pull = GPIO_NOPULL;
  GPIO_Init( RADIO_TCXO_VCC_PORT, RADIO_TCXO_VCC_PIN, &initStruct );
}

void SX1272IoIrqInit( DioIrqHandler **irqHandlers )
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2203      	movs	r2, #3
 800482e:	2110      	movs	r1, #16
 8004830:	480f      	ldr	r0, [pc, #60]	; (8004870 <SX1272IoIrqInit+0x50>)
 8004832:	f7ff ffba 	bl	80047aa <GPIO_SetIrq>
  GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	3304      	adds	r3, #4
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2203      	movs	r2, #3
 800483e:	2102      	movs	r1, #2
 8004840:	480b      	ldr	r0, [pc, #44]	; (8004870 <SX1272IoIrqInit+0x50>)
 8004842:	f7ff ffb2 	bl	80047aa <GPIO_SetIrq>
  GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	3308      	adds	r3, #8
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2203      	movs	r2, #3
 800484e:	2101      	movs	r1, #1
 8004850:	4807      	ldr	r0, [pc, #28]	; (8004870 <SX1272IoIrqInit+0x50>)
 8004852:	f7ff ffaa 	bl	80047aa <GPIO_SetIrq>
  GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	330c      	adds	r3, #12
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2203      	movs	r2, #3
 800485e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004862:	4804      	ldr	r0, [pc, #16]	; (8004874 <SX1272IoIrqInit+0x54>)
 8004864:	f7ff ffa1 	bl	80047aa <GPIO_SetIrq>
//  HW_GPIO_SetIrq( RADIO_DIO_4_PORT, RADIO_DIO_4_PIN, IRQ_HIGH_PRIORITY, irqHandlers[4] );
//  HW_GPIO_SetIrq( RADIO_DIO_5_PORT, RADIO_DIO_5_PIN, IRQ_HIGH_PRIORITY, irqHandlers[5] );
}
 8004868:	bf00      	nop
 800486a:	3708      	adds	r7, #8
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	40020400 	.word	0x40020400
 8004874:	40020800 	.word	0x40020800

08004878 <SX1272SetRfTxPower>:
//  HW_GPIO_Init( RADIO_DIO_4_PORT, RADIO_DIO_4_PIN, &initStruct );
//  HW_GPIO_Init( RADIO_DIO_5_PORT, RADIO_DIO_5_PIN, &initStruct );
}

void SX1272SetRfTxPower( int8_t power )
{
 8004878:	b590      	push	{r4, r7, lr}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	4603      	mov	r3, r0
 8004880:	71fb      	strb	r3, [r7, #7]
    uint8_t paConfig = 0;
 8004882:	2300      	movs	r3, #0
 8004884:	73fb      	strb	r3, [r7, #15]
    uint8_t paDac = 0;
 8004886:	2300      	movs	r3, #0
 8004888:	73bb      	strb	r3, [r7, #14]

    paConfig = SX1272Read( REG_PACONFIG );
 800488a:	2009      	movs	r0, #9
 800488c:	f7ff f900 	bl	8003a90 <SX1272Read>
 8004890:	4603      	mov	r3, r0
 8004892:	73fb      	strb	r3, [r7, #15]
      paDac = SX1272Read( REG_PADAC );
 8004894:	205a      	movs	r0, #90	; 0x5a
 8004896:	f7ff f8fb 	bl	8003a90 <SX1272Read>
 800489a:	4603      	mov	r3, r0
 800489c:	73bb      	strb	r3, [r7, #14]

      paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | SX1272GetPaSelect( SX1272.Settings.Channel );
 800489e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048a6:	b25c      	sxtb	r4, r3
 80048a8:	4b43      	ldr	r3, [pc, #268]	; (80049b8 <SX1272SetRfTxPower+0x140>)
 80048aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ae:	4618      	mov	r0, r3
 80048b0:	f000 f884 	bl	80049bc <SX1272GetPaSelect>
 80048b4:	4603      	mov	r3, r0
 80048b6:	b25b      	sxtb	r3, r3
 80048b8:	4323      	orrs	r3, r4
 80048ba:	b25b      	sxtb	r3, r3
 80048bc:	73fb      	strb	r3, [r7, #15]

      if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 80048be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	da4e      	bge.n	8004964 <SX1272SetRfTxPower+0xec>
      {
          if( power > 17 )
 80048c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ca:	2b11      	cmp	r3, #17
 80048cc:	dd04      	ble.n	80048d8 <SX1272SetRfTxPower+0x60>
          {
              paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 80048ce:	7bbb      	ldrb	r3, [r7, #14]
 80048d0:	f043 0307 	orr.w	r3, r3, #7
 80048d4:	73bb      	strb	r3, [r7, #14]
 80048d6:	e008      	b.n	80048ea <SX1272SetRfTxPower+0x72>
          }
          else
          {
              paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 80048d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80048dc:	f023 0307 	bic.w	r3, r3, #7
 80048e0:	b25b      	sxtb	r3, r3
 80048e2:	f043 0304 	orr.w	r3, r3, #4
 80048e6:	b25b      	sxtb	r3, r3
 80048e8:	73bb      	strb	r3, [r7, #14]
          }
          if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 80048ea:	7bbb      	ldrb	r3, [r7, #14]
 80048ec:	f003 0307 	and.w	r3, r3, #7
 80048f0:	2b07      	cmp	r3, #7
 80048f2:	d11b      	bne.n	800492c <SX1272SetRfTxPower+0xb4>
          {
              if( power < 5 )
 80048f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048f8:	2b04      	cmp	r3, #4
 80048fa:	dc01      	bgt.n	8004900 <SX1272SetRfTxPower+0x88>
              {
                  power = 5;
 80048fc:	2305      	movs	r3, #5
 80048fe:	71fb      	strb	r3, [r7, #7]
              }
              if( power > 20 )
 8004900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004904:	2b14      	cmp	r3, #20
 8004906:	dd01      	ble.n	800490c <SX1272SetRfTxPower+0x94>
              {
                  power = 20;
 8004908:	2314      	movs	r3, #20
 800490a:	71fb      	strb	r3, [r7, #7]
              }
              paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 800490c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004910:	f023 030f 	bic.w	r3, r3, #15
 8004914:	b25a      	sxtb	r2, r3
 8004916:	79fb      	ldrb	r3, [r7, #7]
 8004918:	3b05      	subs	r3, #5
 800491a:	b2db      	uxtb	r3, r3
 800491c:	b25b      	sxtb	r3, r3
 800491e:	f003 030f 	and.w	r3, r3, #15
 8004922:	b25b      	sxtb	r3, r3
 8004924:	4313      	orrs	r3, r2
 8004926:	b25b      	sxtb	r3, r3
 8004928:	73fb      	strb	r3, [r7, #15]
 800492a:	e037      	b.n	800499c <SX1272SetRfTxPower+0x124>
          }
          else
          {
              if( power < 2 )
 800492c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004930:	2b01      	cmp	r3, #1
 8004932:	dc01      	bgt.n	8004938 <SX1272SetRfTxPower+0xc0>
              {
                  power = 2;
 8004934:	2302      	movs	r3, #2
 8004936:	71fb      	strb	r3, [r7, #7]
              }
              if( power > 17 )
 8004938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800493c:	2b11      	cmp	r3, #17
 800493e:	dd01      	ble.n	8004944 <SX1272SetRfTxPower+0xcc>
              {
                  power = 17;
 8004940:	2311      	movs	r3, #17
 8004942:	71fb      	strb	r3, [r7, #7]
              }
              paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8004944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004948:	f023 030f 	bic.w	r3, r3, #15
 800494c:	b25a      	sxtb	r2, r3
 800494e:	79fb      	ldrb	r3, [r7, #7]
 8004950:	3b02      	subs	r3, #2
 8004952:	b2db      	uxtb	r3, r3
 8004954:	b25b      	sxtb	r3, r3
 8004956:	f003 030f 	and.w	r3, r3, #15
 800495a:	b25b      	sxtb	r3, r3
 800495c:	4313      	orrs	r3, r2
 800495e:	b25b      	sxtb	r3, r3
 8004960:	73fb      	strb	r3, [r7, #15]
 8004962:	e01b      	b.n	800499c <SX1272SetRfTxPower+0x124>
          }
      }
      else
      {
          if( power < -1 )
 8004964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496c:	da01      	bge.n	8004972 <SX1272SetRfTxPower+0xfa>
          {
              power = -1;
 800496e:	23ff      	movs	r3, #255	; 0xff
 8004970:	71fb      	strb	r3, [r7, #7]
          }
          if( power > 14 )
 8004972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004976:	2b0e      	cmp	r3, #14
 8004978:	dd01      	ble.n	800497e <SX1272SetRfTxPower+0x106>
          {
              power = 14;
 800497a:	230e      	movs	r3, #14
 800497c:	71fb      	strb	r3, [r7, #7]
          }
          paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 800497e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004982:	f023 030f 	bic.w	r3, r3, #15
 8004986:	b25a      	sxtb	r2, r3
 8004988:	79fb      	ldrb	r3, [r7, #7]
 800498a:	3301      	adds	r3, #1
 800498c:	b2db      	uxtb	r3, r3
 800498e:	b25b      	sxtb	r3, r3
 8004990:	f003 030f 	and.w	r3, r3, #15
 8004994:	b25b      	sxtb	r3, r3
 8004996:	4313      	orrs	r3, r2
 8004998:	b25b      	sxtb	r3, r3
 800499a:	73fb      	strb	r3, [r7, #15]
      }
      SX1272Write( REG_PACONFIG, paConfig );
 800499c:	7bfb      	ldrb	r3, [r7, #15]
 800499e:	4619      	mov	r1, r3
 80049a0:	2009      	movs	r0, #9
 80049a2:	f7ff f863 	bl	8003a6c <SX1272Write>
      SX1272Write( REG_PADAC, paDac );
 80049a6:	7bbb      	ldrb	r3, [r7, #14]
 80049a8:	4619      	mov	r1, r3
 80049aa:	205a      	movs	r0, #90	; 0x5a
 80049ac:	f7ff f85e 	bl	8003a6c <SX1272Write>
}
 80049b0:	bf00      	nop
 80049b2:	3714      	adds	r7, #20
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd90      	pop	{r4, r7, pc}
 80049b8:	20000170 	.word	0x20000170

080049bc <SX1272GetPaSelect>:

uint8_t SX1272GetPaSelect( uint32_t channel )
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
    return RF_PACONFIG_PASELECT_PABOOST;
 80049c4:	2380      	movs	r3, #128	; 0x80
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
	...

080049d4 <SX1272SetAntSw>:
//  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, &initStruct  );
//  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 0);
//}

void SX1272SetAntSw( uint8_t opMode )
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	4603      	mov	r3, r0
 80049dc:	71fb      	strb	r3, [r7, #7]
 uint8_t paConfig =  SX1272Read( REG_PACONFIG );
 80049de:	2009      	movs	r0, #9
 80049e0:	f7ff f856 	bl	8003a90 <SX1272Read>
 80049e4:	4603      	mov	r3, r0
 80049e6:	73fb      	strb	r3, [r7, #15]
      switch( opMode )
 80049e8:	79fb      	ldrb	r3, [r7, #7]
 80049ea:	2b03      	cmp	r3, #3
 80049ec:	d10f      	bne.n	8004a0e <SX1272SetAntSw+0x3a>
    {
    case RFLR_OPMODE_TRANSMITTER:
      if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 80049ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	da05      	bge.n	8004a02 <SX1272SetAntSw+0x2e>
      {
        GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, 1 );
 80049f6:	2201      	movs	r2, #1
 80049f8:	2102      	movs	r1, #2
 80049fa:	480c      	ldr	r0, [pc, #48]	; (8004a2c <SX1272SetAntSw+0x58>)
 80049fc:	f7ff fee3 	bl	80047c6 <GPIO_Write>
      else
      {
        GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 1 );
      }
      //SX1272.RxTx = 1;
	  break;
 8004a00:	e00f      	b.n	8004a22 <SX1272SetAntSw+0x4e>
        GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 1 );
 8004a02:	2201      	movs	r2, #1
 8004a04:	2104      	movs	r1, #4
 8004a06:	4809      	ldr	r0, [pc, #36]	; (8004a2c <SX1272SetAntSw+0x58>)
 8004a08:	f7ff fedd 	bl	80047c6 <GPIO_Write>
	  break;
 8004a0c:	e009      	b.n	8004a22 <SX1272SetAntSw+0x4e>
    case RFLR_OPMODE_RECEIVER:
    case RFLR_OPMODE_RECEIVER_SINGLE:
    case RFLR_OPMODE_CAD:
    default:
    	SX1272.RxTx = 0;
 8004a0e:	4b08      	ldr	r3, [pc, #32]	; (8004a30 <SX1272SetAntSw+0x5c>)
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        GPIO_Write( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, 1 );
 8004a16:	2201      	movs	r2, #1
 8004a18:	2102      	movs	r1, #2
 8004a1a:	4806      	ldr	r0, [pc, #24]	; (8004a34 <SX1272SetAntSw+0x60>)
 8004a1c:	f7ff fed3 	bl	80047c6 <GPIO_Write>
        break;
 8004a20:	bf00      	nop
    }

}
 8004a22:	bf00      	nop
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	40020800 	.word	0x40020800
 8004a30:	20000170 	.word	0x20000170
 8004a34:	40020000 	.word	0x40020000

08004a38 <main>:
static void OnledEvent( void );
/**
 * Main application entry point.
 */
int main( void )
{
 8004a38:	b590      	push	{r4, r7, lr}
 8004a3a:	b08d      	sub	sp, #52	; 0x34
 8004a3c:	af0a      	add	r7, sp, #40	; 0x28
  bool isMaster = false;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	71fb      	strb	r3, [r7, #7]
  uint8_t i;

  HAL_Init( );
 8004a42:	f7fc f9e7 	bl	8000e14 <HAL_Init>

  SPI_Init(&hspi1);
 8004a46:	48a4      	ldr	r0, [pc, #656]	; (8004cd8 <main+0x2a0>)
 8004a48:	f000 fa26 	bl	8004e98 <SPI_Init>
  SPI1_Init();
 8004a4c:	f000 fab4 	bl	8004fb8 <SPI1_Init>

  SystemClock_Config( );
 8004a50:	f000 f9d0 	bl	8004df4 <SystemClock_Config>

//   Radio initialization
  RadioEvents.TxDone = OnTxDone;
 8004a54:	4ba1      	ldr	r3, [pc, #644]	; (8004cdc <main+0x2a4>)
 8004a56:	4aa2      	ldr	r2, [pc, #648]	; (8004ce0 <main+0x2a8>)
 8004a58:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 8004a5a:	4ba0      	ldr	r3, [pc, #640]	; (8004cdc <main+0x2a4>)
 8004a5c:	4aa1      	ldr	r2, [pc, #644]	; (8004ce4 <main+0x2ac>)
 8004a5e:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 8004a60:	4b9e      	ldr	r3, [pc, #632]	; (8004cdc <main+0x2a4>)
 8004a62:	4aa1      	ldr	r2, [pc, #644]	; (8004ce8 <main+0x2b0>)
 8004a64:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 8004a66:	4b9d      	ldr	r3, [pc, #628]	; (8004cdc <main+0x2a4>)
 8004a68:	4aa0      	ldr	r2, [pc, #640]	; (8004cec <main+0x2b4>)
 8004a6a:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 8004a6c:	4b9b      	ldr	r3, [pc, #620]	; (8004cdc <main+0x2a4>)
 8004a6e:	4aa0      	ldr	r2, [pc, #640]	; (8004cf0 <main+0x2b8>)
 8004a70:	611a      	str	r2, [r3, #16]

  Radio.Init( &RadioEvents );
 8004a72:	4ba0      	ldr	r3, [pc, #640]	; (8004cf4 <main+0x2bc>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	4899      	ldr	r0, [pc, #612]	; (8004cdc <main+0x2a4>)
 8004a78:	4798      	blx	r3

  Radio.SetChannel( RF_FREQUENCY );
 8004a7a:	4b9e      	ldr	r3, [pc, #632]	; (8004cf4 <main+0x2bc>)
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	489e      	ldr	r0, [pc, #632]	; (8004cf8 <main+0x2c0>)
 8004a80:	4798      	blx	r3

  Radio.SetTxConfig( MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 8004a82:	4b9c      	ldr	r3, [pc, #624]	; (8004cf4 <main+0x2bc>)
 8004a84:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8004a86:	4b9d      	ldr	r3, [pc, #628]	; (8004cfc <main+0x2c4>)
 8004a88:	9308      	str	r3, [sp, #32]
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	9307      	str	r3, [sp, #28]
 8004a8e:	2300      	movs	r3, #0
 8004a90:	9306      	str	r3, [sp, #24]
 8004a92:	2300      	movs	r3, #0
 8004a94:	9305      	str	r3, [sp, #20]
 8004a96:	2301      	movs	r3, #1
 8004a98:	9304      	str	r3, [sp, #16]
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	9303      	str	r3, [sp, #12]
 8004a9e:	2308      	movs	r3, #8
 8004aa0:	9302      	str	r3, [sp, #8]
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	9301      	str	r3, [sp, #4]
 8004aa6:	2307      	movs	r3, #7
 8004aa8:	9300      	str	r3, [sp, #0]
 8004aaa:	2300      	movs	r3, #0
 8004aac:	2200      	movs	r2, #0
 8004aae:	210e      	movs	r1, #14
 8004ab0:	2001      	movs	r0, #1
 8004ab2:	47a0      	blx	r4
                                 LORA_SPREADING_FACTOR, LORA_CODINGRATE,
                                   LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
                                   true, 0, 0, LORA_IQ_INVERSION_ON, 3000000 );

  Radio.SetRxConfig( MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 8004ab4:	4b8f      	ldr	r3, [pc, #572]	; (8004cf4 <main+0x2bc>)
 8004ab6:	6a1c      	ldr	r4, [r3, #32]
 8004ab8:	2301      	movs	r3, #1
 8004aba:	9309      	str	r3, [sp, #36]	; 0x24
 8004abc:	2300      	movs	r3, #0
 8004abe:	9308      	str	r3, [sp, #32]
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	9307      	str	r3, [sp, #28]
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	9306      	str	r3, [sp, #24]
 8004ac8:	2301      	movs	r3, #1
 8004aca:	9305      	str	r3, [sp, #20]
 8004acc:	2300      	movs	r3, #0
 8004ace:	9304      	str	r3, [sp, #16]
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	9303      	str	r3, [sp, #12]
 8004ad4:	2305      	movs	r3, #5
 8004ad6:	9302      	str	r3, [sp, #8]
 8004ad8:	2308      	movs	r3, #8
 8004ada:	9301      	str	r3, [sp, #4]
 8004adc:	2300      	movs	r3, #0
 8004ade:	9300      	str	r3, [sp, #0]
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	2207      	movs	r2, #7
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	2001      	movs	r0, #1
 8004ae8:	47a0      	blx	r4
                                   LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
                                   LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
                                   0, true, 0, 0, LORA_IQ_INVERSION_ON, true );

  Radio.Rx( RX_TIMEOUT_VALUE );
 8004aea:	4b82      	ldr	r3, [pc, #520]	; (8004cf4 <main+0x2bc>)
 8004aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004af2:	4798      	blx	r3

  HAL_SPI_TransmitReceive(&hspi1, "HOLA", (uint8_t *)BufferSPI, 7, 5000);
 8004af4:	f241 3388 	movw	r3, #5000	; 0x1388
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	2307      	movs	r3, #7
 8004afc:	4a80      	ldr	r2, [pc, #512]	; (8004d00 <main+0x2c8>)
 8004afe:	4981      	ldr	r1, [pc, #516]	; (8004d04 <main+0x2cc>)
 8004b00:	4875      	ldr	r0, [pc, #468]	; (8004cd8 <main+0x2a0>)
 8004b02:	f7fd fafc 	bl	80020fe <HAL_SPI_TransmitReceive>

  while( 1 )
  {
    switch( State )
 8004b06:	4b80      	ldr	r3, [pc, #512]	; (8004d08 <main+0x2d0>)
 8004b08:	781b      	ldrb	r3, [r3, #0]
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	2b04      	cmp	r3, #4
 8004b0e:	f200 80df 	bhi.w	8004cd0 <main+0x298>
 8004b12:	a201      	add	r2, pc, #4	; (adr r2, 8004b18 <main+0xe0>)
 8004b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b18:	08004b2d 	.word	0x08004b2d
 8004b1c:	08004c59 	.word	0x08004c59
 8004b20:	08004c59 	.word	0x08004c59
 8004b24:	08004c47 	.word	0x08004c47
 8004b28:	08004cbf 	.word	0x08004cbf
    {
    case RX:
      if( isMaster == true )
 8004b2c:	79fb      	ldrb	r3, [r7, #7]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d04b      	beq.n	8004bca <main+0x192>
      {
        if( BufferSize > 0 )
 8004b32:	4b76      	ldr	r3, [pc, #472]	; (8004d0c <main+0x2d4>)
 8004b34:	881b      	ldrh	r3, [r3, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	f000 8081 	beq.w	8004c3e <main+0x206>
        {
          if( strncmp( ( const char* )Buffer, ( const char* )PongMsg, 4 ) == 0 )
 8004b3c:	2204      	movs	r2, #4
 8004b3e:	4974      	ldr	r1, [pc, #464]	; (8004d10 <main+0x2d8>)
 8004b40:	4874      	ldr	r0, [pc, #464]	; (8004d14 <main+0x2dc>)
 8004b42:	f000 fb5c 	bl	80051fe <strncmp>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d126      	bne.n	8004b9a <main+0x162>
          {

            // Send the next PING frame
            Buffer[0] = 'P';
 8004b4c:	4b71      	ldr	r3, [pc, #452]	; (8004d14 <main+0x2dc>)
 8004b4e:	2250      	movs	r2, #80	; 0x50
 8004b50:	701a      	strb	r2, [r3, #0]
            Buffer[1] = 'I';
 8004b52:	4b70      	ldr	r3, [pc, #448]	; (8004d14 <main+0x2dc>)
 8004b54:	2249      	movs	r2, #73	; 0x49
 8004b56:	705a      	strb	r2, [r3, #1]
            Buffer[2] = 'N';
 8004b58:	4b6e      	ldr	r3, [pc, #440]	; (8004d14 <main+0x2dc>)
 8004b5a:	224e      	movs	r2, #78	; 0x4e
 8004b5c:	709a      	strb	r2, [r3, #2]
            Buffer[3] = 'G';
 8004b5e:	4b6d      	ldr	r3, [pc, #436]	; (8004d14 <main+0x2dc>)
 8004b60:	2247      	movs	r2, #71	; 0x47
 8004b62:	70da      	strb	r2, [r3, #3]
            // We fill the buffer with numbers for the payload
            for( i = 4; i < BufferSize; i++ )
 8004b64:	2304      	movs	r3, #4
 8004b66:	71bb      	strb	r3, [r7, #6]
 8004b68:	e008      	b.n	8004b7c <main+0x144>
            {
              Buffer[i] = i - 4;
 8004b6a:	79bb      	ldrb	r3, [r7, #6]
 8004b6c:	79ba      	ldrb	r2, [r7, #6]
 8004b6e:	3a04      	subs	r2, #4
 8004b70:	b2d1      	uxtb	r1, r2
 8004b72:	4a68      	ldr	r2, [pc, #416]	; (8004d14 <main+0x2dc>)
 8004b74:	54d1      	strb	r1, [r2, r3]
            for( i = 4; i < BufferSize; i++ )
 8004b76:	79bb      	ldrb	r3, [r7, #6]
 8004b78:	3301      	adds	r3, #1
 8004b7a:	71bb      	strb	r3, [r7, #6]
 8004b7c:	79bb      	ldrb	r3, [r7, #6]
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	4b62      	ldr	r3, [pc, #392]	; (8004d0c <main+0x2d4>)
 8004b82:	881b      	ldrh	r3, [r3, #0]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d3f0      	bcc.n	8004b6a <main+0x132>
            }
//            PRINTF("...PING\n");

//            DelayMs( 1 );
            Radio.Send( Buffer, BufferSize );
 8004b88:	4b5a      	ldr	r3, [pc, #360]	; (8004cf4 <main+0x2bc>)
 8004b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8c:	4a5f      	ldr	r2, [pc, #380]	; (8004d0c <main+0x2d4>)
 8004b8e:	8812      	ldrh	r2, [r2, #0]
 8004b90:	b2d2      	uxtb	r2, r2
 8004b92:	4611      	mov	r1, r2
 8004b94:	485f      	ldr	r0, [pc, #380]	; (8004d14 <main+0x2dc>)
 8004b96:	4798      	blx	r3
 8004b98:	e051      	b.n	8004c3e <main+0x206>
            }
            else if( strncmp( ( const char* )Buffer, ( const char* )PingMsg, 4 ) == 0 )
 8004b9a:	2204      	movs	r2, #4
 8004b9c:	495e      	ldr	r1, [pc, #376]	; (8004d18 <main+0x2e0>)
 8004b9e:	485d      	ldr	r0, [pc, #372]	; (8004d14 <main+0x2dc>)
 8004ba0:	f000 fb2d 	bl	80051fe <strncmp>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d107      	bne.n	8004bba <main+0x182>
            { // A master already exists then become a slave
              isMaster = false;
 8004baa:	2300      	movs	r3, #0
 8004bac:	71fb      	strb	r3, [r7, #7]
              //GpioWrite( &Led2, 1 ); // Set LED off
              Radio.Rx( RX_TIMEOUT_VALUE );
 8004bae:	4b51      	ldr	r3, [pc, #324]	; (8004cf4 <main+0x2bc>)
 8004bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004bb6:	4798      	blx	r3
 8004bb8:	e041      	b.n	8004c3e <main+0x206>
            }
            else // valid reception but neither a PING or a PONG message
            {    // Set device as master ans start again
              isMaster = true;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	71fb      	strb	r3, [r7, #7]
              Radio.Rx( RX_TIMEOUT_VALUE );
 8004bbe:	4b4d      	ldr	r3, [pc, #308]	; (8004cf4 <main+0x2bc>)
 8004bc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004bc6:	4798      	blx	r3
 8004bc8:	e039      	b.n	8004c3e <main+0x206>
            }
          }
        }
        else
        {
          if( BufferSize > 0 )
 8004bca:	4b50      	ldr	r3, [pc, #320]	; (8004d0c <main+0x2d4>)
 8004bcc:	881b      	ldrh	r3, [r3, #0]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d035      	beq.n	8004c3e <main+0x206>
          {
            if( strncmp( ( const char* )Buffer, ( const char* )PingMsg, 4 ) == 0 )
 8004bd2:	2204      	movs	r2, #4
 8004bd4:	4950      	ldr	r1, [pc, #320]	; (8004d18 <main+0x2e0>)
 8004bd6:	484f      	ldr	r0, [pc, #316]	; (8004d14 <main+0x2dc>)
 8004bd8:	f000 fb11 	bl	80051fe <strncmp>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d126      	bne.n	8004c30 <main+0x1f8>
            {
              // Send the reply to the PONG string
              Buffer[0] = 'P';
 8004be2:	4b4c      	ldr	r3, [pc, #304]	; (8004d14 <main+0x2dc>)
 8004be4:	2250      	movs	r2, #80	; 0x50
 8004be6:	701a      	strb	r2, [r3, #0]
              Buffer[1] = 'O';
 8004be8:	4b4a      	ldr	r3, [pc, #296]	; (8004d14 <main+0x2dc>)
 8004bea:	224f      	movs	r2, #79	; 0x4f
 8004bec:	705a      	strb	r2, [r3, #1]
              Buffer[2] = 'N';
 8004bee:	4b49      	ldr	r3, [pc, #292]	; (8004d14 <main+0x2dc>)
 8004bf0:	224e      	movs	r2, #78	; 0x4e
 8004bf2:	709a      	strb	r2, [r3, #2]
              Buffer[3] = 'G';
 8004bf4:	4b47      	ldr	r3, [pc, #284]	; (8004d14 <main+0x2dc>)
 8004bf6:	2247      	movs	r2, #71	; 0x47
 8004bf8:	70da      	strb	r2, [r3, #3]
              // We fill the buffer with numbers for the payload
              for( i = 4; i < BufferSize; i++ )
 8004bfa:	2304      	movs	r3, #4
 8004bfc:	71bb      	strb	r3, [r7, #6]
 8004bfe:	e008      	b.n	8004c12 <main+0x1da>
              {
                Buffer[i] = i - 4;
 8004c00:	79bb      	ldrb	r3, [r7, #6]
 8004c02:	79ba      	ldrb	r2, [r7, #6]
 8004c04:	3a04      	subs	r2, #4
 8004c06:	b2d1      	uxtb	r1, r2
 8004c08:	4a42      	ldr	r2, [pc, #264]	; (8004d14 <main+0x2dc>)
 8004c0a:	54d1      	strb	r1, [r2, r3]
              for( i = 4; i < BufferSize; i++ )
 8004c0c:	79bb      	ldrb	r3, [r7, #6]
 8004c0e:	3301      	adds	r3, #1
 8004c10:	71bb      	strb	r3, [r7, #6]
 8004c12:	79bb      	ldrb	r3, [r7, #6]
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	4b3d      	ldr	r3, [pc, #244]	; (8004d0c <main+0x2d4>)
 8004c18:	881b      	ldrh	r3, [r3, #0]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d3f0      	bcc.n	8004c00 <main+0x1c8>
              }
//              DelayMs( 1 );

              Radio.Send( Buffer, BufferSize );
 8004c1e:	4b35      	ldr	r3, [pc, #212]	; (8004cf4 <main+0x2bc>)
 8004c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c22:	4a3a      	ldr	r2, [pc, #232]	; (8004d0c <main+0x2d4>)
 8004c24:	8812      	ldrh	r2, [r2, #0]
 8004c26:	b2d2      	uxtb	r2, r2
 8004c28:	4611      	mov	r1, r2
 8004c2a:	483a      	ldr	r0, [pc, #232]	; (8004d14 <main+0x2dc>)
 8004c2c:	4798      	blx	r3
 8004c2e:	e006      	b.n	8004c3e <main+0x206>
//              PRINTF("...PONG\n");
            }
            else // valid reception but not a PING as expected
            {    // Set device as master and start again
              isMaster = true;
 8004c30:	2301      	movs	r3, #1
 8004c32:	71fb      	strb	r3, [r7, #7]
              Radio.Rx( RX_TIMEOUT_VALUE );
 8004c34:	4b2f      	ldr	r3, [pc, #188]	; (8004cf4 <main+0x2bc>)
 8004c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c3c:	4798      	blx	r3
            }
         }
      }
      State = LOWPOWER;
 8004c3e:	4b32      	ldr	r3, [pc, #200]	; (8004d08 <main+0x2d0>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	701a      	strb	r2, [r3, #0]
      break;
 8004c44:	e045      	b.n	8004cd2 <main+0x29a>
    case TX:
      // Indicates on a LED that we have sent a PING [Master]
      // Indicates on a LED that we have sent a PONG [Slave]
      //GpioWrite( &Led2, GpioRead( &Led2 ) ^ 1 );
      Radio.Rx( RX_TIMEOUT_VALUE );
 8004c46:	4b2b      	ldr	r3, [pc, #172]	; (8004cf4 <main+0x2bc>)
 8004c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c4e:	4798      	blx	r3
      State = LOWPOWER;
 8004c50:	4b2d      	ldr	r3, [pc, #180]	; (8004d08 <main+0x2d0>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	701a      	strb	r2, [r3, #0]
      break;
 8004c56:	e03c      	b.n	8004cd2 <main+0x29a>
    case RX_TIMEOUT:
    case RX_ERROR:
      if( isMaster == true )
 8004c58:	79fb      	ldrb	r3, [r7, #7]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d026      	beq.n	8004cac <main+0x274>
      {
        // Send the next PING frame
        Buffer[0] = 'P';
 8004c5e:	4b2d      	ldr	r3, [pc, #180]	; (8004d14 <main+0x2dc>)
 8004c60:	2250      	movs	r2, #80	; 0x50
 8004c62:	701a      	strb	r2, [r3, #0]
        Buffer[1] = 'I';
 8004c64:	4b2b      	ldr	r3, [pc, #172]	; (8004d14 <main+0x2dc>)
 8004c66:	2249      	movs	r2, #73	; 0x49
 8004c68:	705a      	strb	r2, [r3, #1]
        Buffer[2] = 'N';
 8004c6a:	4b2a      	ldr	r3, [pc, #168]	; (8004d14 <main+0x2dc>)
 8004c6c:	224e      	movs	r2, #78	; 0x4e
 8004c6e:	709a      	strb	r2, [r3, #2]
        Buffer[3] = 'G';
 8004c70:	4b28      	ldr	r3, [pc, #160]	; (8004d14 <main+0x2dc>)
 8004c72:	2247      	movs	r2, #71	; 0x47
 8004c74:	70da      	strb	r2, [r3, #3]
        for( i = 4; i < BufferSize; i++ )
 8004c76:	2304      	movs	r3, #4
 8004c78:	71bb      	strb	r3, [r7, #6]
 8004c7a:	e008      	b.n	8004c8e <main+0x256>
        {
          Buffer[i] = i - 4;
 8004c7c:	79bb      	ldrb	r3, [r7, #6]
 8004c7e:	79ba      	ldrb	r2, [r7, #6]
 8004c80:	3a04      	subs	r2, #4
 8004c82:	b2d1      	uxtb	r1, r2
 8004c84:	4a23      	ldr	r2, [pc, #140]	; (8004d14 <main+0x2dc>)
 8004c86:	54d1      	strb	r1, [r2, r3]
        for( i = 4; i < BufferSize; i++ )
 8004c88:	79bb      	ldrb	r3, [r7, #6]
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	71bb      	strb	r3, [r7, #6]
 8004c8e:	79bb      	ldrb	r3, [r7, #6]
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	4b1e      	ldr	r3, [pc, #120]	; (8004d0c <main+0x2d4>)
 8004c94:	881b      	ldrh	r3, [r3, #0]
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d3f0      	bcc.n	8004c7c <main+0x244>
        }
//        DelayMs( 1 );
        Radio.Send( Buffer, BufferSize );
 8004c9a:	4b16      	ldr	r3, [pc, #88]	; (8004cf4 <main+0x2bc>)
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9e:	4a1b      	ldr	r2, [pc, #108]	; (8004d0c <main+0x2d4>)
 8004ca0:	8812      	ldrh	r2, [r2, #0]
 8004ca2:	b2d2      	uxtb	r2, r2
 8004ca4:	4611      	mov	r1, r2
 8004ca6:	481b      	ldr	r0, [pc, #108]	; (8004d14 <main+0x2dc>)
 8004ca8:	4798      	blx	r3
 8004caa:	e004      	b.n	8004cb6 <main+0x27e>
      }
      else
      {
        Radio.Rx( RX_TIMEOUT_VALUE );
 8004cac:	4b11      	ldr	r3, [pc, #68]	; (8004cf4 <main+0x2bc>)
 8004cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004cb4:	4798      	blx	r3
      }
      State = LOWPOWER;
 8004cb6:	4b14      	ldr	r3, [pc, #80]	; (8004d08 <main+0x2d0>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	701a      	strb	r2, [r3, #0]
      break;
 8004cbc:	e009      	b.n	8004cd2 <main+0x29a>
    case TX_TIMEOUT:
      Radio.Rx( RX_TIMEOUT_VALUE );
 8004cbe:	4b0d      	ldr	r3, [pc, #52]	; (8004cf4 <main+0x2bc>)
 8004cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004cc6:	4798      	blx	r3
      State = LOWPOWER;
 8004cc8:	4b0f      	ldr	r3, [pc, #60]	; (8004d08 <main+0x2d0>)
 8004cca:	2200      	movs	r2, #0
 8004ccc:	701a      	strb	r2, [r3, #0]
      break;
 8004cce:	e000      	b.n	8004cd2 <main+0x29a>
    case LOWPOWER:
      default:
            // Set low power
      break;
 8004cd0:	bf00      	nop
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004cd2:	b672      	cpsid	i
  __ASM volatile ("cpsie i" : : : "memory");
 8004cd4:	b662      	cpsie	i
    switch( State )
 8004cd6:	e716      	b.n	8004b06 <main+0xce>
 8004cd8:	200003cc 	.word	0x200003cc
 8004cdc:	20000150 	.word	0x20000150
 8004ce0:	08004d1d 	.word	0x08004d1d
 8004ce4:	08004d39 	.word	0x08004d39
 8004ce8:	08004da1 	.word	0x08004da1
 8004cec:	08004dbd 	.word	0x08004dbd
 8004cf0:	08004dd9 	.word	0x08004dd9
 8004cf4:	080055c4 	.word	0x080055c4
 8004cf8:	33bca100 	.word	0x33bca100
 8004cfc:	002dc6c0 	.word	0x002dc6c0
 8004d00:	200002dc 	.word	0x200002dc
 8004d04:	080054dc 	.word	0x080054dc
 8004d08:	20000022 	.word	0x20000022
 8004d0c:	20000020 	.word	0x20000020
 8004d10:	08005630 	.word	0x08005630
 8004d14:	2000029c 	.word	0x2000029c
 8004d18:	08005628 	.word	0x08005628

08004d1c <OnTxDone>:

  }
}

void OnTxDone( void )
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 8004d20:	4b03      	ldr	r3, [pc, #12]	; (8004d30 <OnTxDone+0x14>)
 8004d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d24:	4798      	blx	r3
    State = TX;
 8004d26:	4b03      	ldr	r3, [pc, #12]	; (8004d34 <OnTxDone+0x18>)
 8004d28:	2204      	movs	r2, #4
 8004d2a:	701a      	strb	r2, [r3, #0]
//    PRINTF("OnTxDone\n");
}
 8004d2c:	bf00      	nop
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	080055c4 	.word	0x080055c4
 8004d34:	20000022 	.word	0x20000022

08004d38 <OnRxDone>:

void OnRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	4608      	mov	r0, r1
 8004d42:	4611      	mov	r1, r2
 8004d44:	461a      	mov	r2, r3
 8004d46:	4603      	mov	r3, r0
 8004d48:	817b      	strh	r3, [r7, #10]
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	813b      	strh	r3, [r7, #8]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	71fb      	strb	r3, [r7, #7]
    Radio.Sleep( );
 8004d52:	4b0d      	ldr	r3, [pc, #52]	; (8004d88 <OnRxDone+0x50>)
 8004d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d56:	4798      	blx	r3
    BufferSize = size;
 8004d58:	4a0c      	ldr	r2, [pc, #48]	; (8004d8c <OnRxDone+0x54>)
 8004d5a:	897b      	ldrh	r3, [r7, #10]
 8004d5c:	8013      	strh	r3, [r2, #0]
    memcpy( Buffer, payload, BufferSize );
 8004d5e:	4b0b      	ldr	r3, [pc, #44]	; (8004d8c <OnRxDone+0x54>)
 8004d60:	881b      	ldrh	r3, [r3, #0]
 8004d62:	461a      	mov	r2, r3
 8004d64:	68f9      	ldr	r1, [r7, #12]
 8004d66:	480a      	ldr	r0, [pc, #40]	; (8004d90 <OnRxDone+0x58>)
 8004d68:	f000 fa36 	bl	80051d8 <memcpy>
    RssiValue = rssi;
 8004d6c:	893b      	ldrh	r3, [r7, #8]
 8004d6e:	b25a      	sxtb	r2, r3
 8004d70:	4b08      	ldr	r3, [pc, #32]	; (8004d94 <OnRxDone+0x5c>)
 8004d72:	701a      	strb	r2, [r3, #0]
    SnrValue = snr;
 8004d74:	4a08      	ldr	r2, [pc, #32]	; (8004d98 <OnRxDone+0x60>)
 8004d76:	79fb      	ldrb	r3, [r7, #7]
 8004d78:	7013      	strb	r3, [r2, #0]
    State = RX;
 8004d7a:	4b08      	ldr	r3, [pc, #32]	; (8004d9c <OnRxDone+0x64>)
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	701a      	strb	r2, [r3, #0]

//    PRINTF("OnRxDone\n");
//    PRINTF("RssiValue=%d dBm, SnrValue=%d\n", rssi, snr);
}
 8004d80:	bf00      	nop
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	080055c4 	.word	0x080055c4
 8004d8c:	20000020 	.word	0x20000020
 8004d90:	2000029c 	.word	0x2000029c
 8004d94:	2000014c 	.word	0x2000014c
 8004d98:	2000014d 	.word	0x2000014d
 8004d9c:	20000022 	.word	0x20000022

08004da0 <OnTxTimeout>:

void OnTxTimeout( void )
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 8004da4:	4b03      	ldr	r3, [pc, #12]	; (8004db4 <OnTxTimeout+0x14>)
 8004da6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004da8:	4798      	blx	r3
    State = TX_TIMEOUT;
 8004daa:	4b03      	ldr	r3, [pc, #12]	; (8004db8 <OnTxTimeout+0x18>)
 8004dac:	2205      	movs	r2, #5
 8004dae:	701a      	strb	r2, [r3, #0]

//    PRINTF("OnTxTimeout\n");
}
 8004db0:	bf00      	nop
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	080055c4 	.word	0x080055c4
 8004db8:	20000022 	.word	0x20000022

08004dbc <OnRxTimeout>:

void OnRxTimeout( void )
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 8004dc0:	4b03      	ldr	r3, [pc, #12]	; (8004dd0 <OnRxTimeout+0x14>)
 8004dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dc4:	4798      	blx	r3
    State = RX_TIMEOUT;
 8004dc6:	4b03      	ldr	r3, [pc, #12]	; (8004dd4 <OnRxTimeout+0x18>)
 8004dc8:	2202      	movs	r2, #2
 8004dca:	701a      	strb	r2, [r3, #0]
//    PRINTF("OnRxTimeout\n");
}
 8004dcc:	bf00      	nop
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	080055c4 	.word	0x080055c4
 8004dd4:	20000022 	.word	0x20000022

08004dd8 <OnRxError>:

void OnRxError( void )
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 8004ddc:	4b03      	ldr	r3, [pc, #12]	; (8004dec <OnRxError+0x14>)
 8004dde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004de0:	4798      	blx	r3
    State = RX_ERROR;
 8004de2:	4b03      	ldr	r3, [pc, #12]	; (8004df0 <OnRxError+0x18>)
 8004de4:	2203      	movs	r2, #3
 8004de6:	701a      	strb	r2, [r3, #0]
//    PRINTF("OnRxError\n");
}
 8004de8:	bf00      	nop
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	080055c4 	.word	0x080055c4
 8004df0:	20000022 	.word	0x20000022

08004df4 <SystemClock_Config>:
 *            Main regulator output voltage  = Scale2 mode
 *            Flash Latency(WS)              = 2
 * @param  None
 * @retval None
 */
void SystemClock_Config(void) {
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b094      	sub	sp, #80	; 0x50
 8004df8:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60bb      	str	r3, [r7, #8]
 8004dfe:	4b24      	ldr	r3, [pc, #144]	; (8004e90 <SystemClock_Config+0x9c>)
 8004e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e02:	4a23      	ldr	r2, [pc, #140]	; (8004e90 <SystemClock_Config+0x9c>)
 8004e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e08:	6413      	str	r3, [r2, #64]	; 0x40
 8004e0a:	4b21      	ldr	r3, [pc, #132]	; (8004e90 <SystemClock_Config+0x9c>)
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e12:	60bb      	str	r3, [r7, #8]
 8004e14:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
	 clocked below the maximum system frequency, to update the voltage scaling value
	 regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8004e16:	2300      	movs	r3, #0
 8004e18:	607b      	str	r3, [r7, #4]
 8004e1a:	4b1e      	ldr	r3, [pc, #120]	; (8004e94 <SystemClock_Config+0xa0>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004e22:	4a1c      	ldr	r2, [pc, #112]	; (8004e94 <SystemClock_Config+0xa0>)
 8004e24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e28:	6013      	str	r3, [r2, #0]
 8004e2a:	4b1a      	ldr	r3, [pc, #104]	; (8004e94 <SystemClock_Config+0xa0>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004e32:	607b      	str	r3, [r7, #4]
 8004e34:	687b      	ldr	r3, [r7, #4]

	/* Enable HSI Oscillator and activate PLL with HSI as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004e36:	2302      	movs	r3, #2
 8004e38:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSICalibrationValue = 0x10;
 8004e3e:	2310      	movs	r3, #16
 8004e40:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004e42:	2302      	movs	r3, #2
 8004e44:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004e46:	2300      	movs	r3, #0
 8004e48:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 16;
 8004e4a:	2310      	movs	r3, #16
 8004e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8004e4e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8004e52:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8004e54:	2304      	movs	r3, #4
 8004e56:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8004e58:	2307      	movs	r3, #7
 8004e5a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004e5c:	f107 030c 	add.w	r3, r7, #12
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7fc facb 	bl	80013fc <HAL_RCC_OscConfig>
		//Error_Handler();
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
	 clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 8004e66:	230f      	movs	r3, #15
 8004e68:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004e72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e76:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8004e7c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004e80:	2102      	movs	r1, #2
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7fc fcfc 	bl	8001880 <HAL_RCC_ClockConfig>
		//Error_Handler();
	}
}
 8004e88:	bf00      	nop
 8004e8a:	3750      	adds	r7, #80	; 0x50
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	40023800 	.word	0x40023800
 8004e94:	40007000 	.word	0x40007000

08004e98 <SPI_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi4;

void SPI_Init(SPI_HandleTypeDef* hspi)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b08a      	sub	sp, #40	; 0x28
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;

    /* Peripheral clock enable */
    __SPI1_CLK_ENABLE();
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	613b      	str	r3, [r7, #16]
 8004ea4:	4b40      	ldr	r3, [pc, #256]	; (8004fa8 <SPI_Init+0x110>)
 8004ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ea8:	4a3f      	ldr	r2, [pc, #252]	; (8004fa8 <SPI_Init+0x110>)
 8004eaa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004eae:	6453      	str	r3, [r2, #68]	; 0x44
 8004eb0:	4b3d      	ldr	r3, [pc, #244]	; (8004fa8 <SPI_Init+0x110>)
 8004eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004eb8:	613b      	str	r3, [r7, #16]
 8004eba:	693b      	ldr	r3, [r7, #16]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004ebc:	2310      	movs	r3, #16
 8004ebe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ec8:	f107 0314 	add.w	r3, r7, #20
 8004ecc:	4619      	mov	r1, r3
 8004ece:	4837      	ldr	r0, [pc, #220]	; (8004fac <SPI_Init+0x114>)
 8004ed0:	f7fc f8f8 	bl	80010c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004ed4:	23e0      	movs	r3, #224	; 0xe0
 8004ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ed8:	2302      	movs	r3, #2
 8004eda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004edc:	2300      	movs	r3, #0
 8004ede:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004ee4:	2305      	movs	r3, #5
 8004ee6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ee8:	f107 0314 	add.w	r3, r7, #20
 8004eec:	4619      	mov	r1, r3
 8004eee:	482f      	ldr	r0, [pc, #188]	; (8004fac <SPI_Init+0x114>)
 8004ef0:	f7fc f8e8 	bl	80010c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __SPI2_CLK_ENABLE();
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	60fb      	str	r3, [r7, #12]
 8004ef8:	4b2b      	ldr	r3, [pc, #172]	; (8004fa8 <SPI_Init+0x110>)
 8004efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efc:	4a2a      	ldr	r2, [pc, #168]	; (8004fa8 <SPI_Init+0x110>)
 8004efe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f02:	6413      	str	r3, [r2, #64]	; 0x40
 8004f04:	4b28      	ldr	r3, [pc, #160]	; (8004fa8 <SPI_Init+0x110>)
 8004f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f0c:	60fb      	str	r3, [r7, #12]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004f10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f16:	2300      	movs	r3, #0
 8004f18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f1e:	f107 0314 	add.w	r3, r7, #20
 8004f22:	4619      	mov	r1, r3
 8004f24:	4822      	ldr	r0, [pc, #136]	; (8004fb0 <SPI_Init+0x118>)
 8004f26:	f7fc f8cd 	bl	80010c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004f2a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004f2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f30:	2302      	movs	r3, #2
 8004f32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f34:	2300      	movs	r3, #0
 8004f36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004f3c:	2305      	movs	r3, #5
 8004f3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f40:	f107 0314 	add.w	r3, r7, #20
 8004f44:	4619      	mov	r1, r3
 8004f46:	481a      	ldr	r0, [pc, #104]	; (8004fb0 <SPI_Init+0x118>)
 8004f48:	f7fc f8bc 	bl	80010c4 <HAL_GPIO_Init>


    /* Peripheral clock enable */
    __SPI4_CLK_ENABLE();
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	60bb      	str	r3, [r7, #8]
 8004f50:	4b15      	ldr	r3, [pc, #84]	; (8004fa8 <SPI_Init+0x110>)
 8004f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f54:	4a14      	ldr	r2, [pc, #80]	; (8004fa8 <SPI_Init+0x110>)
 8004f56:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004f5a:	6453      	str	r3, [r2, #68]	; 0x44
 8004f5c:	4b12      	ldr	r3, [pc, #72]	; (8004fa8 <SPI_Init+0x110>)
 8004f5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f64:	60bb      	str	r3, [r7, #8]
 8004f66:	68bb      	ldr	r3, [r7, #8]
    PE2     ------> SPI4_SCK
    PE4     ------> SPI4_NSS
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8004f68:	2364      	movs	r3, #100	; 0x64
 8004f6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f6c:	2302      	movs	r3, #2
 8004f6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f70:	2300      	movs	r3, #0
 8004f72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004f74:	2303      	movs	r3, #3
 8004f76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004f78:	2305      	movs	r3, #5
 8004f7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004f7c:	f107 0314 	add.w	r3, r7, #20
 8004f80:	4619      	mov	r1, r3
 8004f82:	480c      	ldr	r0, [pc, #48]	; (8004fb4 <SPI_Init+0x11c>)
 8004f84:	f7fc f89e 	bl	80010c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004f88:	2310      	movs	r3, #16
 8004f8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f90:	2300      	movs	r3, #0
 8004f92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004f94:	f107 0314 	add.w	r3, r7, #20
 8004f98:	4619      	mov	r1, r3
 8004f9a:	4806      	ldr	r0, [pc, #24]	; (8004fb4 <SPI_Init+0x11c>)
 8004f9c:	f7fc f892 	bl	80010c4 <HAL_GPIO_Init>


}
 8004fa0:	bf00      	nop
 8004fa2:	3728      	adds	r7, #40	; 0x28
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	40023800 	.word	0x40023800
 8004fac:	40020000 	.word	0x40020000
 8004fb0:	40020400 	.word	0x40020400
 8004fb4:	40021000 	.word	0x40021000

08004fb8 <SPI1_Init>:
  }

}

void SPI1_Init(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8004fbc:	4b14      	ldr	r3, [pc, #80]	; (8005010 <SPI1_Init+0x58>)
 8004fbe:	4a15      	ldr	r2, [pc, #84]	; (8005014 <SPI1_Init+0x5c>)
 8004fc0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004fc2:	4b13      	ldr	r3, [pc, #76]	; (8005010 <SPI1_Init+0x58>)
 8004fc4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004fc8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004fca:	4b11      	ldr	r3, [pc, #68]	; (8005010 <SPI1_Init+0x58>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004fd0:	4b0f      	ldr	r3, [pc, #60]	; (8005010 <SPI1_Init+0x58>)
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fd6:	4b0e      	ldr	r3, [pc, #56]	; (8005010 <SPI1_Init+0x58>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004fdc:	4b0c      	ldr	r3, [pc, #48]	; (8005010 <SPI1_Init+0x58>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8004fe2:	4b0b      	ldr	r3, [pc, #44]	; (8005010 <SPI1_Init+0x58>)
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004fe8:	4b09      	ldr	r3, [pc, #36]	; (8005010 <SPI1_Init+0x58>)
 8004fea:	2200      	movs	r2, #0
 8004fec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004fee:	4b08      	ldr	r3, [pc, #32]	; (8005010 <SPI1_Init+0x58>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLED;
 8004ff4:	4b06      	ldr	r3, [pc, #24]	; (8005010 <SPI1_Init+0x58>)
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8004ffa:	4b05      	ldr	r3, [pc, #20]	; (8005010 <SPI1_Init+0x58>)
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005000:	4b03      	ldr	r3, [pc, #12]	; (8005010 <SPI1_Init+0x58>)
 8005002:	220a      	movs	r2, #10
 8005004:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_SPI_Init(&hspi1);
 8005006:	4802      	ldr	r0, [pc, #8]	; (8005010 <SPI1_Init+0x58>)
 8005008:	f7fc fdce 	bl	8001ba8 <HAL_SPI_Init>

}
 800500c:	bf00      	nop
 800500e:	bd80      	pop	{r7, pc}
 8005010:	200003cc 	.word	0x200003cc
 8005014:	40013000 	.word	0x40013000

08005018 <SpiInOut>:
  hspi4.Init.CRCPolynomial = 10;
  HAL_SPI_Init(&hspi4);
}

uint16_t SpiInOut( Spi_t *obj, uint16_t outData )
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b090      	sub	sp, #64	; 0x40
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	460b      	mov	r3, r1
 8005022:	807b      	strh	r3, [r7, #2]
	char buff[50];
    /* Send SPIy data */
    HAL_SPI_Transmit(&hspi1, outData, sizeof(outData), 1000);
 8005024:	887b      	ldrh	r3, [r7, #2]
 8005026:	4619      	mov	r1, r3
 8005028:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800502c:	2202      	movs	r2, #2
 800502e:	480c      	ldr	r0, [pc, #48]	; (8005060 <SpiInOut+0x48>)
 8005030:	f7fc fe28 	bl	8001c84 <HAL_SPI_Transmit>
    while( HAL_SPI_GetState(&hspi1)  == HAL_SPI_STATE_RESET);
 8005034:	bf00      	nop
 8005036:	480a      	ldr	r0, [pc, #40]	; (8005060 <SpiInOut+0x48>)
 8005038:	f7fd fa03 	bl	8002442 <HAL_SPI_GetState>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d0f9      	beq.n	8005036 <SpiInOut+0x1e>
    return HAL_SPI_Receive(&hspi1, buff, sizeof(buff), 1000);
 8005042:	f107 010c 	add.w	r1, r7, #12
 8005046:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800504a:	2232      	movs	r2, #50	; 0x32
 800504c:	4804      	ldr	r0, [pc, #16]	; (8005060 <SpiInOut+0x48>)
 800504e:	f7fc ff4d 	bl	8001eec <HAL_SPI_Receive>
 8005052:	4603      	mov	r3, r0
 8005054:	b29b      	uxth	r3, r3
}
 8005056:	4618      	mov	r0, r3
 8005058:	3740      	adds	r7, #64	; 0x40
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	200003cc 	.word	0x200003cc

08005064 <HAL_MspInit>:
#include "main.h"
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005064:	b480      	push	{r7}
 8005066:	af00      	add	r7, sp, #0

}
 8005068:	bf00      	nop
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr

08005072 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005072:	b480      	push	{r7}
 8005074:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005076:	bf00      	nop
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005084:	e7fe      	b.n	8005084 <HardFault_Handler+0x4>

08005086 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005086:	b480      	push	{r7}
 8005088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800508a:	e7fe      	b.n	800508a <MemManage_Handler+0x4>

0800508c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005090:	e7fe      	b.n	8005090 <BusFault_Handler+0x4>

08005092 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005092:	b480      	push	{r7}
 8005094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005096:	e7fe      	b.n	8005096 <UsageFault_Handler+0x4>

08005098 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005098:	b480      	push	{r7}
 800509a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800509c:	bf00      	nop
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr

080050a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050a6:	b480      	push	{r7}
 80050a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050aa:	bf00      	nop
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050b8:	bf00      	nop
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr

080050c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050c6:	f7fb fef7 	bl	8000eb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050ca:	bf00      	nop
 80050cc:	bd80      	pop	{r7, pc}
	...

080050d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80050d4:	4b16      	ldr	r3, [pc, #88]	; (8005130 <SystemInit+0x60>)
 80050d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050da:	4a15      	ldr	r2, [pc, #84]	; (8005130 <SystemInit+0x60>)
 80050dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80050e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80050e4:	4b13      	ldr	r3, [pc, #76]	; (8005134 <SystemInit+0x64>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a12      	ldr	r2, [pc, #72]	; (8005134 <SystemInit+0x64>)
 80050ea:	f043 0301 	orr.w	r3, r3, #1
 80050ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80050f0:	4b10      	ldr	r3, [pc, #64]	; (8005134 <SystemInit+0x64>)
 80050f2:	2200      	movs	r2, #0
 80050f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80050f6:	4b0f      	ldr	r3, [pc, #60]	; (8005134 <SystemInit+0x64>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a0e      	ldr	r2, [pc, #56]	; (8005134 <SystemInit+0x64>)
 80050fc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005100:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005104:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005106:	4b0b      	ldr	r3, [pc, #44]	; (8005134 <SystemInit+0x64>)
 8005108:	4a0b      	ldr	r2, [pc, #44]	; (8005138 <SystemInit+0x68>)
 800510a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800510c:	4b09      	ldr	r3, [pc, #36]	; (8005134 <SystemInit+0x64>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a08      	ldr	r2, [pc, #32]	; (8005134 <SystemInit+0x64>)
 8005112:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005116:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005118:	4b06      	ldr	r3, [pc, #24]	; (8005134 <SystemInit+0x64>)
 800511a:	2200      	movs	r2, #0
 800511c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800511e:	4b04      	ldr	r3, [pc, #16]	; (8005130 <SystemInit+0x60>)
 8005120:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005124:	609a      	str	r2, [r3, #8]
#endif
}
 8005126:	bf00      	nop
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr
 8005130:	e000ed00 	.word	0xe000ed00
 8005134:	40023800 	.word	0x40023800
 8005138:	24003010 	.word	0x24003010

0800513c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800513c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005174 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005140:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005142:	e003      	b.n	800514c <LoopCopyDataInit>

08005144 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005144:	4b0c      	ldr	r3, [pc, #48]	; (8005178 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005146:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005148:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800514a:	3104      	adds	r1, #4

0800514c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800514c:	480b      	ldr	r0, [pc, #44]	; (800517c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800514e:	4b0c      	ldr	r3, [pc, #48]	; (8005180 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005150:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005152:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005154:	d3f6      	bcc.n	8005144 <CopyDataInit>
  ldr  r2, =_sbss
 8005156:	4a0b      	ldr	r2, [pc, #44]	; (8005184 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005158:	e002      	b.n	8005160 <LoopFillZerobss>

0800515a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800515a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800515c:	f842 3b04 	str.w	r3, [r2], #4

08005160 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005160:	4b09      	ldr	r3, [pc, #36]	; (8005188 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005162:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005164:	d3f9      	bcc.n	800515a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005166:	f7ff ffb3 	bl	80050d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800516a:	f000 f811 	bl	8005190 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800516e:	f7ff fc63 	bl	8004a38 <main>
  bx  lr    
 8005172:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005174:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005178:	08005658 	.word	0x08005658
  ldr  r0, =_sdata
 800517c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005180:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 8005184:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 8005188:	20000424 	.word	0x20000424

0800518c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800518c:	e7fe      	b.n	800518c <ADC_IRQHandler>
	...

08005190 <__libc_init_array>:
 8005190:	b570      	push	{r4, r5, r6, lr}
 8005192:	4e0d      	ldr	r6, [pc, #52]	; (80051c8 <__libc_init_array+0x38>)
 8005194:	4c0d      	ldr	r4, [pc, #52]	; (80051cc <__libc_init_array+0x3c>)
 8005196:	1ba4      	subs	r4, r4, r6
 8005198:	10a4      	asrs	r4, r4, #2
 800519a:	2500      	movs	r5, #0
 800519c:	42a5      	cmp	r5, r4
 800519e:	d109      	bne.n	80051b4 <__libc_init_array+0x24>
 80051a0:	4e0b      	ldr	r6, [pc, #44]	; (80051d0 <__libc_init_array+0x40>)
 80051a2:	4c0c      	ldr	r4, [pc, #48]	; (80051d4 <__libc_init_array+0x44>)
 80051a4:	f000 f98e 	bl	80054c4 <_init>
 80051a8:	1ba4      	subs	r4, r4, r6
 80051aa:	10a4      	asrs	r4, r4, #2
 80051ac:	2500      	movs	r5, #0
 80051ae:	42a5      	cmp	r5, r4
 80051b0:	d105      	bne.n	80051be <__libc_init_array+0x2e>
 80051b2:	bd70      	pop	{r4, r5, r6, pc}
 80051b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80051b8:	4798      	blx	r3
 80051ba:	3501      	adds	r5, #1
 80051bc:	e7ee      	b.n	800519c <__libc_init_array+0xc>
 80051be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80051c2:	4798      	blx	r3
 80051c4:	3501      	adds	r5, #1
 80051c6:	e7f2      	b.n	80051ae <__libc_init_array+0x1e>
 80051c8:	08005650 	.word	0x08005650
 80051cc:	08005650 	.word	0x08005650
 80051d0:	08005650 	.word	0x08005650
 80051d4:	08005654 	.word	0x08005654

080051d8 <memcpy>:
 80051d8:	b510      	push	{r4, lr}
 80051da:	1e43      	subs	r3, r0, #1
 80051dc:	440a      	add	r2, r1
 80051de:	4291      	cmp	r1, r2
 80051e0:	d100      	bne.n	80051e4 <memcpy+0xc>
 80051e2:	bd10      	pop	{r4, pc}
 80051e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80051ec:	e7f7      	b.n	80051de <memcpy+0x6>

080051ee <memset>:
 80051ee:	4402      	add	r2, r0
 80051f0:	4603      	mov	r3, r0
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d100      	bne.n	80051f8 <memset+0xa>
 80051f6:	4770      	bx	lr
 80051f8:	f803 1b01 	strb.w	r1, [r3], #1
 80051fc:	e7f9      	b.n	80051f2 <memset+0x4>

080051fe <strncmp>:
 80051fe:	b510      	push	{r4, lr}
 8005200:	b16a      	cbz	r2, 800521e <strncmp+0x20>
 8005202:	3901      	subs	r1, #1
 8005204:	1884      	adds	r4, r0, r2
 8005206:	f810 3b01 	ldrb.w	r3, [r0], #1
 800520a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800520e:	4293      	cmp	r3, r2
 8005210:	d103      	bne.n	800521a <strncmp+0x1c>
 8005212:	42a0      	cmp	r0, r4
 8005214:	d001      	beq.n	800521a <strncmp+0x1c>
 8005216:	2b00      	cmp	r3, #0
 8005218:	d1f5      	bne.n	8005206 <strncmp+0x8>
 800521a:	1a98      	subs	r0, r3, r2
 800521c:	bd10      	pop	{r4, pc}
 800521e:	4610      	mov	r0, r2
 8005220:	e7fc      	b.n	800521c <strncmp+0x1e>
 8005222:	0000      	movs	r0, r0
 8005224:	0000      	movs	r0, r0
	...

08005228 <ceil>:
 8005228:	ec51 0b10 	vmov	r0, r1, d0
 800522c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005230:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005234:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005238:	2e13      	cmp	r6, #19
 800523a:	460c      	mov	r4, r1
 800523c:	ee10 5a10 	vmov	r5, s0
 8005240:	4680      	mov	r8, r0
 8005242:	dc30      	bgt.n	80052a6 <ceil+0x7e>
 8005244:	2e00      	cmp	r6, #0
 8005246:	da12      	bge.n	800526e <ceil+0x46>
 8005248:	a333      	add	r3, pc, #204	; (adr r3, 8005318 <ceil+0xf0>)
 800524a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524e:	f7fa ffc9 	bl	80001e4 <__adddf3>
 8005252:	2200      	movs	r2, #0
 8005254:	2300      	movs	r3, #0
 8005256:	f7fb fc0b 	bl	8000a70 <__aeabi_dcmpgt>
 800525a:	b128      	cbz	r0, 8005268 <ceil+0x40>
 800525c:	2c00      	cmp	r4, #0
 800525e:	db55      	blt.n	800530c <ceil+0xe4>
 8005260:	432c      	orrs	r4, r5
 8005262:	d057      	beq.n	8005314 <ceil+0xec>
 8005264:	4c2e      	ldr	r4, [pc, #184]	; (8005320 <ceil+0xf8>)
 8005266:	2500      	movs	r5, #0
 8005268:	4621      	mov	r1, r4
 800526a:	4628      	mov	r0, r5
 800526c:	e025      	b.n	80052ba <ceil+0x92>
 800526e:	4f2d      	ldr	r7, [pc, #180]	; (8005324 <ceil+0xfc>)
 8005270:	4137      	asrs	r7, r6
 8005272:	ea01 0307 	and.w	r3, r1, r7
 8005276:	4303      	orrs	r3, r0
 8005278:	d01f      	beq.n	80052ba <ceil+0x92>
 800527a:	a327      	add	r3, pc, #156	; (adr r3, 8005318 <ceil+0xf0>)
 800527c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005280:	f7fa ffb0 	bl	80001e4 <__adddf3>
 8005284:	2200      	movs	r2, #0
 8005286:	2300      	movs	r3, #0
 8005288:	f7fb fbf2 	bl	8000a70 <__aeabi_dcmpgt>
 800528c:	2800      	cmp	r0, #0
 800528e:	d0eb      	beq.n	8005268 <ceil+0x40>
 8005290:	2c00      	cmp	r4, #0
 8005292:	bfc2      	ittt	gt
 8005294:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8005298:	fa43 f606 	asrgt.w	r6, r3, r6
 800529c:	19a4      	addgt	r4, r4, r6
 800529e:	ea24 0407 	bic.w	r4, r4, r7
 80052a2:	2500      	movs	r5, #0
 80052a4:	e7e0      	b.n	8005268 <ceil+0x40>
 80052a6:	2e33      	cmp	r6, #51	; 0x33
 80052a8:	dd0b      	ble.n	80052c2 <ceil+0x9a>
 80052aa:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80052ae:	d104      	bne.n	80052ba <ceil+0x92>
 80052b0:	ee10 2a10 	vmov	r2, s0
 80052b4:	460b      	mov	r3, r1
 80052b6:	f7fa ff95 	bl	80001e4 <__adddf3>
 80052ba:	ec41 0b10 	vmov	d0, r0, r1
 80052be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052c2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80052c6:	f04f 33ff 	mov.w	r3, #4294967295
 80052ca:	fa23 f707 	lsr.w	r7, r3, r7
 80052ce:	4207      	tst	r7, r0
 80052d0:	d0f3      	beq.n	80052ba <ceil+0x92>
 80052d2:	a311      	add	r3, pc, #68	; (adr r3, 8005318 <ceil+0xf0>)
 80052d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d8:	f7fa ff84 	bl	80001e4 <__adddf3>
 80052dc:	2200      	movs	r2, #0
 80052de:	2300      	movs	r3, #0
 80052e0:	f7fb fbc6 	bl	8000a70 <__aeabi_dcmpgt>
 80052e4:	2800      	cmp	r0, #0
 80052e6:	d0bf      	beq.n	8005268 <ceil+0x40>
 80052e8:	2c00      	cmp	r4, #0
 80052ea:	dd02      	ble.n	80052f2 <ceil+0xca>
 80052ec:	2e14      	cmp	r6, #20
 80052ee:	d103      	bne.n	80052f8 <ceil+0xd0>
 80052f0:	3401      	adds	r4, #1
 80052f2:	ea25 0507 	bic.w	r5, r5, r7
 80052f6:	e7b7      	b.n	8005268 <ceil+0x40>
 80052f8:	2301      	movs	r3, #1
 80052fa:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80052fe:	fa03 f606 	lsl.w	r6, r3, r6
 8005302:	4435      	add	r5, r6
 8005304:	4545      	cmp	r5, r8
 8005306:	bf38      	it	cc
 8005308:	18e4      	addcc	r4, r4, r3
 800530a:	e7f2      	b.n	80052f2 <ceil+0xca>
 800530c:	2500      	movs	r5, #0
 800530e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8005312:	e7a9      	b.n	8005268 <ceil+0x40>
 8005314:	4625      	mov	r5, r4
 8005316:	e7a7      	b.n	8005268 <ceil+0x40>
 8005318:	8800759c 	.word	0x8800759c
 800531c:	7e37e43c 	.word	0x7e37e43c
 8005320:	3ff00000 	.word	0x3ff00000
 8005324:	000fffff 	.word	0x000fffff

08005328 <floor>:
 8005328:	ec51 0b10 	vmov	r0, r1, d0
 800532c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005330:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005334:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005338:	2e13      	cmp	r6, #19
 800533a:	460c      	mov	r4, r1
 800533c:	ee10 5a10 	vmov	r5, s0
 8005340:	4680      	mov	r8, r0
 8005342:	dc34      	bgt.n	80053ae <floor+0x86>
 8005344:	2e00      	cmp	r6, #0
 8005346:	da16      	bge.n	8005376 <floor+0x4e>
 8005348:	a335      	add	r3, pc, #212	; (adr r3, 8005420 <floor+0xf8>)
 800534a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534e:	f7fa ff49 	bl	80001e4 <__adddf3>
 8005352:	2200      	movs	r2, #0
 8005354:	2300      	movs	r3, #0
 8005356:	f7fb fb8b 	bl	8000a70 <__aeabi_dcmpgt>
 800535a:	b148      	cbz	r0, 8005370 <floor+0x48>
 800535c:	2c00      	cmp	r4, #0
 800535e:	da59      	bge.n	8005414 <floor+0xec>
 8005360:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005364:	4a30      	ldr	r2, [pc, #192]	; (8005428 <floor+0x100>)
 8005366:	432b      	orrs	r3, r5
 8005368:	2500      	movs	r5, #0
 800536a:	42ab      	cmp	r3, r5
 800536c:	bf18      	it	ne
 800536e:	4614      	movne	r4, r2
 8005370:	4621      	mov	r1, r4
 8005372:	4628      	mov	r0, r5
 8005374:	e025      	b.n	80053c2 <floor+0x9a>
 8005376:	4f2d      	ldr	r7, [pc, #180]	; (800542c <floor+0x104>)
 8005378:	4137      	asrs	r7, r6
 800537a:	ea01 0307 	and.w	r3, r1, r7
 800537e:	4303      	orrs	r3, r0
 8005380:	d01f      	beq.n	80053c2 <floor+0x9a>
 8005382:	a327      	add	r3, pc, #156	; (adr r3, 8005420 <floor+0xf8>)
 8005384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005388:	f7fa ff2c 	bl	80001e4 <__adddf3>
 800538c:	2200      	movs	r2, #0
 800538e:	2300      	movs	r3, #0
 8005390:	f7fb fb6e 	bl	8000a70 <__aeabi_dcmpgt>
 8005394:	2800      	cmp	r0, #0
 8005396:	d0eb      	beq.n	8005370 <floor+0x48>
 8005398:	2c00      	cmp	r4, #0
 800539a:	bfbe      	ittt	lt
 800539c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80053a0:	fa43 f606 	asrlt.w	r6, r3, r6
 80053a4:	19a4      	addlt	r4, r4, r6
 80053a6:	ea24 0407 	bic.w	r4, r4, r7
 80053aa:	2500      	movs	r5, #0
 80053ac:	e7e0      	b.n	8005370 <floor+0x48>
 80053ae:	2e33      	cmp	r6, #51	; 0x33
 80053b0:	dd0b      	ble.n	80053ca <floor+0xa2>
 80053b2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80053b6:	d104      	bne.n	80053c2 <floor+0x9a>
 80053b8:	ee10 2a10 	vmov	r2, s0
 80053bc:	460b      	mov	r3, r1
 80053be:	f7fa ff11 	bl	80001e4 <__adddf3>
 80053c2:	ec41 0b10 	vmov	d0, r0, r1
 80053c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053ca:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80053ce:	f04f 33ff 	mov.w	r3, #4294967295
 80053d2:	fa23 f707 	lsr.w	r7, r3, r7
 80053d6:	4207      	tst	r7, r0
 80053d8:	d0f3      	beq.n	80053c2 <floor+0x9a>
 80053da:	a311      	add	r3, pc, #68	; (adr r3, 8005420 <floor+0xf8>)
 80053dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e0:	f7fa ff00 	bl	80001e4 <__adddf3>
 80053e4:	2200      	movs	r2, #0
 80053e6:	2300      	movs	r3, #0
 80053e8:	f7fb fb42 	bl	8000a70 <__aeabi_dcmpgt>
 80053ec:	2800      	cmp	r0, #0
 80053ee:	d0bf      	beq.n	8005370 <floor+0x48>
 80053f0:	2c00      	cmp	r4, #0
 80053f2:	da02      	bge.n	80053fa <floor+0xd2>
 80053f4:	2e14      	cmp	r6, #20
 80053f6:	d103      	bne.n	8005400 <floor+0xd8>
 80053f8:	3401      	adds	r4, #1
 80053fa:	ea25 0507 	bic.w	r5, r5, r7
 80053fe:	e7b7      	b.n	8005370 <floor+0x48>
 8005400:	2301      	movs	r3, #1
 8005402:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005406:	fa03 f606 	lsl.w	r6, r3, r6
 800540a:	4435      	add	r5, r6
 800540c:	4545      	cmp	r5, r8
 800540e:	bf38      	it	cc
 8005410:	18e4      	addcc	r4, r4, r3
 8005412:	e7f2      	b.n	80053fa <floor+0xd2>
 8005414:	2500      	movs	r5, #0
 8005416:	462c      	mov	r4, r5
 8005418:	e7aa      	b.n	8005370 <floor+0x48>
 800541a:	bf00      	nop
 800541c:	f3af 8000 	nop.w
 8005420:	8800759c 	.word	0x8800759c
 8005424:	7e37e43c 	.word	0x7e37e43c
 8005428:	bff00000 	.word	0xbff00000
 800542c:	000fffff 	.word	0x000fffff

08005430 <round>:
 8005430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005432:	ec57 6b10 	vmov	r6, r7, d0
 8005436:	f3c7 500a 	ubfx	r0, r7, #20, #11
 800543a:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 800543e:	2c13      	cmp	r4, #19
 8005440:	463b      	mov	r3, r7
 8005442:	463d      	mov	r5, r7
 8005444:	dc17      	bgt.n	8005476 <round+0x46>
 8005446:	2c00      	cmp	r4, #0
 8005448:	da09      	bge.n	800545e <round+0x2e>
 800544a:	3401      	adds	r4, #1
 800544c:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8005450:	d103      	bne.n	800545a <round+0x2a>
 8005452:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005456:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800545a:	2100      	movs	r1, #0
 800545c:	e02c      	b.n	80054b8 <round+0x88>
 800545e:	4a18      	ldr	r2, [pc, #96]	; (80054c0 <round+0x90>)
 8005460:	4122      	asrs	r2, r4
 8005462:	4217      	tst	r7, r2
 8005464:	d100      	bne.n	8005468 <round+0x38>
 8005466:	b19e      	cbz	r6, 8005490 <round+0x60>
 8005468:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800546c:	4123      	asrs	r3, r4
 800546e:	442b      	add	r3, r5
 8005470:	ea23 0302 	bic.w	r3, r3, r2
 8005474:	e7f1      	b.n	800545a <round+0x2a>
 8005476:	2c33      	cmp	r4, #51	; 0x33
 8005478:	dd0d      	ble.n	8005496 <round+0x66>
 800547a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800547e:	d107      	bne.n	8005490 <round+0x60>
 8005480:	4630      	mov	r0, r6
 8005482:	4639      	mov	r1, r7
 8005484:	ee10 2a10 	vmov	r2, s0
 8005488:	f7fa feac 	bl	80001e4 <__adddf3>
 800548c:	4606      	mov	r6, r0
 800548e:	460f      	mov	r7, r1
 8005490:	ec47 6b10 	vmov	d0, r6, r7
 8005494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005496:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 800549a:	f04f 30ff 	mov.w	r0, #4294967295
 800549e:	40d0      	lsrs	r0, r2
 80054a0:	4206      	tst	r6, r0
 80054a2:	d0f5      	beq.n	8005490 <round+0x60>
 80054a4:	2201      	movs	r2, #1
 80054a6:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80054aa:	fa02 f404 	lsl.w	r4, r2, r4
 80054ae:	1931      	adds	r1, r6, r4
 80054b0:	bf28      	it	cs
 80054b2:	189b      	addcs	r3, r3, r2
 80054b4:	ea21 0100 	bic.w	r1, r1, r0
 80054b8:	461f      	mov	r7, r3
 80054ba:	460e      	mov	r6, r1
 80054bc:	e7e8      	b.n	8005490 <round+0x60>
 80054be:	bf00      	nop
 80054c0:	000fffff 	.word	0x000fffff

080054c4 <_init>:
 80054c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054c6:	bf00      	nop
 80054c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ca:	bc08      	pop	{r3}
 80054cc:	469e      	mov	lr, r3
 80054ce:	4770      	bx	lr

080054d0 <_fini>:
 80054d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054d2:	bf00      	nop
 80054d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054d6:	bc08      	pop	{r3}
 80054d8:	469e      	mov	lr, r3
 80054da:	4770      	bx	lr
