Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Jan 11 19:23:59 2025
| Host         : e16fpga01 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file SAMPA_PON_v2_0_control_sets_placed.rpt
| Design       : SAMPA_PON_v2_0
| Device       : xcau15p
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             164 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------+-----------------------------+------------------+----------------+--------------+
|       Clock Signal      |                   Enable Signal                  |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------------------+-----------------------------+------------------+----------------+--------------+
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/axi_awready0         | s00_axi_aresetn_IBUF_inst/O |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/axi_arready0         | s00_axi_aresetn_IBUF_inst/O |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG |                                                  | s00_axi_aresetn_IBUF_inst/O |                2 |              6 |         3.00 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | s00_axi_aresetn_IBUF_inst/O |                5 |              8 |         1.60 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/p_1_in[31]           | s00_axi_aresetn_IBUF_inst/O |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0  | s00_axi_aresetn_IBUF_inst/O |                5 |              8 |         1.60 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0 | s00_axi_aresetn_IBUF_inst/O |                5 |              8 |         1.60 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0 | s00_axi_aresetn_IBUF_inst/O |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0 | s00_axi_aresetn_IBUF_inst/O |                6 |              8 |         1.33 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | s00_axi_aresetn_IBUF_inst/O |                5 |              8 |         1.60 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | s00_axi_aresetn_IBUF_inst/O |                5 |              8 |         1.60 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | s00_axi_aresetn_IBUF_inst/O |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | s00_axi_aresetn_IBUF_inst/O |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | s00_axi_aresetn_IBUF_inst/O |                5 |              8 |         1.60 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | s00_axi_aresetn_IBUF_inst/O |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | s00_axi_aresetn_IBUF_inst/O |                5 |              8 |         1.60 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/p_1_in[0]            | s00_axi_aresetn_IBUF_inst/O |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/p_1_in[23]           | s00_axi_aresetn_IBUF_inst/O |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/p_1_in[15]           | s00_axi_aresetn_IBUF_inst/O |                5 |              8 |         1.60 |
|  s00_axi_aclk_IBUF_BUFG | SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_rden__0      | s00_axi_aresetn_IBUF_inst/O |               21 |             32 |         1.52 |
+-------------------------+--------------------------------------------------+-----------------------------+------------------+----------------+--------------+


