<stg><name>minkowski_net_14_layer_pipeline</name>


<trans_list>

<trans id="284" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="13" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="15" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="16" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="19" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="21" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %pruned_voxel_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="pruned_voxel_count"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1085" op_0_bw="64">
<![CDATA[
entry:90 %feature_data_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="feature_data_stream"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="60" op_0_bw="64">
<![CDATA[
entry:93 %write_addr_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="write_addr_stream"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96 %store_ln76 = store i32 0, i32 %initial_processed_voxels_constprop

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:109 %store_ln95 = store i32 0, i32 %pruned_voxel_count

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
entry:97 %L3_bitmap_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %L3_bitmap

]]></Node>
<StgValue><ssdm name="L3_bitmap_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
entry:98 %L1_bitmap_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %L1_bitmap

]]></Node>
<StgValue><ssdm name="L1_bitmap_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
entry:99 %L0_bitmap_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %L0_bitmap

]]></Node>
<StgValue><ssdm name="L0_bitmap_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1696" op_0_bw="1696" op_1_bw="1085" op_2_bw="1085" op_3_bw="60" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="10" op_13_bw="32" op_14_bw="1" op_15_bw="1" op_16_bw="32" op_17_bw="0">
<![CDATA[
entry:100 %call_ret5 = call i1696 @pipeline_bitmap_stage, i1085 %input_voxel_stream, i1085 %feature_data_stream, i60 %write_addr_stream, i512 %L3_bitmap_read, i512 %L2_bitmap, i512 %L1_bitmap_read, i512 %L0_bitmap_read, i1 %initialized, i32 %l0_write_pos, i32 %l1_write_pos, i32 %l2_write_pos, i10 %voxel_count, i32 %retained_block_count, i1 %L1_temp, i1 %L2_temp, i32 %initial_processed_voxels_constprop

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18

]]></Node>
<StgValue><ssdm name="spectopmodule_ln17"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %pruned_feature_dram_write_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pruned_feature_dram_write

]]></Node>
<StgValue><ssdm name="pruned_feature_dram_write_read"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %pruned_feature_dram_read_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pruned_feature_dram_read

]]></Node>
<StgValue><ssdm name="pruned_feature_dram_read_read"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %final_output_full_cubic_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %final_output_full_cubic

]]></Node>
<StgValue><ssdm name="final_output_full_cubic_read"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_output, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 5242880, void @empty_8, void @empty_7, void @empty_9, i32 16, i32 16, i32 16, i32 256, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_output

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_read, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_28, void @empty_7, void @empty_9, i32 16, i32 16, i32 256, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_read

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_write, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_1, void @empty_7, void @empty_9, i32 16, i32 16, i32 16, i32 256, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_write

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %input_voxel_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1085">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1085 %input_voxel_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %final_output_full_cubic, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_30, void @empty_31, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %final_output_full_cubic, void @empty_23, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_0, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_1, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_2, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_3, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_4, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_5, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_6, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_7, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_8, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_9, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_10, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_11, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_12, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_13, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_0, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_1, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_2, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_3, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_4, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_5, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_6, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:56 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_7, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:58 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_8, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:60 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_9, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:62 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_10, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:64 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_11, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:66 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_12, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:68 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_13, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:70 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_read, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_30, void @empty_13, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_read, void @empty_23, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_write, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_30, void @empty_14, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_write, void @empty_23, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L3_bitmap, void @empty_23, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L3_bitmap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L2_bitmap, void @empty_23, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:78 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L2_bitmap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L1_bitmap, void @empty_23, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:80 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L1_bitmap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L0_bitmap, void @empty_23, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:82 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L0_bitmap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
entry:83 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %bitmap_info

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %bitmap_info, void @empty_29, i32 4294967295, i32 4294967295, void @empty_15, i32 0, i32 0, void @empty_30, void @empty_16, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %bitmap_info, void @empty_23, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:86 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %total_processed_voxels

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_processed_voxels, void @empty_29, i32 4294967295, i32 4294967295, void @empty_15, i32 0, i32 0, void @empty_30, void @empty_19, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_processed_voxels, void @empty_23, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_30, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1085" op_8_bw="1085">
<![CDATA[
entry:91 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @feature_data_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %feature_data_stream, i1085 %feature_data_stream

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %feature_data_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="60" op_8_bw="60">
<![CDATA[
entry:94 %empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @write_addr_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i60 %write_addr_stream, i60 %write_addr_stream

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %write_addr_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1696" op_0_bw="1696" op_1_bw="1085" op_2_bw="1085" op_3_bw="60" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="10" op_13_bw="32" op_14_bw="1" op_15_bw="1" op_16_bw="32" op_17_bw="0">
<![CDATA[
entry:100 %call_ret5 = call i1696 @pipeline_bitmap_stage, i1085 %input_voxel_stream, i1085 %feature_data_stream, i60 %write_addr_stream, i512 %L3_bitmap_read, i512 %L2_bitmap, i512 %L1_bitmap_read, i512 %L0_bitmap_read, i1 %initialized, i32 %l0_write_pos, i32 %l1_write_pos, i32 %l2_write_pos, i10 %voxel_count, i32 %retained_block_count, i1 %L1_temp, i1 %L2_temp, i32 %initial_processed_voxels_constprop

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="160" op_0_bw="1696">
<![CDATA[
entry:101 %call_ret = extractvalue i1696 %call_ret5

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="512" op_0_bw="1696">
<![CDATA[
entry:102 %L3_bitmap_ret = extractvalue i1696 %call_ret5

]]></Node>
<StgValue><ssdm name="L3_bitmap_ret"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
entry:103 %write_ln73 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %L3_bitmap, i512 %L3_bitmap_ret

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="512" op_0_bw="1696">
<![CDATA[
entry:104 %L1_bitmap_ret = extractvalue i1696 %call_ret5

]]></Node>
<StgValue><ssdm name="L1_bitmap_ret"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
entry:105 %write_ln73 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %L1_bitmap, i512 %L1_bitmap_ret

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="512" op_0_bw="1696">
<![CDATA[
entry:106 %L0_bitmap_ret = extractvalue i1696 %call_ret5

]]></Node>
<StgValue><ssdm name="L0_bitmap_ret"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
entry:107 %write_ln73 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %L0_bitmap, i512 %L0_bitmap_ret

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="160">
<![CDATA[
entry:108 %write_ln73 = write void @_ssdm_op_Write.s_axilite.i160P0A, i160 %bitmap_info, i160 %call_ret

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
entry:110 %br_ln96 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:0 %pruned_voxel_count_1 = load i32 %pruned_voxel_count

]]></Node>
<StgValue><ssdm name="pruned_voxel_count_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.cond:1 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1085P0A, i1085 %feature_data_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:2 %pruned_voxel_count_2 = add i32 %pruned_voxel_count_1, i32 1

]]></Node>
<StgValue><ssdm name="pruned_voxel_count_2"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:3 %br_ln96 = br i1 %tmp, void %LAYER_PROCESSING, void %land.rhs

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs:0 %shl_ln96 = shl i32 %pruned_voxel_count_1, i32 2

]]></Node>
<StgValue><ssdm name="shl_ln96"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs:1 %sub_ln96 = sub i32 %shl_ln96, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="sub_ln96"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
land.rhs:2 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln96, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="34">
<![CDATA[
land.rhs:3 %zext_ln96 = zext i34 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
land.rhs:4 %add_ln96 = add i64 %zext_ln96, i64 %pruned_feature_dram_read_read

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
land.rhs:5 %specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln97"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
land.rhs:6 %specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs:7 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i60P0A, i60 %write_addr_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs:8 %br_ln96 = br i1 %tmp_s, void %LAYER_PROCESSING, void %VITIS_LOOP_102_2

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_102_2:5 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln96, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_102_2:6 %sext_ln107 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_102_2:7 %gmem_read_addr = getelementptr i32 %gmem_read, i64 %sext_ln107

]]></Node>
<StgValue><ssdm name="gmem_read_addr"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_102_2:13 %store_ln95 = store i32 %pruned_voxel_count_2, i32 %pruned_voxel_count

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="153" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1085" op_0_bw="1085" op_1_bw="1085" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_102_2:0 %feature_data_stream_read = read i1085 @_ssdm_op_Read.ap_fifo.volatile.i1085P0A, i1085 %feature_data_stream

]]></Node>
<StgValue><ssdm name="feature_data_stream_read"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_102_2:1 %voxel_features = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %feature_data_stream_read, i32 1, i32 32

]]></Node>
<StgValue><ssdm name="voxel_features"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_102_2:2 %voxel_features_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %feature_data_stream_read, i32 33, i32 64

]]></Node>
<StgValue><ssdm name="voxel_features_1"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_102_2:3 %trunc_ln98_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %feature_data_stream_read, i32 65, i32 96

]]></Node>
<StgValue><ssdm name="trunc_ln98_3"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_102_2:4 %p_07 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %write_addr_stream

]]></Node>
<StgValue><ssdm name="p_07"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_102_2:8 %empty_54 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_read_addr, i64 3

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="159" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_102_2:9 %write_ln107 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_read_addr, i32 %voxel_features, i4 15

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="160" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_102_2:10 %write_ln107 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_read_addr, i32 %voxel_features_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="161" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_102_2:11 %write_ln107 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_read_addr, i32 %trunc_ln98_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="162" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_102_2:12 %empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="163" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_102_2:12 %empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="164" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_102_2:12 %empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="165" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_102_2:12 %empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="166" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_102_2:12 %empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_102_2:14 %br_ln96 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="32">
<![CDATA[
LAYER_PROCESSING:0 %layer = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
LAYER_PROCESSING:1 %p_cast = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %call_ret, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
LAYER_PROCESSING:2 %store_ln131 = store i4 0, i4 %layer

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
LAYER_PROCESSING:3 %br_ln131 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body8:0 %layer_1 = load i4 %layer

]]></Node>
<StgValue><ssdm name="layer_1"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8:1 %icmp_ln131 = icmp_eq  i4 %layer_1, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8:2 %add_ln131 = add i4 %layer_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8:3 %br_ln131 = br i1 %icmp_ln131, void %for.body8.split, void %for.end26

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="4">
<![CDATA[
for.body8.split:0 %zext_ln131 = zext i4 %layer_1

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split:3 %MINKOWSKI_LAYERS_input_channels_addr = getelementptr i11 %MINKOWSKI_LAYERS_input_channels, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="MINKOWSKI_LAYERS_input_channels_addr"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split:4 %MINKOWSKI_LAYERS_output_channels_addr = getelementptr i11 %MINKOWSKI_LAYERS_output_channels, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="MINKOWSKI_LAYERS_output_channels_addr"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.split:5 %MINKOWSKI_LAYERS_output_spatial_dim_addr = getelementptr i7 %MINKOWSKI_LAYERS_output_spatial_dim, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="MINKOWSKI_LAYERS_output_spatial_dim_addr"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="4">
<![CDATA[
for.body8.split:7 %MINKOWSKI_LAYERS_input_channels_load = load i4 %MINKOWSKI_LAYERS_input_channels_addr

]]></Node>
<StgValue><ssdm name="MINKOWSKI_LAYERS_input_channels_load"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="4">
<![CDATA[
for.body8.split:8 %MINKOWSKI_LAYERS_output_channels_load = load i4 %MINKOWSKI_LAYERS_output_channels_addr

]]></Node>
<StgValue><ssdm name="MINKOWSKI_LAYERS_output_channels_load"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="4">
<![CDATA[
for.body8.split:9 %MINKOWSKI_LAYERS_output_spatial_dim_load = load i4 %MINKOWSKI_LAYERS_output_spatial_dim_addr

]]></Node>
<StgValue><ssdm name="MINKOWSKI_LAYERS_output_spatial_dim_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.split:1 %speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln132"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.split:2 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="4">
<![CDATA[
for.body8.split:6 %trunc_ln146 = trunc i4 %layer_1

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="4">
<![CDATA[
for.body8.split:7 %MINKOWSKI_LAYERS_input_channels_load = load i4 %MINKOWSKI_LAYERS_input_channels_addr

]]></Node>
<StgValue><ssdm name="MINKOWSKI_LAYERS_input_channels_load"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="4">
<![CDATA[
for.body8.split:8 %MINKOWSKI_LAYERS_output_channels_load = load i4 %MINKOWSKI_LAYERS_output_channels_addr

]]></Node>
<StgValue><ssdm name="MINKOWSKI_LAYERS_output_channels_load"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="4">
<![CDATA[
for.body8.split:9 %MINKOWSKI_LAYERS_output_spatial_dim_load = load i4 %MINKOWSKI_LAYERS_output_spatial_dim_addr

]]></Node>
<StgValue><ssdm name="MINKOWSKI_LAYERS_output_spatial_dim_load"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.split:10 %br_ln146 = br i1 %trunc_ln146, void %if.then, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0">
<![CDATA[
if.then:0 %switch_ln147 = switch i4 %layer_1, void %.case.1357, i4 0, void %.case.044, i4 1, void %.case.145, i4 2, void %.case.246, i4 3, void %.case.347, i4 4, void %.case.448, i4 5, void %.case.549, i4 6, void %.case.650, i4 7, void %.case.751, i4 8, void %.case.852, i4 9, void %.case.953, i4 10, void %.case.1054, i4 11, void %.case.1155, i4 12, void %.case.1256

]]></Node>
<StgValue><ssdm name="switch_ln147"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0">
<![CDATA[
if.else:0 %switch_ln159 = switch i4 %layer_1, void %.case.13, i4 0, void %.case.0, i4 1, void %.case.1, i4 2, void %.case.2, i4 3, void %.case.3, i4 4, void %.case.4, i4 5, void %.case.5, i4 6, void %.case.6, i4 7, void %.case.7, i4 8, void %.case.8, i4 9, void %.case.9, i4 10, void %.case.10, i4 11, void %.case.11, i4 12, void %.case.12

]]></Node>
<StgValue><ssdm name="switch_ln159"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="192" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.1256:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_12, i32 %layer_biases_12, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.1155:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_11, i32 %layer_biases_11, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.1054:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_10, i32 %layer_biases_10, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.953:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_9, i32 %layer_biases_9, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.852:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_8, i32 %layer_biases_8, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.751:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_7, i32 %layer_biases_7, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.650:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_6, i32 %layer_biases_6, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.549:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_5, i32 %layer_biases_5, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.448:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_4, i32 %layer_biases_4, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.347:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_3, i32 %layer_biases_3, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.246:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_2, i32 %layer_biases_2, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.145:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_1, i32 %layer_biases_1, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.044:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_0, i32 %layer_biases_0, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-1"/>
</and_exp><and_exp><literal name="layer_1" val="-2"/>
</and_exp><and_exp><literal name="layer_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.1357:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_13, i32 %layer_biases_13, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="206" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.1256:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_12, i32 %layer_biases_12, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.case.1256:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.1155:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_11, i32 %layer_biases_11, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.case.1155:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.1054:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_10, i32 %layer_biases_10, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
.case.1054:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.953:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_9, i32 %layer_biases_9, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
.case.953:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.852:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_8, i32 %layer_biases_8, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
.case.852:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.751:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_7, i32 %layer_biases_7, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
.case.751:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.650:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_6, i32 %layer_biases_6, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.case.650:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.549:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_5, i32 %layer_biases_5, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.case.549:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.448:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_4, i32 %layer_biases_4, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.case.448:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.347:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_3, i32 %layer_biases_3, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
.case.347:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.246:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_2, i32 %layer_biases_2, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
.case.246:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.145:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_1, i32 %layer_biases_1, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.case.145:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.044:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_0, i32 %layer_biases_0, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.case.044:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-1"/>
</and_exp><and_exp><literal name="layer_1" val="-2"/>
</and_exp><and_exp><literal name="layer_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.1357:0 %call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_13, i32 %layer_biases_13, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-1"/>
</and_exp><and_exp><literal name="layer_1" val="-2"/>
</and_exp><and_exp><literal name="layer_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.case.1357:1 %br_ln147 = br void %.exit43

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
.exit43:0 %br_ln158 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.exit:0 %br_ln0 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:0 %store_ln131 = store i4 %add_ln131, i4 %layer

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
for.inc24:1 %br_ln131 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="238" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.12:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_12, i32 %layer_biases_12, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.11:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_11, i32 %layer_biases_11, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.10:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_10, i32 %layer_biases_10, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.9:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_9, i32 %layer_biases_9, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.8:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_8, i32 %layer_biases_8, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.7:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_7, i32 %layer_biases_7, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.6:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_6, i32 %layer_biases_6, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.5:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_5, i32 %layer_biases_5, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.4:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_4, i32 %layer_biases_4, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.3:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_3, i32 %layer_biases_3, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.2:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_2, i32 %layer_biases_2, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.1:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_1, i32 %layer_biases_1, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.0:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_0, i32 %layer_biases_0, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-1"/>
</and_exp><and_exp><literal name="layer_1" val="-2"/>
</and_exp><and_exp><literal name="layer_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.13:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_13, i32 %layer_biases_13, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="252" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.12:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_12, i32 %layer_biases_12, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.case.12:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.11:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_11, i32 %layer_biases_11, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
.case.11:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.10:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_10, i32 %layer_biases_10, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.case.10:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.9:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_9, i32 %layer_biases_9, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.case.9:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.8:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_8, i32 %layer_biases_8, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
.case.8:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.7:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_7, i32 %layer_biases_7, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
.case.7:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.6:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_6, i32 %layer_biases_6, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
.case.6:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.5:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_5, i32 %layer_biases_5, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.4:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_4, i32 %layer_biases_4, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.3:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_3, i32 %layer_biases_3, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.2:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_2, i32 %layer_biases_2, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.1:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_1, i32 %layer_biases_1, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.0:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_0, i32 %layer_biases_0, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-1"/>
</and_exp><and_exp><literal name="layer_1" val="-2"/>
</and_exp><and_exp><literal name="layer_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="32">
<![CDATA[
.case.13:0 %call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_13, i32 %layer_biases_13, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_1" val="-1"/>
</and_exp><and_exp><literal name="layer_1" val="-2"/>
</and_exp><and_exp><literal name="layer_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
.case.13:1 %br_ln159 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="280" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="32">
<![CDATA[
for.end26:0 %call_ln183 = call void @final_layer_output_reconstruction, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_output, i64 %final_output_full_cubic_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end26:1 %write_ln192 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %total_processed_voxels, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="write_ln192"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="282" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="32">
<![CDATA[
for.end26:0 %call_ln183 = call void @final_layer_output_reconstruction, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_output, i64 %final_output_full_cubic_read, i32 %pruned_voxel_count_1

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0">
<![CDATA[
for.end26:2 %ret_ln198 = ret

]]></Node>
<StgValue><ssdm name="ret_ln198"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
