#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e91698b4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e91698b680 .scope module, "cpu_tb" "cpu_tb" 3 3;
 .timescale -9 -12;
v000001e916a17810_0 .var "clk", 0 0;
v000001e916a182b0_0 .var "reset", 0 0;
S_000001e916987b80 .scope module, "DUT" "cpu" 3 8, 4 3 0, S_000001e91698b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001e916970970 .functor BUFZ 32, v000001e9169b50d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e916a16590_0 .net *"_ivl_11", 1 0, L_000001e916a18ad0;  1 drivers
L_000001e916a500d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e916a16130_0 .net/2u *"_ivl_12", 1 0, L_000001e916a500d0;  1 drivers
v000001e916a15910_0 .net *"_ivl_14", 0 0, L_000001e916a18b70;  1 drivers
v000001e916a16a90_0 .net *"_ivl_17", 7 0, L_000001e916a179f0;  1 drivers
v000001e916a161d0_0 .net *"_ivl_19", 1 0, L_000001e916a173b0;  1 drivers
L_000001e916a50118 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e916a16270_0 .net/2u *"_ivl_20", 1 0, L_000001e916a50118;  1 drivers
v000001e916a15cd0_0 .net *"_ivl_22", 0 0, L_000001e916a17270;  1 drivers
v000001e916a15eb0_0 .net *"_ivl_25", 7 0, L_000001e916a18c10;  1 drivers
v000001e916a157d0_0 .net *"_ivl_27", 7 0, L_000001e916a17450;  1 drivers
v000001e916a16b30_0 .net *"_ivl_28", 7 0, L_000001e916a17130;  1 drivers
v000001e916a166d0_0 .net *"_ivl_3", 1 0, L_000001e916a18710;  1 drivers
v000001e916a16450_0 .net *"_ivl_30", 7 0, L_000001e916a18cb0;  1 drivers
v000001e916a15a50_0 .net *"_ivl_35", 0 0, L_000001e916a178b0;  1 drivers
v000001e916a15050_0 .net *"_ivl_36", 23 0, L_000001e916a188f0;  1 drivers
L_000001e916a50088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e916a15ff0_0 .net/2u *"_ivl_4", 1 0, L_000001e916a50088;  1 drivers
v000001e916a15d70_0 .net *"_ivl_55", 0 0, L_000001e916a185d0;  1 drivers
v000001e916a15c30_0 .net *"_ivl_56", 19 0, L_000001e916a18670;  1 drivers
v000001e916a15870_0 .net *"_ivl_59", 11 0, L_000001e916a18a30;  1 drivers
v000001e916a16310_0 .net *"_ivl_6", 0 0, L_000001e916a17630;  1 drivers
L_000001e916a50160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e916a16630_0 .net/2u *"_ivl_62", 31 0, L_000001e916a50160;  1 drivers
v000001e916a159b0_0 .net *"_ivl_9", 7 0, L_000001e916a16f50;  1 drivers
v000001e916a16810_0 .net "address", 31 0, L_000001e916970970;  1 drivers
v000001e916a15af0_0 .net "alu_input_b", 31 0, L_000001e916a17d10;  1 drivers
v000001e916a150f0_0 .var "alu_op", 3 0;
v000001e916a14d30_0 .net "alu_out", 31 0, v000001e9169b50d0_0;  1 drivers
v000001e916a15690_0 .var "alu_src", 0 0;
v000001e916a15550_0 .net "clk", 0 0, v000001e916a17810_0;  1 drivers
v000001e916a15730_0 .net "funct3", 2 0, L_000001e916a18990;  1 drivers
v000001e916a15190_0 .net "funct7", 6 0, L_000001e916a176d0;  1 drivers
v000001e916a15b90_0 .net "imm_ext", 31 0, L_000001e916a187b0;  1 drivers
v000001e916a16bd0_0 .net "instr", 31 0, L_000001e916971310;  1 drivers
v000001e916a15f50_0 .net "lb_data", 31 0, L_000001e916a18d50;  1 drivers
v000001e916a16950_0 .net "mem_data", 31 0, L_000001e916a17f90;  1 drivers
v000001e916a14e70_0 .var "mem_read", 0 0;
v000001e916a16090_0 .var "mem_to_reg", 0 0;
v000001e916a15410_0 .net "opcode", 6 0, L_000001e916a18170;  1 drivers
v000001e916a14f10_0 .net "pc_next", 31 0, L_000001e916a17310;  1 drivers
v000001e916a163b0_0 .net "pc_val", 31 0, v000001e9169b4450_0;  1 drivers
v000001e916a14fb0_0 .net "rd", 4 0, L_000001e916a17770;  1 drivers
v000001e916a164f0_0 .net "rd1", 31 0, L_000001e916a18df0;  1 drivers
v000001e916a16770_0 .net "rd2", 31 0, L_000001e916a17090;  1 drivers
v000001e916a168b0_0 .var "reg_write", 0 0;
v000001e916a15230_0 .net "reset", 0 0, v000001e916a182b0_0;  1 drivers
v000001e916a152d0_0 .net "rs1", 4 0, L_000001e916a18490;  1 drivers
v000001e916a15370_0 .net "rs2", 4 0, L_000001e916a18530;  1 drivers
v000001e916a154b0_0 .net "selected_byte", 7 0, L_000001e916a180d0;  1 drivers
v000001e916a183f0_0 .net "write_data", 31 0, L_000001e916a18350;  1 drivers
E_000001e9169bbac0 .event anyedge, v000001e916a15410_0, v000001e916a15190_0, v000001e916a15730_0, v000001e9169b49f0_0;
L_000001e916a18710 .part L_000001e916970970, 0, 2;
L_000001e916a17630 .cmp/eq 2, L_000001e916a18710, L_000001e916a50088;
L_000001e916a16f50 .part L_000001e916a17f90, 0, 8;
L_000001e916a18ad0 .part L_000001e916970970, 0, 2;
L_000001e916a18b70 .cmp/eq 2, L_000001e916a18ad0, L_000001e916a500d0;
L_000001e916a179f0 .part L_000001e916a17f90, 8, 8;
L_000001e916a173b0 .part L_000001e916970970, 0, 2;
L_000001e916a17270 .cmp/eq 2, L_000001e916a173b0, L_000001e916a50118;
L_000001e916a18c10 .part L_000001e916a17f90, 16, 8;
L_000001e916a17450 .part L_000001e916a17f90, 24, 8;
L_000001e916a17130 .functor MUXZ 8, L_000001e916a17450, L_000001e916a18c10, L_000001e916a17270, C4<>;
L_000001e916a18cb0 .functor MUXZ 8, L_000001e916a17130, L_000001e916a179f0, L_000001e916a18b70, C4<>;
L_000001e916a180d0 .functor MUXZ 8, L_000001e916a18cb0, L_000001e916a16f50, L_000001e916a17630, C4<>;
L_000001e916a178b0 .part L_000001e916a180d0, 7, 1;
LS_000001e916a188f0_0_0 .concat [ 1 1 1 1], L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0;
LS_000001e916a188f0_0_4 .concat [ 1 1 1 1], L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0;
LS_000001e916a188f0_0_8 .concat [ 1 1 1 1], L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0;
LS_000001e916a188f0_0_12 .concat [ 1 1 1 1], L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0;
LS_000001e916a188f0_0_16 .concat [ 1 1 1 1], L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0;
LS_000001e916a188f0_0_20 .concat [ 1 1 1 1], L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0, L_000001e916a178b0;
LS_000001e916a188f0_1_0 .concat [ 4 4 4 4], LS_000001e916a188f0_0_0, LS_000001e916a188f0_0_4, LS_000001e916a188f0_0_8, LS_000001e916a188f0_0_12;
LS_000001e916a188f0_1_4 .concat [ 4 4 0 0], LS_000001e916a188f0_0_16, LS_000001e916a188f0_0_20;
L_000001e916a188f0 .concat [ 16 8 0 0], LS_000001e916a188f0_1_0, LS_000001e916a188f0_1_4;
L_000001e916a18d50 .concat [ 8 24 0 0], L_000001e916a180d0, L_000001e916a188f0;
L_000001e916a18350 .functor MUXZ 32, v000001e9169b50d0_0, L_000001e916a18d50, v000001e916a16090_0, C4<>;
L_000001e916a18170 .part L_000001e916971310, 0, 7;
L_000001e916a18990 .part L_000001e916971310, 12, 3;
L_000001e916a176d0 .part L_000001e916971310, 25, 7;
L_000001e916a18490 .part L_000001e916971310, 15, 5;
L_000001e916a18530 .part L_000001e916971310, 20, 5;
L_000001e916a17770 .part L_000001e916971310, 7, 5;
L_000001e916a185d0 .part L_000001e916971310, 31, 1;
LS_000001e916a18670_0_0 .concat [ 1 1 1 1], L_000001e916a185d0, L_000001e916a185d0, L_000001e916a185d0, L_000001e916a185d0;
LS_000001e916a18670_0_4 .concat [ 1 1 1 1], L_000001e916a185d0, L_000001e916a185d0, L_000001e916a185d0, L_000001e916a185d0;
LS_000001e916a18670_0_8 .concat [ 1 1 1 1], L_000001e916a185d0, L_000001e916a185d0, L_000001e916a185d0, L_000001e916a185d0;
LS_000001e916a18670_0_12 .concat [ 1 1 1 1], L_000001e916a185d0, L_000001e916a185d0, L_000001e916a185d0, L_000001e916a185d0;
LS_000001e916a18670_0_16 .concat [ 1 1 1 1], L_000001e916a185d0, L_000001e916a185d0, L_000001e916a185d0, L_000001e916a185d0;
LS_000001e916a18670_1_0 .concat [ 4 4 4 4], LS_000001e916a18670_0_0, LS_000001e916a18670_0_4, LS_000001e916a18670_0_8, LS_000001e916a18670_0_12;
LS_000001e916a18670_1_4 .concat [ 4 0 0 0], LS_000001e916a18670_0_16;
L_000001e916a18670 .concat [ 16 4 0 0], LS_000001e916a18670_1_0, LS_000001e916a18670_1_4;
L_000001e916a18a30 .part L_000001e916971310, 20, 12;
L_000001e916a187b0 .concat [ 12 20 0 0], L_000001e916a18a30, L_000001e916a18670;
L_000001e916a17310 .arith/sum 32, v000001e9169b4450_0, L_000001e916a50160;
L_000001e916a17d10 .functor MUXZ 32, L_000001e916a17090, L_000001e916a187b0, v000001e916a15690_0, C4<>;
S_000001e916987d10 .scope module, "ALU" "alu" 4 81, 5 3 0, S_000001e916987b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "alu_out";
v000001e9169b5210_0 .net "a", 31 0, L_000001e916a18df0;  alias, 1 drivers
v000001e9169b50d0_0 .var "alu_out", 31 0;
v000001e9169b5b70_0 .net "b", 31 0, L_000001e916a17d10;  alias, 1 drivers
v000001e9169b57b0_0 .net "op", 3 0, v000001e916a150f0_0;  1 drivers
E_000001e9169bba40 .event anyedge, v000001e9169b57b0_0, v000001e9169b5210_0, v000001e9169b5b70_0;
S_000001e91697b920 .scope module, "IMEM" "imem" 4 65, 6 3 0, S_000001e916987b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instr";
L_000001e916971310 .functor BUFZ 32, L_000001e916a17590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e9169b55d0_0 .net *"_ivl_0", 31 0, L_000001e916a17590;  1 drivers
v000001e9169b5530_0 .net *"_ivl_3", 29 0, L_000001e916a174f0;  1 drivers
v000001e9169b49f0_0 .net "instr", 31 0, L_000001e916971310;  alias, 1 drivers
v000001e9169b4b30 .array "mem", 1023 0, 31 0;
v000001e9169b5c10_0 .net "pc", 31 0, v000001e9169b4450_0;  alias, 1 drivers
L_000001e916a17590 .array/port v000001e9169b4b30, L_000001e916a174f0;
L_000001e916a174f0 .part v000001e9169b4450_0, 2, 30;
S_000001e91697bab0 .scope module, "PC" "pc" 4 58, 7 3 0, S_000001e916987b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001e9169b4310_0 .net "clk", 0 0, v000001e916a17810_0;  alias, 1 drivers
v000001e9169b58f0_0 .net "pc_next", 31 0, L_000001e916a17310;  alias, 1 drivers
v000001e9169b4450_0 .var "pc_out", 31 0;
v000001e9169b5cb0_0 .net "reset", 0 0, v000001e916a182b0_0;  alias, 1 drivers
E_000001e9169bb780 .event posedge, v000001e9169b4310_0;
S_000001e916984030 .scope module, "RF" "regfile" 4 70, 8 3 0, S_000001e916987b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w_en";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001e9169b4770_0 .net *"_ivl_0", 31 0, L_000001e916a17950;  1 drivers
v000001e9169b4bd0_0 .net *"_ivl_10", 31 0, L_000001e916a17b30;  1 drivers
v000001e9169b5d50_0 .net *"_ivl_12", 6 0, L_000001e916a17bd0;  1 drivers
L_000001e916a50280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e9169b5df0_0 .net *"_ivl_15", 1 0, L_000001e916a50280;  1 drivers
v000001e9169b5e90_0 .net *"_ivl_18", 31 0, L_000001e916a171d0;  1 drivers
L_000001e916a502c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e9169b5850_0 .net *"_ivl_21", 26 0, L_000001e916a502c8;  1 drivers
L_000001e916a50310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e9169b5f30_0 .net/2u *"_ivl_22", 31 0, L_000001e916a50310;  1 drivers
v000001e9169b46d0_0 .net *"_ivl_24", 0 0, L_000001e916a18850;  1 drivers
L_000001e916a50358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e9169b4630_0 .net/2u *"_ivl_26", 31 0, L_000001e916a50358;  1 drivers
v000001e9169b4130_0 .net *"_ivl_28", 31 0, L_000001e916a17c70;  1 drivers
L_000001e916a501a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e9169b4950_0 .net *"_ivl_3", 26 0, L_000001e916a501a8;  1 drivers
v000001e9169b4e50_0 .net *"_ivl_30", 6 0, L_000001e916a16ff0;  1 drivers
L_000001e916a503a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e9169b4ef0_0 .net *"_ivl_33", 1 0, L_000001e916a503a0;  1 drivers
L_000001e916a501f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e9169b41d0_0 .net/2u *"_ivl_4", 31 0, L_000001e916a501f0;  1 drivers
v000001e9169b43b0_0 .net *"_ivl_6", 0 0, L_000001e916a17a90;  1 drivers
L_000001e916a50238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e9169b44f0_0 .net/2u *"_ivl_8", 31 0, L_000001e916a50238;  1 drivers
v000001e9169b4590_0 .net "clk", 0 0, v000001e916a17810_0;  alias, 1 drivers
v000001e9169b4810_0 .net "rd", 4 0, L_000001e916a17770;  alias, 1 drivers
v000001e9169b4c70_0 .net "rd1", 31 0, L_000001e916a18df0;  alias, 1 drivers
v000001e9169b5170_0 .net "rd2", 31 0, L_000001e916a17090;  alias, 1 drivers
v000001e9169b4d10 .array "regs", 31 0, 31 0;
v000001e9169b52b0_0 .net "rs1", 4 0, L_000001e916a18490;  alias, 1 drivers
v000001e9169b5030_0 .net "rs2", 4 0, L_000001e916a18530;  alias, 1 drivers
v000001e9169b4db0_0 .net "w_en", 0 0, v000001e916a168b0_0;  1 drivers
v000001e9169b4f90_0 .net "wd", 31 0, L_000001e916a18350;  alias, 1 drivers
L_000001e916a17950 .concat [ 5 27 0 0], L_000001e916a18490, L_000001e916a501a8;
L_000001e916a17a90 .cmp/eq 32, L_000001e916a17950, L_000001e916a501f0;
L_000001e916a17b30 .array/port v000001e9169b4d10, L_000001e916a17bd0;
L_000001e916a17bd0 .concat [ 5 2 0 0], L_000001e916a18490, L_000001e916a50280;
L_000001e916a18df0 .functor MUXZ 32, L_000001e916a17b30, L_000001e916a50238, L_000001e916a17a90, C4<>;
L_000001e916a171d0 .concat [ 5 27 0 0], L_000001e916a18530, L_000001e916a502c8;
L_000001e916a18850 .cmp/eq 32, L_000001e916a171d0, L_000001e916a50310;
L_000001e916a17c70 .array/port v000001e9169b4d10, L_000001e916a16ff0;
L_000001e916a16ff0 .concat [ 5 2 0 0], L_000001e916a18530, L_000001e916a503a0;
L_000001e916a17090 .functor MUXZ 32, L_000001e916a17c70, L_000001e916a50358, L_000001e916a18850, C4<>;
S_000001e9169841c0 .scope module, "memory" "dmem" 4 88, 9 3 0, S_000001e916987b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /OUTPUT 32 "data";
v000001e9169b5350_0 .net *"_ivl_0", 31 0, L_000001e916a17db0;  1 drivers
v000001e9169b53f0_0 .net *"_ivl_3", 9 0, L_000001e916a17e50;  1 drivers
v000001e9169b5670_0 .net *"_ivl_4", 11 0, L_000001e916a17ef0;  1 drivers
L_000001e916a503e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e9169b5710_0 .net *"_ivl_7", 1 0, L_000001e916a503e8;  1 drivers
L_000001e916a50430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e91696e5c0_0 .net/2u *"_ivl_8", 31 0, L_000001e916a50430;  1 drivers
v000001e916a14dd0_0 .net "address", 31 0, L_000001e916970970;  alias, 1 drivers
v000001e916a169f0_0 .net "data", 31 0, L_000001e916a17f90;  alias, 1 drivers
v000001e916a15e10 .array "mem", 1023 0, 31 0;
v000001e916a155f0_0 .net "mem_read", 0 0, v000001e916a14e70_0;  1 drivers
L_000001e916a17db0 .array/port v000001e916a15e10, L_000001e916a17ef0;
L_000001e916a17e50 .part L_000001e916970970, 2, 10;
L_000001e916a17ef0 .concat [ 10 2 0 0], L_000001e916a17e50, L_000001e916a503e8;
L_000001e916a17f90 .functor MUXZ 32, L_000001e916a50430, L_000001e916a17db0, v000001e916a14e70_0, C4<>;
    .scope S_000001e91697bab0;
T_0 ;
    %wait E_000001e9169bb780;
    %load/vec4 v000001e9169b5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9169b4450_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e9169b58f0_0;
    %assign/vec4 v000001e9169b4450_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e91697b920;
T_1 ;
    %vpi_call/w 6 16 "$readmemh", "imem.hex", v000001e9169b4b30 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001e916984030;
T_2 ;
    %wait E_000001e9169bb780;
    %load/vec4 v000001e9169b4db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001e9169b4810_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001e9169b4f90_0;
    %load/vec4 v000001e9169b4810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9169b4d10, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e916987d10;
T_3 ;
Ewait_0 .event/or E_000001e9169bba40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001e9169b57b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v000001e9169b5210_0;
    %load/vec4 v000001e9169b5b70_0;
    %add;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v000001e9169b5210_0;
    %load/vec4 v000001e9169b5b70_0;
    %sub;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v000001e9169b5210_0;
    %ix/getv 4, v000001e9169b5b70_0;
    %shiftl 4;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v000001e9169b5210_0;
    %load/vec4 v000001e9169b5b70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v000001e9169b5210_0;
    %load/vec4 v000001e9169b5b70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v000001e9169b5210_0;
    %load/vec4 v000001e9169b5b70_0;
    %xor;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v000001e9169b5210_0;
    %ix/getv 4, v000001e9169b5b70_0;
    %shiftr 4;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v000001e9169b5210_0;
    %ix/getv 4, v000001e9169b5b70_0;
    %shiftr/s 4;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v000001e9169b5210_0;
    %load/vec4 v000001e9169b5b70_0;
    %or;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v000001e9169b5210_0;
    %load/vec4 v000001e9169b5b70_0;
    %and;
    %store/vec4 v000001e9169b50d0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e9169841c0;
T_4 ;
    %vpi_call/w 9 15 "$readmemh", "dmem.hex", v000001e916a15e10 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001e916987b80;
T_5 ;
    %wait E_000001e9169bbac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e916a168b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e916a15690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e916a14e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e916a16090_0, 0, 1;
    %load/vec4 v000001e916a15410_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e916a168b0_0, 0, 1;
    %load/vec4 v000001e916a15190_0;
    %load/vec4 v000001e916a15730_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %jmp T_5.15;
T_5.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.15;
T_5.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.15;
T_5.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.15;
T_5.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.15;
T_5.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.15;
T_5.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.15;
T_5.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e916a168b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e916a15690_0, 0, 1;
    %load/vec4 v000001e916a16bd0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v000001e916a15730_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %jmp T_5.25;
T_5.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.25;
T_5.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.25;
T_5.18 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.25;
T_5.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.25;
T_5.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.25;
T_5.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.25;
T_5.22 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.25;
T_5.23 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.25;
T_5.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.25;
T_5.25 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e916a168b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e916a15690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e916a14e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e916a16090_0, 0, 1;
    %load/vec4 v000001e916a15730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %jmp T_5.27;
T_5.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e916a150f0_0, 0, 4;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e91698b680;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v000001e916a17810_0;
    %inv;
    %store/vec4 v000001e916a17810_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e91698b680;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e916a17810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e916a182b0_0, 0, 1;
    %pushi/vec4 41219, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e9169b4b30, 4, 0;
    %pushi/vec4 1431655764, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e916a15e10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e9169b4d10, 4, 0;
    %vpi_call/w 3 28 "$display", "x1 = %b", &A<v000001e9169b4d10, 1> {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e916a182b0_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %vpi_call/w 3 39 "$display", "x2 = %b", &A<v000001e9169b4d10, 2> {0 0 0};
    %vpi_call/w 3 41 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "cpu_tb.sv";
    "cpu.sv";
    "modules/alu.sv";
    "modules/imem.sv";
    "modules/pc.sv";
    "modules/regfile.sv";
    "modules/dmem.sv";
