Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sun Nov 22 19:02:30 2020
| Host         : LAPTOP-G1I2TTIP running 64-bit major release  (build 9200)
| Command      : report_utilization -file arch_1st_wrapper_utilization_placed.rpt -pb arch_1st_wrapper_utilization_placed.pb
| Design       : arch_1st_wrapper
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 9017 |     0 |    242400 |  3.72 |
|   LUT as Logic             | 7581 |     0 |    242400 |  3.13 |
|   LUT as Memory            | 1436 |     0 |    112800 |  1.27 |
|     LUT as Distributed RAM |  240 |     0 |           |       |
|     LUT as Shift Register  | 1196 |     0 |           |       |
| CLB Registers              | 7764 |     0 |    484800 |  1.60 |
|   Register as Flip Flop    | 7764 |     0 |    484800 |  1.60 |
|   Register as Latch        |    0 |     0 |    484800 |  0.00 |
| CARRY8                     |  254 |     0 |     30300 |  0.84 |
| F7 Muxes                   |  509 |     0 |    121200 |  0.42 |
| F8 Muxes                   |  112 |     0 |     60600 |  0.18 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 171   |          Yes |           - |        Reset |
| 51    |          Yes |         Set |            - |
| 7502  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 2722 |     0 |     30300 |  8.98 |
|   CLBL                                     | 1552 |     0 |           |       |
|   CLBM                                     | 1170 |     0 |           |       |
| LUT as Logic                               | 7581 |     0 |    242400 |  3.13 |
|   using O5 output only                     |  114 |       |           |       |
|   using O6 output only                     | 6305 |       |           |       |
|   using O5 and O6                          | 1162 |       |           |       |
| LUT as Memory                              | 1436 |     0 |    112800 |  1.27 |
|   LUT as Distributed RAM                   |  240 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  208 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    | 1196 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  104 |       |           |       |
|     using O5 and O6                        | 1092 |       |           |       |
| CLB Registers                              | 7764 |     0 |    484800 |  1.60 |
|   Register driven from within the CLB      | 3838 |       |           |       |
|   Register driven from outside the CLB     | 3926 |       |           |       |
|     LUT in front of the register is unused | 3113 |       |           |       |
|     LUT in front of the register is used   |  813 |       |           |       |
| Unique Control Sets                        |  302 |       |     60600 |  0.50 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 498.5 |     0 |       600 | 83.08 |
|   RAMB36/FIFO*    |   498 |     0 |       600 | 83.00 |
|     RAMB36E2 only |   498 |       |           |       |
|   RAMB18          |     1 |     0 |      1200 |  0.08 |
|     RAMB18E2 only |     1 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   10 |     0 |      1920 |  0.52 |
|   DSP48E2 only |   10 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    5 |     5 |       520 |  0.96 |
| HPIOB            |    2 |     2 |       416 |  0.48 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    3 |     3 |       104 |  2.88 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       480 |  0.42 |
|   BUFGCE             |    2 |     0 |       240 |  0.83 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 7502 |            Register |
| LUT6       | 4714 |                 CLB |
| LUT4       | 1256 |                 CLB |
| LUT3       | 1254 |                 CLB |
| SRL16E     | 1177 |                 CLB |
| SRLC32E    | 1109 |                 CLB |
| LUT5       | 1001 |                 CLB |
| MUXF7      |  509 |                 CLB |
| RAMB36E2   |  498 |           Block Ram |
| LUT2       |  401 |                 CLB |
| CARRY8     |  254 |                 CLB |
| RAMD64E    |  208 |                 CLB |
| FDCE       |  171 |            Register |
| LUT1       |  117 |                 CLB |
| MUXF8      |  112 |                 CLB |
| RAMD32     |   56 |                 CLB |
| FDSE       |   51 |            Register |
| FDPE       |   40 |            Register |
| DSP48E2    |   10 |          Arithmetic |
| RAMS32     |    8 |                 CLB |
| IBUFCTRL   |    3 |              Others |
| SRLC16E    |    2 |                 CLB |
| INBUF      |    2 |                 I/O |
| BUFGCE     |    2 |               Clock |
| RAMB18E2   |    1 |           Block Ram |
| OBUF       |    1 |                 I/O |
| MMCME3_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------+------+
|           Ref Name          | Used |
+-----------------------------+------+
| u_ila_0                     |    1 |
| dbg_hub                     |    1 |
| arch_1st_multicycle_cpu_0_0 |    1 |
| arch_1st_clk_wiz_0_0        |    1 |
+-----------------------------+------+


