
KeyBored_alpha.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c2c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08009cec  08009cec  0000acec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e50  08009e50  0000b180  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009e50  08009e50  0000b180  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009e50  08009e50  0000b180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e50  08009e50  0000ae50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e54  08009e54  0000ae54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000180  20000000  08009e58  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ac8  20000180  08009fd8  0000b180  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c48  08009fd8  0000bc48  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b180  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001227c  00000000  00000000  0000b1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003896  00000000  00000000  0001d424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  00020cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d05  00000000  00000000  00021df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d06a  00000000  00000000  00022afd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000172a8  00000000  00000000  0003fb67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099fe4  00000000  00000000  00056e0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f0df3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b7c  00000000  00000000  000f0e38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000f49b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000180 	.word	0x20000180
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009cd4 	.word	0x08009cd4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000184 	.word	0x20000184
 8000104:	08009cd4 	.word	0x08009cd4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <Process_LEDS_init>:
void Process_LEDS(void);



void Process_LEDS_init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  serviceBaseDeTemps_execute[PROCESSUS_LEDS_PHASE] = Process_LEDS;
 8000224:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <Process_LEDS_init+0x14>)
 8000226:	2180      	movs	r1, #128	@ 0x80
 8000228:	4a03      	ldr	r2, [pc, #12]	@ (8000238 <Process_LEDS_init+0x18>)
 800022a:	505a      	str	r2, [r3, r1]
}
 800022c:	46c0      	nop			@ (mov r8, r8)
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
 8000232:	46c0      	nop			@ (mov r8, r8)
 8000234:	200001a0 	.word	0x200001a0
 8000238:	0800023d 	.word	0x0800023d

0800023c <Process_LEDS>:

void Process_LEDS(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
	static uint8_t compteur_LEDS;

	compteur_LEDS++;
 8000240:	4b09      	ldr	r3, [pc, #36]	@ (8000268 <Process_LEDS+0x2c>)
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	3301      	adds	r3, #1
 8000246:	b2da      	uxtb	r2, r3
 8000248:	4b07      	ldr	r3, [pc, #28]	@ (8000268 <Process_LEDS+0x2c>)
 800024a:	701a      	strb	r2, [r3, #0]

	if(compteur_LEDS > 30)
 800024c:	4b06      	ldr	r3, [pc, #24]	@ (8000268 <Process_LEDS+0x2c>)
 800024e:	781b      	ldrb	r3, [r3, #0]
 8000250:	2b1e      	cmp	r3, #30
 8000252:	d905      	bls.n	8000260 <Process_LEDS+0x24>
	{
		effet_Rainbow(10);
 8000254:	200a      	movs	r0, #10
 8000256:	f000 f983 	bl	8000560 <effet_Rainbow>
		compteur_LEDS = 0;
 800025a:	4b03      	ldr	r3, [pc, #12]	@ (8000268 <Process_LEDS+0x2c>)
 800025c:	2200      	movs	r2, #0
 800025e:	701a      	strb	r2, [r3, #0]
	}
}
 8000260:	46c0      	nop			@ (mov r8, r8)
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
 8000266:	46c0      	nop			@ (mov r8, r8)
 8000268:	2000019c 	.word	0x2000019c

0800026c <serviceBaseDeTemps_gere>:
//Definitions de variables privees:
//pas de variables privees

//Definitions de fonctions privees:
void serviceBaseDeTemps_gere(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8000272:	1dfb      	adds	r3, r7, #7
 8000274:	2200      	movs	r2, #0
 8000276:	701a      	strb	r2, [r3, #0]
 8000278:	e00a      	b.n	8000290 <serviceBaseDeTemps_gere+0x24>
  {
    serviceBaseDeTemps_execute[i]();
 800027a:	1dfb      	adds	r3, r7, #7
 800027c:	781a      	ldrb	r2, [r3, #0]
 800027e:	4b09      	ldr	r3, [pc, #36]	@ (80002a4 <serviceBaseDeTemps_gere+0x38>)
 8000280:	0092      	lsls	r2, r2, #2
 8000282:	58d3      	ldr	r3, [r2, r3]
 8000284:	4798      	blx	r3
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8000286:	1dfb      	adds	r3, r7, #7
 8000288:	781a      	ldrb	r2, [r3, #0]
 800028a:	1dfb      	adds	r3, r7, #7
 800028c:	3201      	adds	r2, #1
 800028e:	701a      	strb	r2, [r3, #0]
 8000290:	1dfb      	adds	r3, r7, #7
 8000292:	781b      	ldrb	r3, [r3, #0]
 8000294:	2b20      	cmp	r3, #32
 8000296:	d9f0      	bls.n	800027a <serviceBaseDeTemps_gere+0xe>
  }
}
 8000298:	46c0      	nop			@ (mov r8, r8)
 800029a:	46c0      	nop			@ (mov r8, r8)
 800029c:	46bd      	mov	sp, r7
 800029e:	b002      	add	sp, #8
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	46c0      	nop			@ (mov r8, r8)
 80002a4:	200001a0 	.word	0x200001a0

080002a8 <serviceBaseDeTemps_initialise>:
//Definitions de variables publiques:
void (*serviceBaseDeTemps_execute[SERVICEBASEDETEMPS_NOMBRE_DE_PHASES])(void);

//Definitions de fonctions publiques:
void serviceBaseDeTemps_initialise(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 80002ae:	1dfb      	adds	r3, r7, #7
 80002b0:	2200      	movs	r2, #0
 80002b2:	701a      	strb	r2, [r3, #0]
 80002b4:	e00a      	b.n	80002cc <serviceBaseDeTemps_initialise+0x24>
  {
    serviceBaseDeTemps_execute[i] = doNothing;
 80002b6:	1dfb      	adds	r3, r7, #7
 80002b8:	781a      	ldrb	r2, [r3, #0]
 80002ba:	4b0a      	ldr	r3, [pc, #40]	@ (80002e4 <serviceBaseDeTemps_initialise+0x3c>)
 80002bc:	0092      	lsls	r2, r2, #2
 80002be:	490a      	ldr	r1, [pc, #40]	@ (80002e8 <serviceBaseDeTemps_initialise+0x40>)
 80002c0:	50d1      	str	r1, [r2, r3]
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 80002c2:	1dfb      	adds	r3, r7, #7
 80002c4:	781a      	ldrb	r2, [r3, #0]
 80002c6:	1dfb      	adds	r3, r7, #7
 80002c8:	3201      	adds	r2, #1
 80002ca:	701a      	strb	r2, [r3, #0]
 80002cc:	1dfb      	adds	r3, r7, #7
 80002ce:	781b      	ldrb	r3, [r3, #0]
 80002d0:	2b20      	cmp	r3, #32
 80002d2:	d9f0      	bls.n	80002b6 <serviceBaseDeTemps_initialise+0xe>
  }
  piloteTimer14_execute = serviceBaseDeTemps_gere;
 80002d4:	4b05      	ldr	r3, [pc, #20]	@ (80002ec <serviceBaseDeTemps_initialise+0x44>)
 80002d6:	4a06      	ldr	r2, [pc, #24]	@ (80002f0 <serviceBaseDeTemps_initialise+0x48>)
 80002d8:	601a      	str	r2, [r3, #0]
}
 80002da:	46c0      	nop			@ (mov r8, r8)
 80002dc:	46bd      	mov	sp, r7
 80002de:	b002      	add	sp, #8
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	46c0      	nop			@ (mov r8, r8)
 80002e4:	200001a0 	.word	0x200001a0
 80002e8:	0800062b 	.word	0x0800062b
 80002ec:	2000047c 	.word	0x2000047c
 80002f0:	0800026d 	.word	0x0800026d

080002f4 <hsl_to_rgb>:
  55, 56, 57, 58, 59, 60, 61, 62, 63
};


uint32_t hsl_to_rgb(uint8_t h, uint8_t s, uint8_t l)
{
 80002f4:	b590      	push	{r4, r7, lr}
 80002f6:	b087      	sub	sp, #28
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	0004      	movs	r4, r0
 80002fc:	0008      	movs	r0, r1
 80002fe:	0011      	movs	r1, r2
 8000300:	1dfb      	adds	r3, r7, #7
 8000302:	1c22      	adds	r2, r4, #0
 8000304:	701a      	strb	r2, [r3, #0]
 8000306:	1dbb      	adds	r3, r7, #6
 8000308:	1c02      	adds	r2, r0, #0
 800030a:	701a      	strb	r2, [r3, #0]
 800030c:	1d7b      	adds	r3, r7, #5
 800030e:	1c0a      	adds	r2, r1, #0
 8000310:	701a      	strb	r2, [r3, #0]
	if(l == 0) return 0;
 8000312:	1d7b      	adds	r3, r7, #5
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	2b00      	cmp	r3, #0
 8000318:	d101      	bne.n	800031e <hsl_to_rgb+0x2a>
 800031a:	2300      	movs	r3, #0
 800031c:	e119      	b.n	8000552 <hsl_to_rgb+0x25e>

	volatile uint8_t  r, g, b, lo, c, x, m;
	volatile uint16_t h1, l1, H;
	l1 = l + 1;
 800031e:	1d7b      	adds	r3, r7, #5
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	b29b      	uxth	r3, r3
 8000324:	3301      	adds	r3, #1
 8000326:	b29a      	uxth	r2, r3
 8000328:	210c      	movs	r1, #12
 800032a:	187b      	adds	r3, r7, r1
 800032c:	801a      	strh	r2, [r3, #0]
	if (l < 128)    c = ((l1 << 1) * s) >> 8;
 800032e:	1d7b      	adds	r3, r7, #5
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	b25b      	sxtb	r3, r3
 8000334:	2b00      	cmp	r3, #0
 8000336:	db0c      	blt.n	8000352 <hsl_to_rgb+0x5e>
 8000338:	187b      	adds	r3, r7, r1
 800033a:	881b      	ldrh	r3, [r3, #0]
 800033c:	b29b      	uxth	r3, r3
 800033e:	005b      	lsls	r3, r3, #1
 8000340:	1dba      	adds	r2, r7, #6
 8000342:	7812      	ldrb	r2, [r2, #0]
 8000344:	4353      	muls	r3, r2
 8000346:	121b      	asrs	r3, r3, #8
 8000348:	b2da      	uxtb	r2, r3
 800034a:	2313      	movs	r3, #19
 800034c:	18fb      	adds	r3, r7, r3
 800034e:	701a      	strb	r2, [r3, #0]
 8000350:	e00f      	b.n	8000372 <hsl_to_rgb+0x7e>
	else            c = (512 - (l1 << 1)) * s >> 8;
 8000352:	230c      	movs	r3, #12
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	881b      	ldrh	r3, [r3, #0]
 8000358:	b29b      	uxth	r3, r3
 800035a:	005b      	lsls	r3, r3, #1
 800035c:	2280      	movs	r2, #128	@ 0x80
 800035e:	0092      	lsls	r2, r2, #2
 8000360:	1ad3      	subs	r3, r2, r3
 8000362:	1dba      	adds	r2, r7, #6
 8000364:	7812      	ldrb	r2, [r2, #0]
 8000366:	4353      	muls	r3, r2
 8000368:	121b      	asrs	r3, r3, #8
 800036a:	b2da      	uxtb	r2, r3
 800036c:	2313      	movs	r3, #19
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	701a      	strb	r2, [r3, #0]

	H = h * 6;              // 0 to 1535 (actually 1530)
 8000372:	1dfb      	adds	r3, r7, #7
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	b29b      	uxth	r3, r3
 8000378:	1c1a      	adds	r2, r3, #0
 800037a:	1c13      	adds	r3, r2, #0
 800037c:	18db      	adds	r3, r3, r3
 800037e:	189b      	adds	r3, r3, r2
 8000380:	18db      	adds	r3, r3, r3
 8000382:	b29a      	uxth	r2, r3
 8000384:	210a      	movs	r1, #10
 8000386:	187b      	adds	r3, r7, r1
 8000388:	801a      	strh	r2, [r3, #0]
	lo = H & 255;           // Low byte  = primary/secondary color mix
 800038a:	187b      	adds	r3, r7, r1
 800038c:	881b      	ldrh	r3, [r3, #0]
 800038e:	b29b      	uxth	r3, r3
 8000390:	b2da      	uxtb	r2, r3
 8000392:	2014      	movs	r0, #20
 8000394:	183b      	adds	r3, r7, r0
 8000396:	701a      	strb	r2, [r3, #0]
	h1 = lo + 1;
 8000398:	183b      	adds	r3, r7, r0
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	b2db      	uxtb	r3, r3
 800039e:	3301      	adds	r3, #1
 80003a0:	b29a      	uxth	r2, r3
 80003a2:	200e      	movs	r0, #14
 80003a4:	183b      	adds	r3, r7, r0
 80003a6:	801a      	strh	r2, [r3, #0]

	if ((H & 256) == 0)   x = h1 * c >> 8;          // even sextant, like red to yellow
 80003a8:	187b      	adds	r3, r7, r1
 80003aa:	881b      	ldrh	r3, [r3, #0]
 80003ac:	b29b      	uxth	r3, r3
 80003ae:	001a      	movs	r2, r3
 80003b0:	2380      	movs	r3, #128	@ 0x80
 80003b2:	005b      	lsls	r3, r3, #1
 80003b4:	4013      	ands	r3, r2
 80003b6:	d10e      	bne.n	80003d6 <hsl_to_rgb+0xe2>
 80003b8:	183b      	adds	r3, r7, r0
 80003ba:	881b      	ldrh	r3, [r3, #0]
 80003bc:	b29b      	uxth	r3, r3
 80003be:	001a      	movs	r2, r3
 80003c0:	2313      	movs	r3, #19
 80003c2:	18fb      	adds	r3, r7, r3
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	b2db      	uxtb	r3, r3
 80003c8:	4353      	muls	r3, r2
 80003ca:	121b      	asrs	r3, r3, #8
 80003cc:	b2da      	uxtb	r2, r3
 80003ce:	2312      	movs	r3, #18
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	701a      	strb	r2, [r3, #0]
 80003d4:	e011      	b.n	80003fa <hsl_to_rgb+0x106>
	else                  x = (256 - h1) * c >> 8;  // odd sextant, like yellow to green
 80003d6:	230e      	movs	r3, #14
 80003d8:	18fb      	adds	r3, r7, r3
 80003da:	881b      	ldrh	r3, [r3, #0]
 80003dc:	b29b      	uxth	r3, r3
 80003de:	001a      	movs	r2, r3
 80003e0:	2380      	movs	r3, #128	@ 0x80
 80003e2:	005b      	lsls	r3, r3, #1
 80003e4:	1a9b      	subs	r3, r3, r2
 80003e6:	2213      	movs	r2, #19
 80003e8:	18ba      	adds	r2, r7, r2
 80003ea:	7812      	ldrb	r2, [r2, #0]
 80003ec:	b2d2      	uxtb	r2, r2
 80003ee:	4353      	muls	r3, r2
 80003f0:	121b      	asrs	r3, r3, #8
 80003f2:	b2da      	uxtb	r2, r3
 80003f4:	2312      	movs	r3, #18
 80003f6:	18fb      	adds	r3, r7, r3
 80003f8:	701a      	strb	r2, [r3, #0]

	m = l - (c >> 1);
 80003fa:	2313      	movs	r3, #19
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	b2db      	uxtb	r3, r3
 8000402:	085b      	lsrs	r3, r3, #1
 8000404:	b2db      	uxtb	r3, r3
 8000406:	1d7a      	adds	r2, r7, #5
 8000408:	7812      	ldrb	r2, [r2, #0]
 800040a:	1ad3      	subs	r3, r2, r3
 800040c:	b2da      	uxtb	r2, r3
 800040e:	2311      	movs	r3, #17
 8000410:	18fb      	adds	r3, r7, r3
 8000412:	701a      	strb	r2, [r3, #0]
	switch(H >> 8) {       // High byte = sextant of colorwheel
 8000414:	230a      	movs	r3, #10
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	881b      	ldrh	r3, [r3, #0]
 800041a:	b29b      	uxth	r3, r3
 800041c:	0a1b      	lsrs	r3, r3, #8
 800041e:	b29b      	uxth	r3, r3
 8000420:	2b04      	cmp	r3, #4
 8000422:	d863      	bhi.n	80004ec <hsl_to_rgb+0x1f8>
 8000424:	009a      	lsls	r2, r3, #2
 8000426:	4b4d      	ldr	r3, [pc, #308]	@ (800055c <hsl_to_rgb+0x268>)
 8000428:	18d3      	adds	r3, r2, r3
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	469f      	mov	pc, r3
	 case 0 : r = c; g = x; b = 0; break; // R to Y
 800042e:	2313      	movs	r3, #19
 8000430:	18fb      	adds	r3, r7, r3
 8000432:	781b      	ldrb	r3, [r3, #0]
 8000434:	b2da      	uxtb	r2, r3
 8000436:	2317      	movs	r3, #23
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	701a      	strb	r2, [r3, #0]
 800043c:	2312      	movs	r3, #18
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	b2da      	uxtb	r2, r3
 8000444:	2316      	movs	r3, #22
 8000446:	18fb      	adds	r3, r7, r3
 8000448:	701a      	strb	r2, [r3, #0]
 800044a:	2315      	movs	r3, #21
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	2200      	movs	r2, #0
 8000450:	701a      	strb	r2, [r3, #0]
 8000452:	e05e      	b.n	8000512 <hsl_to_rgb+0x21e>
	 case 1 : r = x; g = c; b = 0; break; // Y to G
 8000454:	2312      	movs	r3, #18
 8000456:	18fb      	adds	r3, r7, r3
 8000458:	781b      	ldrb	r3, [r3, #0]
 800045a:	b2da      	uxtb	r2, r3
 800045c:	2317      	movs	r3, #23
 800045e:	18fb      	adds	r3, r7, r3
 8000460:	701a      	strb	r2, [r3, #0]
 8000462:	2313      	movs	r3, #19
 8000464:	18fb      	adds	r3, r7, r3
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	b2da      	uxtb	r2, r3
 800046a:	2316      	movs	r3, #22
 800046c:	18fb      	adds	r3, r7, r3
 800046e:	701a      	strb	r2, [r3, #0]
 8000470:	2315      	movs	r3, #21
 8000472:	18fb      	adds	r3, r7, r3
 8000474:	2200      	movs	r2, #0
 8000476:	701a      	strb	r2, [r3, #0]
 8000478:	e04b      	b.n	8000512 <hsl_to_rgb+0x21e>
	 case 2 : r = 0; g = c; b = x; break; // G to C
 800047a:	2317      	movs	r3, #23
 800047c:	18fb      	adds	r3, r7, r3
 800047e:	2200      	movs	r2, #0
 8000480:	701a      	strb	r2, [r3, #0]
 8000482:	2313      	movs	r3, #19
 8000484:	18fb      	adds	r3, r7, r3
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	b2da      	uxtb	r2, r3
 800048a:	2316      	movs	r3, #22
 800048c:	18fb      	adds	r3, r7, r3
 800048e:	701a      	strb	r2, [r3, #0]
 8000490:	2312      	movs	r3, #18
 8000492:	18fb      	adds	r3, r7, r3
 8000494:	781b      	ldrb	r3, [r3, #0]
 8000496:	b2da      	uxtb	r2, r3
 8000498:	2315      	movs	r3, #21
 800049a:	18fb      	adds	r3, r7, r3
 800049c:	701a      	strb	r2, [r3, #0]
 800049e:	e038      	b.n	8000512 <hsl_to_rgb+0x21e>
	 case 3 : r = 0; g = x; b = c; break; // C to B
 80004a0:	2317      	movs	r3, #23
 80004a2:	18fb      	adds	r3, r7, r3
 80004a4:	2200      	movs	r2, #0
 80004a6:	701a      	strb	r2, [r3, #0]
 80004a8:	2312      	movs	r3, #18
 80004aa:	18fb      	adds	r3, r7, r3
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	b2da      	uxtb	r2, r3
 80004b0:	2316      	movs	r3, #22
 80004b2:	18fb      	adds	r3, r7, r3
 80004b4:	701a      	strb	r2, [r3, #0]
 80004b6:	2313      	movs	r3, #19
 80004b8:	18fb      	adds	r3, r7, r3
 80004ba:	781b      	ldrb	r3, [r3, #0]
 80004bc:	b2da      	uxtb	r2, r3
 80004be:	2315      	movs	r3, #21
 80004c0:	18fb      	adds	r3, r7, r3
 80004c2:	701a      	strb	r2, [r3, #0]
 80004c4:	e025      	b.n	8000512 <hsl_to_rgb+0x21e>
	 case 4 : r = x; g = 0; b = c; break; // B to M
 80004c6:	2312      	movs	r3, #18
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	b2da      	uxtb	r2, r3
 80004ce:	2317      	movs	r3, #23
 80004d0:	18fb      	adds	r3, r7, r3
 80004d2:	701a      	strb	r2, [r3, #0]
 80004d4:	2316      	movs	r3, #22
 80004d6:	18fb      	adds	r3, r7, r3
 80004d8:	2200      	movs	r2, #0
 80004da:	701a      	strb	r2, [r3, #0]
 80004dc:	2313      	movs	r3, #19
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	b2da      	uxtb	r2, r3
 80004e4:	2315      	movs	r3, #21
 80004e6:	18fb      	adds	r3, r7, r3
 80004e8:	701a      	strb	r2, [r3, #0]
 80004ea:	e012      	b.n	8000512 <hsl_to_rgb+0x21e>
	 default: r = c; g = 0; b = x; break; // M to R
 80004ec:	2313      	movs	r3, #19
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	b2da      	uxtb	r2, r3
 80004f4:	2317      	movs	r3, #23
 80004f6:	18fb      	adds	r3, r7, r3
 80004f8:	701a      	strb	r2, [r3, #0]
 80004fa:	2316      	movs	r3, #22
 80004fc:	18fb      	adds	r3, r7, r3
 80004fe:	2200      	movs	r2, #0
 8000500:	701a      	strb	r2, [r3, #0]
 8000502:	2312      	movs	r3, #18
 8000504:	18fb      	adds	r3, r7, r3
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	b2da      	uxtb	r2, r3
 800050a:	2315      	movs	r3, #21
 800050c:	18fb      	adds	r3, r7, r3
 800050e:	701a      	strb	r2, [r3, #0]
 8000510:	46c0      	nop			@ (mov r8, r8)
	}

	return (((uint32_t)r + m) << 16) | (((uint32_t)g + m) << 8) | ((uint32_t)b + m);
 8000512:	2317      	movs	r3, #23
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	b2db      	uxtb	r3, r3
 800051a:	001a      	movs	r2, r3
 800051c:	2011      	movs	r0, #17
 800051e:	183b      	adds	r3, r7, r0
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	b2db      	uxtb	r3, r3
 8000524:	18d3      	adds	r3, r2, r3
 8000526:	041a      	lsls	r2, r3, #16
 8000528:	2316      	movs	r3, #22
 800052a:	18fb      	adds	r3, r7, r3
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	b2db      	uxtb	r3, r3
 8000530:	0019      	movs	r1, r3
 8000532:	183b      	adds	r3, r7, r0
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	b2db      	uxtb	r3, r3
 8000538:	18cb      	adds	r3, r1, r3
 800053a:	021b      	lsls	r3, r3, #8
 800053c:	431a      	orrs	r2, r3
 800053e:	2315      	movs	r3, #21
 8000540:	18fb      	adds	r3, r7, r3
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	b2db      	uxtb	r3, r3
 8000546:	0019      	movs	r1, r3
 8000548:	183b      	adds	r3, r7, r0
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	b2db      	uxtb	r3, r3
 800054e:	18cb      	adds	r3, r1, r3
 8000550:	4313      	orrs	r3, r2
}
 8000552:	0018      	movs	r0, r3
 8000554:	46bd      	mov	sp, r7
 8000556:	b007      	add	sp, #28
 8000558:	bd90      	pop	{r4, r7, pc}
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	08009d7c 	.word	0x08009d7c

08000560 <effet_Rainbow>:


void effet_Rainbow(uint8_t brightness)
{
 8000560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	0002      	movs	r2, r0
 8000568:	1dfb      	adds	r3, r7, #7
 800056a:	701a      	strb	r2, [r3, #0]
	static int8_t angle = 0;
	const uint8_t angle_difference = 18;
 800056c:	230e      	movs	r3, #14
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	2212      	movs	r2, #18
 8000572:	701a      	strb	r2, [r3, #0]


	for(uint8_t i = 0; i < LED_CNT; i++)
 8000574:	230f      	movs	r3, #15
 8000576:	18fb      	adds	r3, r7, r3
 8000578:	2200      	movs	r2, #0
 800057a:	701a      	strb	r2, [r3, #0]
 800057c:	e031      	b.n	80005e2 <effet_Rainbow+0x82>
	{
		// Set correct LED position
		uint8_t led_index = led_map[i];
 800057e:	250f      	movs	r5, #15
 8000580:	197b      	adds	r3, r7, r5
 8000582:	781a      	ldrb	r2, [r3, #0]
 8000584:	260d      	movs	r6, #13
 8000586:	19bb      	adds	r3, r7, r6
 8000588:	4920      	ldr	r1, [pc, #128]	@ (800060c <effet_Rainbow+0xac>)
 800058a:	5c8a      	ldrb	r2, [r1, r2]
 800058c:	701a      	strb	r2, [r3, #0]
		// Calculate color
		uint32_t rgb_color = hsl_to_rgb(angle + ((LED_CNT - 1 - i) * angle_difference), 255, brightness);
 800058e:	197b      	adds	r3, r7, r5
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	223f      	movs	r2, #63	@ 0x3f
 8000594:	1ad3      	subs	r3, r2, r3
 8000596:	b2db      	uxtb	r3, r3
 8000598:	220e      	movs	r2, #14
 800059a:	18ba      	adds	r2, r7, r2
 800059c:	7812      	ldrb	r2, [r2, #0]
 800059e:	4353      	muls	r3, r2
 80005a0:	b2da      	uxtb	r2, r3
 80005a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000610 <effet_Rainbow+0xb0>)
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	b25b      	sxtb	r3, r3
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	18d3      	adds	r3, r2, r3
 80005ac:	b2d8      	uxtb	r0, r3
 80005ae:	1dfb      	adds	r3, r7, #7
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	001a      	movs	r2, r3
 80005b4:	21ff      	movs	r1, #255	@ 0xff
 80005b6:	f7ff fe9d 	bl	80002f4 <hsl_to_rgb>
 80005ba:	0003      	movs	r3, r0
 80005bc:	60bb      	str	r3, [r7, #8]
		// Set color
		led_set_RGB(led_index, (rgb_color >> 16) & 0xFF, (rgb_color >> 8) & 0xFF, rgb_color & 0xFF);
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	0c1b      	lsrs	r3, r3, #16
 80005c2:	b2d9      	uxtb	r1, r3
 80005c4:	68bb      	ldr	r3, [r7, #8]
 80005c6:	0a1b      	lsrs	r3, r3, #8
 80005c8:	b2da      	uxtb	r2, r3
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	b2dc      	uxtb	r4, r3
 80005ce:	19bb      	adds	r3, r7, r6
 80005d0:	7818      	ldrb	r0, [r3, #0]
 80005d2:	0023      	movs	r3, r4
 80005d4:	f000 fa50 	bl	8000a78 <led_set_RGB>
	for(uint8_t i = 0; i < LED_CNT; i++)
 80005d8:	197b      	adds	r3, r7, r5
 80005da:	781a      	ldrb	r2, [r3, #0]
 80005dc:	197b      	adds	r3, r7, r5
 80005de:	3201      	adds	r2, #1
 80005e0:	701a      	strb	r2, [r3, #0]
 80005e2:	230f      	movs	r3, #15
 80005e4:	18fb      	adds	r3, r7, r3
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80005ea:	d9c8      	bls.n	800057e <effet_Rainbow+0x1e>
	}

	// Write to LED
	++angle;
 80005ec:	4b08      	ldr	r3, [pc, #32]	@ (8000610 <effet_Rainbow+0xb0>)
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	b25b      	sxtb	r3, r3
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	3301      	adds	r3, #1
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	b25a      	sxtb	r2, r3
 80005fa:	4b05      	ldr	r3, [pc, #20]	@ (8000610 <effet_Rainbow+0xb0>)
 80005fc:	701a      	strb	r2, [r3, #0]
	led_render();
 80005fe:	f000 fa7d 	bl	8000afc <led_render>
}
 8000602:	46c0      	nop			@ (mov r8, r8)
 8000604:	46bd      	mov	sp, r7
 8000606:	b005      	add	sp, #20
 8000608:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	08009d3c 	.word	0x08009d3c
 8000610:	20000224 	.word	0x20000224

08000614 <Main_Init>:


keyboardReportDes HIDkeyboard = {0, 0, 0, 0, 0, 0, 0, 0};

void Main_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
	piloteTimer14_initialise();
 8000618:	f000 fc50 	bl	8000ebc <piloteTimer14_initialise>
	serviceBaseDeTemps_initialise();
 800061c:	f7ff fe44 	bl	80002a8 <serviceBaseDeTemps_initialise>
	Process_LEDS_init();
 8000620:	f7ff fdfe 	bl	8000220 <Process_LEDS_init>
}
 8000624:	46c0      	nop			@ (mov r8, r8)
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}

0800062a <doNothing>:

void doNothing(void){}
 800062a:	b580      	push	{r7, lr}
 800062c:	af00      	add	r7, sp, #0
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000638:	f000 fdfa 	bl	8001230 <HAL_Init>

  /* USER CODE BEGIN Init */

  Main_Init();
 800063c:	f7ff ffea 	bl	8000614 <Main_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000640:	f000 f810 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000644:	f000 f9a2 	bl	800098c <MX_GPIO_Init>
  MX_DMA_Init();
 8000648:	f000 f982 	bl	8000950 <MX_DMA_Init>
  MX_TIM2_Init();
 800064c:	f000 f85e 	bl	800070c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000650:	f000 f8da 	bl	8000808 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8000654:	f008 fe5c 	bl	8009310 <MX_USB_DEVICE_Init>
  MX_TIM14_Init();
 8000658:	f000 f954 	bl	8000904 <MX_TIM14_Init>

//  staticColorRGB(50, 100, 25);
//  uint8_t switch_LED = 0;
//  bool prevPressed[NUM_ROWS][NUM_COLS] = { false }; // Global or static

  piloteTimer14_permetLesInterruptions();
 800065c:	f000 fc22 	bl	8000ea4 <piloteTimer14_permetLesInterruptions>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000660:	46c0      	nop			@ (mov r8, r8)
 8000662:	e7fd      	b.n	8000660 <main+0x2c>

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b590      	push	{r4, r7, lr}
 8000666:	b099      	sub	sp, #100	@ 0x64
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	242c      	movs	r4, #44	@ 0x2c
 800066c:	193b      	adds	r3, r7, r4
 800066e:	0018      	movs	r0, r3
 8000670:	2334      	movs	r3, #52	@ 0x34
 8000672:	001a      	movs	r2, r3
 8000674:	2100      	movs	r1, #0
 8000676:	f009 fb01 	bl	8009c7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067a:	231c      	movs	r3, #28
 800067c:	18fb      	adds	r3, r7, r3
 800067e:	0018      	movs	r0, r3
 8000680:	2310      	movs	r3, #16
 8000682:	001a      	movs	r2, r3
 8000684:	2100      	movs	r1, #0
 8000686:	f009 faf9 	bl	8009c7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800068a:	003b      	movs	r3, r7
 800068c:	0018      	movs	r0, r3
 800068e:	231c      	movs	r3, #28
 8000690:	001a      	movs	r2, r3
 8000692:	2100      	movs	r1, #0
 8000694:	f009 faf2 	bl	8009c7c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8000698:	193b      	adds	r3, r7, r4
 800069a:	2220      	movs	r2, #32
 800069c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	2201      	movs	r2, #1
 80006a2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a4:	193b      	adds	r3, r7, r4
 80006a6:	2200      	movs	r2, #0
 80006a8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006aa:	193b      	adds	r3, r7, r4
 80006ac:	0018      	movs	r0, r3
 80006ae:	f003 f89f 	bl	80037f0 <HAL_RCC_OscConfig>
 80006b2:	1e03      	subs	r3, r0, #0
 80006b4:	d001      	beq.n	80006ba <SystemClock_Config+0x56>
  {
    Error_Handler();
 80006b6:	f000 f9c5 	bl	8000a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ba:	211c      	movs	r1, #28
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2207      	movs	r2, #7
 80006c0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2203      	movs	r2, #3
 80006c6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	2200      	movs	r2, #0
 80006d2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2101      	movs	r1, #1
 80006d8:	0018      	movs	r0, r3
 80006da:	f003 fc0f 	bl	8003efc <HAL_RCC_ClockConfig>
 80006de:	1e03      	subs	r3, r0, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80006e2:	f000 f9af 	bl	8000a44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80006e6:	003b      	movs	r3, r7
 80006e8:	2280      	movs	r2, #128	@ 0x80
 80006ea:	0292      	lsls	r2, r2, #10
 80006ec:	601a      	str	r2, [r3, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80006ee:	003b      	movs	r3, r7
 80006f0:	2200      	movs	r2, #0
 80006f2:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006f4:	003b      	movs	r3, r7
 80006f6:	0018      	movs	r0, r3
 80006f8:	f003 fd4c 	bl	8004194 <HAL_RCCEx_PeriphCLKConfig>
 80006fc:	1e03      	subs	r3, r0, #0
 80006fe:	d001      	beq.n	8000704 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000700:	f000 f9a0 	bl	8000a44 <Error_Handler>
  }
}
 8000704:	46c0      	nop			@ (mov r8, r8)
 8000706:	46bd      	mov	sp, r7
 8000708:	b019      	add	sp, #100	@ 0x64
 800070a:	bd90      	pop	{r4, r7, pc}

0800070c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08e      	sub	sp, #56	@ 0x38
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000712:	2328      	movs	r3, #40	@ 0x28
 8000714:	18fb      	adds	r3, r7, r3
 8000716:	0018      	movs	r0, r3
 8000718:	2310      	movs	r3, #16
 800071a:	001a      	movs	r2, r3
 800071c:	2100      	movs	r1, #0
 800071e:	f009 faad 	bl	8009c7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000722:	2320      	movs	r3, #32
 8000724:	18fb      	adds	r3, r7, r3
 8000726:	0018      	movs	r0, r3
 8000728:	2308      	movs	r3, #8
 800072a:	001a      	movs	r2, r3
 800072c:	2100      	movs	r1, #0
 800072e:	f009 faa5 	bl	8009c7c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	0018      	movs	r0, r3
 8000736:	231c      	movs	r3, #28
 8000738:	001a      	movs	r2, r3
 800073a:	2100      	movs	r1, #0
 800073c:	f009 fa9e 	bl	8009c7c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000740:	4b30      	ldr	r3, [pc, #192]	@ (8000804 <MX_TIM2_Init+0xf8>)
 8000742:	2280      	movs	r2, #128	@ 0x80
 8000744:	05d2      	lsls	r2, r2, #23
 8000746:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000748:	4b2e      	ldr	r3, [pc, #184]	@ (8000804 <MX_TIM2_Init+0xf8>)
 800074a:	2200      	movs	r2, #0
 800074c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800074e:	4b2d      	ldr	r3, [pc, #180]	@ (8000804 <MX_TIM2_Init+0xf8>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59;
 8000754:	4b2b      	ldr	r3, [pc, #172]	@ (8000804 <MX_TIM2_Init+0xf8>)
 8000756:	223b      	movs	r2, #59	@ 0x3b
 8000758:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800075a:	4b2a      	ldr	r3, [pc, #168]	@ (8000804 <MX_TIM2_Init+0xf8>)
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000760:	4b28      	ldr	r3, [pc, #160]	@ (8000804 <MX_TIM2_Init+0xf8>)
 8000762:	2200      	movs	r2, #0
 8000764:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000766:	4b27      	ldr	r3, [pc, #156]	@ (8000804 <MX_TIM2_Init+0xf8>)
 8000768:	0018      	movs	r0, r3
 800076a:	f003 fe11 	bl	8004390 <HAL_TIM_Base_Init>
 800076e:	1e03      	subs	r3, r0, #0
 8000770:	d001      	beq.n	8000776 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000772:	f000 f967 	bl	8000a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000776:	2128      	movs	r1, #40	@ 0x28
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2280      	movs	r2, #128	@ 0x80
 800077c:	0152      	lsls	r2, r2, #5
 800077e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000780:	187a      	adds	r2, r7, r1
 8000782:	4b20      	ldr	r3, [pc, #128]	@ (8000804 <MX_TIM2_Init+0xf8>)
 8000784:	0011      	movs	r1, r2
 8000786:	0018      	movs	r0, r3
 8000788:	f004 fb46 	bl	8004e18 <HAL_TIM_ConfigClockSource>
 800078c:	1e03      	subs	r3, r0, #0
 800078e:	d001      	beq.n	8000794 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000790:	f000 f958 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000794:	4b1b      	ldr	r3, [pc, #108]	@ (8000804 <MX_TIM2_Init+0xf8>)
 8000796:	0018      	movs	r0, r3
 8000798:	f003 fe9c 	bl	80044d4 <HAL_TIM_PWM_Init>
 800079c:	1e03      	subs	r3, r0, #0
 800079e:	d001      	beq.n	80007a4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80007a0:	f000 f950 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a4:	2120      	movs	r1, #32
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	2200      	movs	r2, #0
 80007b0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007b2:	187a      	adds	r2, r7, r1
 80007b4:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <MX_TIM2_Init+0xf8>)
 80007b6:	0011      	movs	r1, r2
 80007b8:	0018      	movs	r0, r3
 80007ba:	f005 f83d 	bl	8005838 <HAL_TIMEx_MasterConfigSynchronization>
 80007be:	1e03      	subs	r3, r0, #0
 80007c0:	d001      	beq.n	80007c6 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80007c2:	f000 f93f 	bl	8000a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	2260      	movs	r2, #96	@ 0x60
 80007ca:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2200      	movs	r2, #0
 80007d0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007de:	1d39      	adds	r1, r7, #4
 80007e0:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <MX_TIM2_Init+0xf8>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	0018      	movs	r0, r3
 80007e6:	f004 fa51 	bl	8004c8c <HAL_TIM_PWM_ConfigChannel>
 80007ea:	1e03      	subs	r3, r0, #0
 80007ec:	d001      	beq.n	80007f2 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80007ee:	f000 f929 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80007f2:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <MX_TIM2_Init+0xf8>)
 80007f4:	0018      	movs	r0, r3
 80007f6:	f000 fc3b 	bl	8001070 <HAL_TIM_MspPostInit>

}
 80007fa:	46c0      	nop			@ (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b00e      	add	sp, #56	@ 0x38
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	20000228 	.word	0x20000228

08000808 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08e      	sub	sp, #56	@ 0x38
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800080e:	2328      	movs	r3, #40	@ 0x28
 8000810:	18fb      	adds	r3, r7, r3
 8000812:	0018      	movs	r0, r3
 8000814:	2310      	movs	r3, #16
 8000816:	001a      	movs	r2, r3
 8000818:	2100      	movs	r1, #0
 800081a:	f009 fa2f 	bl	8009c7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800081e:	2320      	movs	r3, #32
 8000820:	18fb      	adds	r3, r7, r3
 8000822:	0018      	movs	r0, r3
 8000824:	2308      	movs	r3, #8
 8000826:	001a      	movs	r2, r3
 8000828:	2100      	movs	r1, #0
 800082a:	f009 fa27 	bl	8009c7c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	0018      	movs	r0, r3
 8000832:	231c      	movs	r3, #28
 8000834:	001a      	movs	r2, r3
 8000836:	2100      	movs	r1, #0
 8000838:	f009 fa20 	bl	8009c7c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800083c:	4b2f      	ldr	r3, [pc, #188]	@ (80008fc <MX_TIM3_Init+0xf4>)
 800083e:	4a30      	ldr	r2, [pc, #192]	@ (8000900 <MX_TIM3_Init+0xf8>)
 8000840:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000842:	4b2e      	ldr	r3, [pc, #184]	@ (80008fc <MX_TIM3_Init+0xf4>)
 8000844:	2200      	movs	r2, #0
 8000846:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000848:	4b2c      	ldr	r3, [pc, #176]	@ (80008fc <MX_TIM3_Init+0xf4>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59;
 800084e:	4b2b      	ldr	r3, [pc, #172]	@ (80008fc <MX_TIM3_Init+0xf4>)
 8000850:	223b      	movs	r2, #59	@ 0x3b
 8000852:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000854:	4b29      	ldr	r3, [pc, #164]	@ (80008fc <MX_TIM3_Init+0xf4>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800085a:	4b28      	ldr	r3, [pc, #160]	@ (80008fc <MX_TIM3_Init+0xf4>)
 800085c:	2200      	movs	r2, #0
 800085e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000860:	4b26      	ldr	r3, [pc, #152]	@ (80008fc <MX_TIM3_Init+0xf4>)
 8000862:	0018      	movs	r0, r3
 8000864:	f003 fd94 	bl	8004390 <HAL_TIM_Base_Init>
 8000868:	1e03      	subs	r3, r0, #0
 800086a:	d001      	beq.n	8000870 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800086c:	f000 f8ea 	bl	8000a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000870:	2128      	movs	r1, #40	@ 0x28
 8000872:	187b      	adds	r3, r7, r1
 8000874:	2280      	movs	r2, #128	@ 0x80
 8000876:	0152      	lsls	r2, r2, #5
 8000878:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800087a:	187a      	adds	r2, r7, r1
 800087c:	4b1f      	ldr	r3, [pc, #124]	@ (80008fc <MX_TIM3_Init+0xf4>)
 800087e:	0011      	movs	r1, r2
 8000880:	0018      	movs	r0, r3
 8000882:	f004 fac9 	bl	8004e18 <HAL_TIM_ConfigClockSource>
 8000886:	1e03      	subs	r3, r0, #0
 8000888:	d001      	beq.n	800088e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800088a:	f000 f8db 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800088e:	4b1b      	ldr	r3, [pc, #108]	@ (80008fc <MX_TIM3_Init+0xf4>)
 8000890:	0018      	movs	r0, r3
 8000892:	f003 fe1f 	bl	80044d4 <HAL_TIM_PWM_Init>
 8000896:	1e03      	subs	r3, r0, #0
 8000898:	d001      	beq.n	800089e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800089a:	f000 f8d3 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800089e:	2120      	movs	r1, #32
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2200      	movs	r2, #0
 80008aa:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008ac:	187a      	adds	r2, r7, r1
 80008ae:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <MX_TIM3_Init+0xf4>)
 80008b0:	0011      	movs	r1, r2
 80008b2:	0018      	movs	r0, r3
 80008b4:	f004 ffc0 	bl	8005838 <HAL_TIMEx_MasterConfigSynchronization>
 80008b8:	1e03      	subs	r3, r0, #0
 80008ba:	d001      	beq.n	80008c0 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80008bc:	f000 f8c2 	bl	8000a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	2260      	movs	r2, #96	@ 0x60
 80008c4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	2200      	movs	r2, #0
 80008ca:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008d8:	1d39      	adds	r1, r7, #4
 80008da:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <MX_TIM3_Init+0xf4>)
 80008dc:	2200      	movs	r2, #0
 80008de:	0018      	movs	r0, r3
 80008e0:	f004 f9d4 	bl	8004c8c <HAL_TIM_PWM_ConfigChannel>
 80008e4:	1e03      	subs	r3, r0, #0
 80008e6:	d001      	beq.n	80008ec <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80008e8:	f000 f8ac 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80008ec:	4b03      	ldr	r3, [pc, #12]	@ (80008fc <MX_TIM3_Init+0xf4>)
 80008ee:	0018      	movs	r0, r3
 80008f0:	f000 fbbe 	bl	8001070 <HAL_TIM_MspPostInit>

}
 80008f4:	46c0      	nop			@ (mov r8, r8)
 80008f6:	46bd      	mov	sp, r7
 80008f8:	b00e      	add	sp, #56	@ 0x38
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	20000270 	.word	0x20000270
 8000900:	40000400 	.word	0x40000400

08000904 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000908:	4b0e      	ldr	r3, [pc, #56]	@ (8000944 <MX_TIM14_Init+0x40>)
 800090a:	4a0f      	ldr	r2, [pc, #60]	@ (8000948 <MX_TIM14_Init+0x44>)
 800090c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 800090e:	4b0d      	ldr	r3, [pc, #52]	@ (8000944 <MX_TIM14_Init+0x40>)
 8000910:	2200      	movs	r2, #0
 8000912:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000914:	4b0b      	ldr	r3, [pc, #44]	@ (8000944 <MX_TIM14_Init+0x40>)
 8000916:	2200      	movs	r2, #0
 8000918:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 800091a:	4b0a      	ldr	r3, [pc, #40]	@ (8000944 <MX_TIM14_Init+0x40>)
 800091c:	4a0b      	ldr	r2, [pc, #44]	@ (800094c <MX_TIM14_Init+0x48>)
 800091e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000920:	4b08      	ldr	r3, [pc, #32]	@ (8000944 <MX_TIM14_Init+0x40>)
 8000922:	2200      	movs	r2, #0
 8000924:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000926:	4b07      	ldr	r3, [pc, #28]	@ (8000944 <MX_TIM14_Init+0x40>)
 8000928:	2200      	movs	r2, #0
 800092a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800092c:	4b05      	ldr	r3, [pc, #20]	@ (8000944 <MX_TIM14_Init+0x40>)
 800092e:	0018      	movs	r0, r3
 8000930:	f003 fd2e 	bl	8004390 <HAL_TIM_Base_Init>
 8000934:	1e03      	subs	r3, r0, #0
 8000936:	d001      	beq.n	800093c <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000938:	f000 f884 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800093c:	46c0      	nop			@ (mov r8, r8)
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	46c0      	nop			@ (mov r8, r8)
 8000944:	200002b8 	.word	0x200002b8
 8000948:	40002000 	.word	0x40002000
 800094c:	0000ffff 	.word	0x0000ffff

08000950 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000956:	4b0c      	ldr	r3, [pc, #48]	@ (8000988 <MX_DMA_Init+0x38>)
 8000958:	695a      	ldr	r2, [r3, #20]
 800095a:	4b0b      	ldr	r3, [pc, #44]	@ (8000988 <MX_DMA_Init+0x38>)
 800095c:	2101      	movs	r1, #1
 800095e:	430a      	orrs	r2, r1
 8000960:	615a      	str	r2, [r3, #20]
 8000962:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <MX_DMA_Init+0x38>)
 8000964:	695b      	ldr	r3, [r3, #20]
 8000966:	2201      	movs	r2, #1
 8000968:	4013      	ands	r3, r2
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 800096e:	2200      	movs	r2, #0
 8000970:	2100      	movs	r1, #0
 8000972:	200b      	movs	r0, #11
 8000974:	f000 fd6c 	bl	8001450 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000978:	200b      	movs	r0, #11
 800097a:	f000 fd7e 	bl	800147a <HAL_NVIC_EnableIRQ>

}
 800097e:	46c0      	nop			@ (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	b002      	add	sp, #8
 8000984:	bd80      	pop	{r7, pc}
 8000986:	46c0      	nop			@ (mov r8, r8)
 8000988:	40021000 	.word	0x40021000

0800098c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800098c:	b590      	push	{r4, r7, lr}
 800098e:	b089      	sub	sp, #36	@ 0x24
 8000990:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000992:	240c      	movs	r4, #12
 8000994:	193b      	adds	r3, r7, r4
 8000996:	0018      	movs	r0, r3
 8000998:	2314      	movs	r3, #20
 800099a:	001a      	movs	r2, r3
 800099c:	2100      	movs	r1, #0
 800099e:	f009 f96d 	bl	8009c7c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a2:	4b24      	ldr	r3, [pc, #144]	@ (8000a34 <MX_GPIO_Init+0xa8>)
 80009a4:	695a      	ldr	r2, [r3, #20]
 80009a6:	4b23      	ldr	r3, [pc, #140]	@ (8000a34 <MX_GPIO_Init+0xa8>)
 80009a8:	2180      	movs	r1, #128	@ 0x80
 80009aa:	0289      	lsls	r1, r1, #10
 80009ac:	430a      	orrs	r2, r1
 80009ae:	615a      	str	r2, [r3, #20]
 80009b0:	4b20      	ldr	r3, [pc, #128]	@ (8000a34 <MX_GPIO_Init+0xa8>)
 80009b2:	695a      	ldr	r2, [r3, #20]
 80009b4:	2380      	movs	r3, #128	@ 0x80
 80009b6:	029b      	lsls	r3, r3, #10
 80009b8:	4013      	ands	r3, r2
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009be:	4b1d      	ldr	r3, [pc, #116]	@ (8000a34 <MX_GPIO_Init+0xa8>)
 80009c0:	695a      	ldr	r2, [r3, #20]
 80009c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a34 <MX_GPIO_Init+0xa8>)
 80009c4:	2180      	movs	r1, #128	@ 0x80
 80009c6:	02c9      	lsls	r1, r1, #11
 80009c8:	430a      	orrs	r2, r1
 80009ca:	615a      	str	r2, [r3, #20]
 80009cc:	4b19      	ldr	r3, [pc, #100]	@ (8000a34 <MX_GPIO_Init+0xa8>)
 80009ce:	695a      	ldr	r2, [r3, #20]
 80009d0:	2380      	movs	r3, #128	@ 0x80
 80009d2:	02db      	lsls	r3, r3, #11
 80009d4:	4013      	ands	r3, r2
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, COL1_Pin|COL2_Pin|COL3_Pin|COL11_Pin
 80009da:	4917      	ldr	r1, [pc, #92]	@ (8000a38 <MX_GPIO_Init+0xac>)
 80009dc:	4b17      	ldr	r3, [pc, #92]	@ (8000a3c <MX_GPIO_Init+0xb0>)
 80009de:	2200      	movs	r2, #0
 80009e0:	0018      	movs	r0, r3
 80009e2:	f001 f8bd 	bl	8001b60 <HAL_GPIO_WritePin>
                          |COL5_Pin|COL6_Pin|COL7_Pin|COL8_Pin
                          |COL9_Pin|COL10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ROW1_Pin ROW2_Pin ROW3_Pin ROW4_Pin
                           ROW5_Pin OS1_Pin OS2_Pin OS3_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin
 80009e6:	193b      	adds	r3, r7, r4
 80009e8:	4a15      	ldr	r2, [pc, #84]	@ (8000a40 <MX_GPIO_Init+0xb4>)
 80009ea:	601a      	str	r2, [r3, #0]
                          |ROW5_Pin|OS1_Pin|OS2_Pin|OS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ec:	193b      	adds	r3, r7, r4
 80009ee:	2200      	movs	r2, #0
 80009f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	193b      	adds	r3, r7, r4
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f8:	193a      	adds	r2, r7, r4
 80009fa:	2390      	movs	r3, #144	@ 0x90
 80009fc:	05db      	lsls	r3, r3, #23
 80009fe:	0011      	movs	r1, r2
 8000a00:	0018      	movs	r0, r3
 8000a02:	f000 ff35 	bl	8001870 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL1_Pin COL2_Pin COL3_Pin COL11_Pin
                           COL12_Pin COL13_Pin COL14_Pin COL4_Pin
                           COL5_Pin COL6_Pin COL7_Pin COL8_Pin
                           COL9_Pin COL10_Pin */
  GPIO_InitStruct.Pin = COL1_Pin|COL2_Pin|COL3_Pin|COL11_Pin
 8000a06:	0021      	movs	r1, r4
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	4a0b      	ldr	r2, [pc, #44]	@ (8000a38 <MX_GPIO_Init+0xac>)
 8000a0c:	601a      	str	r2, [r3, #0]
                          |COL12_Pin|COL13_Pin|COL14_Pin|COL4_Pin
                          |COL5_Pin|COL6_Pin|COL7_Pin|COL8_Pin
                          |COL9_Pin|COL10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2201      	movs	r2, #1
 8000a12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	4a06      	ldr	r2, [pc, #24]	@ (8000a3c <MX_GPIO_Init+0xb0>)
 8000a24:	0019      	movs	r1, r3
 8000a26:	0010      	movs	r0, r2
 8000a28:	f000 ff22 	bl	8001870 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a2c:	46c0      	nop			@ (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	b009      	add	sp, #36	@ 0x24
 8000a32:	bd90      	pop	{r4, r7, pc}
 8000a34:	40021000 	.word	0x40021000
 8000a38:	00003fff 	.word	0x00003fff
 8000a3c:	48000400 	.word	0x48000400
 8000a40:	0000039f 	.word	0x0000039f

08000a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a48:	b672      	cpsid	i
}
 8000a4a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a4c:	46c0      	nop			@ (mov r8, r8)
 8000a4e:	e7fd      	b.n	8000a4c <Error_Handler+0x8>

08000a50 <scale8>:
// LED write buffer
uint8_t wr_buf[WR_BUF_LEN] = {0};
uint_fast8_t wr_buf_p = 0;

static inline uint8_t scale8(uint8_t x, uint8_t scale)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	0002      	movs	r2, r0
 8000a58:	1dfb      	adds	r3, r7, #7
 8000a5a:	701a      	strb	r2, [r3, #0]
 8000a5c:	1dbb      	adds	r3, r7, #6
 8000a5e:	1c0a      	adds	r2, r1, #0
 8000a60:	701a      	strb	r2, [r3, #0]
  return ((uint16_t)x * scale) >> 8;
 8000a62:	1dfb      	adds	r3, r7, #7
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	1dba      	adds	r2, r7, #6
 8000a68:	7812      	ldrb	r2, [r2, #0]
 8000a6a:	4353      	muls	r3, r2
 8000a6c:	121b      	asrs	r3, r3, #8
 8000a6e:	b2db      	uxtb	r3, r3
}
 8000a70:	0018      	movs	r0, r3
 8000a72:	46bd      	mov	sp, r7
 8000a74:	b002      	add	sp, #8
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <led_set_RGB>:


// Set a single color (RGB) to index
void led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b)
{
 8000a78:	b5b0      	push	{r4, r5, r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	0005      	movs	r5, r0
 8000a80:	000c      	movs	r4, r1
 8000a82:	0010      	movs	r0, r2
 8000a84:	0019      	movs	r1, r3
 8000a86:	1dfb      	adds	r3, r7, #7
 8000a88:	1c2a      	adds	r2, r5, #0
 8000a8a:	701a      	strb	r2, [r3, #0]
 8000a8c:	1dbb      	adds	r3, r7, #6
 8000a8e:	1c22      	adds	r2, r4, #0
 8000a90:	701a      	strb	r2, [r3, #0]
 8000a92:	1d7b      	adds	r3, r7, #5
 8000a94:	1c02      	adds	r2, r0, #0
 8000a96:	701a      	strb	r2, [r3, #0]
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	1c0a      	adds	r2, r1, #0
 8000a9c:	701a      	strb	r2, [r3, #0]
  rgb_arr[3 * index] = scale8(g, 0xB0); // g;
 8000a9e:	1dfb      	adds	r3, r7, #7
 8000aa0:	781a      	ldrb	r2, [r3, #0]
 8000aa2:	0013      	movs	r3, r2
 8000aa4:	005b      	lsls	r3, r3, #1
 8000aa6:	189c      	adds	r4, r3, r2
 8000aa8:	1d7b      	adds	r3, r7, #5
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	21b0      	movs	r1, #176	@ 0xb0
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f7ff ffce 	bl	8000a50 <scale8>
 8000ab4:	0003      	movs	r3, r0
 8000ab6:	001a      	movs	r2, r3
 8000ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <led_set_RGB+0x80>)
 8000aba:	551a      	strb	r2, [r3, r4]
  rgb_arr[3 * index + 1] = r;
 8000abc:	1dfb      	adds	r3, r7, #7
 8000abe:	781a      	ldrb	r2, [r3, #0]
 8000ac0:	0013      	movs	r3, r2
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	189b      	adds	r3, r3, r2
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	4a0b      	ldr	r2, [pc, #44]	@ (8000af8 <led_set_RGB+0x80>)
 8000aca:	1db9      	adds	r1, r7, #6
 8000acc:	7809      	ldrb	r1, [r1, #0]
 8000ace:	54d1      	strb	r1, [r2, r3]
  rgb_arr[3 * index + 2] = scale8(b, 0xF0); // b;
 8000ad0:	1dfb      	adds	r3, r7, #7
 8000ad2:	781a      	ldrb	r2, [r3, #0]
 8000ad4:	0013      	movs	r3, r2
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	189b      	adds	r3, r3, r2
 8000ada:	1c9c      	adds	r4, r3, #2
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	21f0      	movs	r1, #240	@ 0xf0
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f7ff ffb4 	bl	8000a50 <scale8>
 8000ae8:	0003      	movs	r3, r0
 8000aea:	001a      	movs	r2, r3
 8000aec:	4b02      	ldr	r3, [pc, #8]	@ (8000af8 <led_set_RGB+0x80>)
 8000aee:	551a      	strb	r2, [r3, r4]
}
 8000af0:	46c0      	nop			@ (mov r8, r8)
 8000af2:	46bd      	mov	sp, r7
 8000af4:	b002      	add	sp, #8
 8000af6:	bdb0      	pop	{r4, r5, r7, pc}
 8000af8:	20000388 	.word	0x20000388

08000afc <led_render>:
  for(uint_fast8_t i = 0; i < LED_CNT; ++i) led_set_RGB(i, r, g, b);
}

// Shuttle the data to the LEDs!
void led_render()
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
  if(wr_buf_p != 0 || hdma_tim2_ch1.State != HAL_DMA_STATE_READY) {
 8000b02:	4b50      	ldr	r3, [pc, #320]	@ (8000c44 <led_render+0x148>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d105      	bne.n	8000b16 <led_render+0x1a>
 8000b0a:	4b4f      	ldr	r3, [pc, #316]	@ (8000c48 <led_render+0x14c>)
 8000b0c:	2221      	movs	r2, #33	@ 0x21
 8000b0e:	5c9b      	ldrb	r3, [r3, r2]
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d01a      	beq.n	8000b4c <led_render+0x50>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 8000b16:	1dfb      	adds	r3, r7, #7
 8000b18:	2200      	movs	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
 8000b1c:	e009      	b.n	8000b32 <led_render+0x36>
 8000b1e:	1dfb      	adds	r3, r7, #7
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	4a4a      	ldr	r2, [pc, #296]	@ (8000c4c <led_render+0x150>)
 8000b24:	2100      	movs	r1, #0
 8000b26:	54d1      	strb	r1, [r2, r3]
 8000b28:	1dfb      	adds	r3, r7, #7
 8000b2a:	1dfa      	adds	r2, r7, #7
 8000b2c:	7812      	ldrb	r2, [r2, #0]
 8000b2e:	3201      	adds	r2, #1
 8000b30:	701a      	strb	r2, [r3, #0]
 8000b32:	1dfb      	adds	r3, r7, #7
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	2b2f      	cmp	r3, #47	@ 0x2f
 8000b38:	d9f1      	bls.n	8000b1e <led_render+0x22>
    wr_buf_p = 0;
 8000b3a:	4b42      	ldr	r3, [pc, #264]	@ (8000c44 <led_render+0x148>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8000b40:	4b43      	ldr	r3, [pc, #268]	@ (8000c50 <led_render+0x154>)
 8000b42:	2100      	movs	r1, #0
 8000b44:	0018      	movs	r0, r3
 8000b46:	f003 fed3 	bl	80048f0 <HAL_TIM_PWM_Stop_DMA>
    return;
 8000b4a:	e078      	b.n	8000c3e <led_render+0x142>
  }

  for(uint_fast8_t i = 0; i < 8; ++i) {
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	603b      	str	r3, [r7, #0]
 8000b50:	e069      	b.n	8000c26 <led_render+0x12a>
    wr_buf[i     ] = PWM_LO << (((rgb_arr[0] << i) & 0x80) > 0);
 8000b52:	4b40      	ldr	r3, [pc, #256]	@ (8000c54 <led_render+0x158>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	001a      	movs	r2, r3
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	409a      	lsls	r2, r3
 8000b5c:	0013      	movs	r3, r2
 8000b5e:	2280      	movs	r2, #128	@ 0x80
 8000b60:	4013      	ands	r3, r2
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	dd01      	ble.n	8000b6a <led_render+0x6e>
 8000b66:	2126      	movs	r1, #38	@ 0x26
 8000b68:	e000      	b.n	8000b6c <led_render+0x70>
 8000b6a:	2113      	movs	r1, #19
 8000b6c:	4a37      	ldr	r2, [pc, #220]	@ (8000c4c <led_render+0x150>)
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	18d3      	adds	r3, r2, r3
 8000b72:	1c0a      	adds	r2, r1, #0
 8000b74:	701a      	strb	r2, [r3, #0]
    wr_buf[i +  8] = PWM_LO << (((rgb_arr[1] << i) & 0x80) > 0);
 8000b76:	4b37      	ldr	r3, [pc, #220]	@ (8000c54 <led_render+0x158>)
 8000b78:	785b      	ldrb	r3, [r3, #1]
 8000b7a:	001a      	movs	r2, r3
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	409a      	lsls	r2, r3
 8000b80:	0013      	movs	r3, r2
 8000b82:	2280      	movs	r2, #128	@ 0x80
 8000b84:	4013      	ands	r3, r2
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	dd01      	ble.n	8000b8e <led_render+0x92>
 8000b8a:	2126      	movs	r1, #38	@ 0x26
 8000b8c:	e000      	b.n	8000b90 <led_render+0x94>
 8000b8e:	2113      	movs	r1, #19
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	3308      	adds	r3, #8
 8000b94:	4a2d      	ldr	r2, [pc, #180]	@ (8000c4c <led_render+0x150>)
 8000b96:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 16] = PWM_LO << (((rgb_arr[2] << i) & 0x80) > 0);
 8000b98:	4b2e      	ldr	r3, [pc, #184]	@ (8000c54 <led_render+0x158>)
 8000b9a:	789b      	ldrb	r3, [r3, #2]
 8000b9c:	001a      	movs	r2, r3
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	409a      	lsls	r2, r3
 8000ba2:	0013      	movs	r3, r2
 8000ba4:	2280      	movs	r2, #128	@ 0x80
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	dd01      	ble.n	8000bb0 <led_render+0xb4>
 8000bac:	2126      	movs	r1, #38	@ 0x26
 8000bae:	e000      	b.n	8000bb2 <led_render+0xb6>
 8000bb0:	2113      	movs	r1, #19
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	3310      	adds	r3, #16
 8000bb6:	4a25      	ldr	r2, [pc, #148]	@ (8000c4c <led_render+0x150>)
 8000bb8:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 24] = PWM_LO << (((rgb_arr[3] << i) & 0x80) > 0);
 8000bba:	4b26      	ldr	r3, [pc, #152]	@ (8000c54 <led_render+0x158>)
 8000bbc:	78db      	ldrb	r3, [r3, #3]
 8000bbe:	001a      	movs	r2, r3
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	409a      	lsls	r2, r3
 8000bc4:	0013      	movs	r3, r2
 8000bc6:	2280      	movs	r2, #128	@ 0x80
 8000bc8:	4013      	ands	r3, r2
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	dd01      	ble.n	8000bd2 <led_render+0xd6>
 8000bce:	2126      	movs	r1, #38	@ 0x26
 8000bd0:	e000      	b.n	8000bd4 <led_render+0xd8>
 8000bd2:	2113      	movs	r1, #19
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	3318      	adds	r3, #24
 8000bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8000c4c <led_render+0x150>)
 8000bda:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 32] = PWM_LO << (((rgb_arr[4] << i) & 0x80) > 0);
 8000bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8000c54 <led_render+0x158>)
 8000bde:	791b      	ldrb	r3, [r3, #4]
 8000be0:	001a      	movs	r2, r3
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	409a      	lsls	r2, r3
 8000be6:	0013      	movs	r3, r2
 8000be8:	2280      	movs	r2, #128	@ 0x80
 8000bea:	4013      	ands	r3, r2
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	dd01      	ble.n	8000bf4 <led_render+0xf8>
 8000bf0:	2126      	movs	r1, #38	@ 0x26
 8000bf2:	e000      	b.n	8000bf6 <led_render+0xfa>
 8000bf4:	2113      	movs	r1, #19
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	3320      	adds	r3, #32
 8000bfa:	4a14      	ldr	r2, [pc, #80]	@ (8000c4c <led_render+0x150>)
 8000bfc:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 40] = PWM_LO << (((rgb_arr[5] << i) & 0x80) > 0);
 8000bfe:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <led_render+0x158>)
 8000c00:	795b      	ldrb	r3, [r3, #5]
 8000c02:	001a      	movs	r2, r3
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	409a      	lsls	r2, r3
 8000c08:	0013      	movs	r3, r2
 8000c0a:	2280      	movs	r2, #128	@ 0x80
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	dd01      	ble.n	8000c16 <led_render+0x11a>
 8000c12:	2126      	movs	r1, #38	@ 0x26
 8000c14:	e000      	b.n	8000c18 <led_render+0x11c>
 8000c16:	2113      	movs	r1, #19
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	3328      	adds	r3, #40	@ 0x28
 8000c1c:	4a0b      	ldr	r2, [pc, #44]	@ (8000c4c <led_render+0x150>)
 8000c1e:	54d1      	strb	r1, [r2, r3]
  for(uint_fast8_t i = 0; i < 8; ++i) {
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	3301      	adds	r3, #1
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	2b07      	cmp	r3, #7
 8000c2a:	d992      	bls.n	8000b52 <led_render+0x56>
  }

  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *)wr_buf, WR_BUF_LEN);
 8000c2c:	4a07      	ldr	r2, [pc, #28]	@ (8000c4c <led_render+0x150>)
 8000c2e:	4808      	ldr	r0, [pc, #32]	@ (8000c50 <led_render+0x154>)
 8000c30:	2330      	movs	r3, #48	@ 0x30
 8000c32:	2100      	movs	r1, #0
 8000c34:	f003 fca6 	bl	8004584 <HAL_TIM_PWM_Start_DMA>
  wr_buf_p = 2; // Since we're ready for the next buffer
 8000c38:	4b02      	ldr	r3, [pc, #8]	@ (8000c44 <led_render+0x148>)
 8000c3a:	2202      	movs	r2, #2
 8000c3c:	601a      	str	r2, [r3, #0]
}
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	b002      	add	sp, #8
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20000478 	.word	0x20000478
 8000c48:	20000300 	.word	0x20000300
 8000c4c:	20000448 	.word	0x20000448
 8000c50:	20000228 	.word	0x20000228
 8000c54:	20000388 	.word	0x20000388

08000c58 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:


void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < LED_CNT) {
 8000c60:	4b3c      	ldr	r3, [pc, #240]	@ (8000d54 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c66:	d853      	bhi.n	8000d10 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb8>
    // We're in. Fill the even buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	e047      	b.n	8000cfe <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xa6>
      wr_buf[i     ] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8000c6e:	4b39      	ldr	r3, [pc, #228]	@ (8000d54 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	0013      	movs	r3, r2
 8000c74:	005b      	lsls	r3, r3, #1
 8000c76:	189b      	adds	r3, r3, r2
 8000c78:	4a37      	ldr	r2, [pc, #220]	@ (8000d58 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x100>)
 8000c7a:	5cd3      	ldrb	r3, [r2, r3]
 8000c7c:	001a      	movs	r2, r3
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	409a      	lsls	r2, r3
 8000c82:	0013      	movs	r3, r2
 8000c84:	2280      	movs	r2, #128	@ 0x80
 8000c86:	4013      	ands	r3, r2
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	dd01      	ble.n	8000c90 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
 8000c8c:	2126      	movs	r1, #38	@ 0x26
 8000c8e:	e000      	b.n	8000c92 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x3a>
 8000c90:	2113      	movs	r1, #19
 8000c92:	4a32      	ldr	r2, [pc, #200]	@ (8000d5c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x104>)
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	18d3      	adds	r3, r2, r3
 8000c98:	1c0a      	adds	r2, r1, #0
 8000c9a:	701a      	strb	r2, [r3, #0]
      wr_buf[i +  8] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 8000c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d54 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	0013      	movs	r3, r2
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	189b      	adds	r3, r3, r2
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	4a2b      	ldr	r2, [pc, #172]	@ (8000d58 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x100>)
 8000caa:	5cd3      	ldrb	r3, [r2, r3]
 8000cac:	001a      	movs	r2, r3
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	409a      	lsls	r2, r3
 8000cb2:	0013      	movs	r3, r2
 8000cb4:	2280      	movs	r2, #128	@ 0x80
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	dd01      	ble.n	8000cc0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x68>
 8000cbc:	2126      	movs	r1, #38	@ 0x26
 8000cbe:	e000      	b.n	8000cc2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x6a>
 8000cc0:	2113      	movs	r1, #19
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	3308      	adds	r3, #8
 8000cc6:	4a25      	ldr	r2, [pc, #148]	@ (8000d5c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x104>)
 8000cc8:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 16] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 8000cca:	4b22      	ldr	r3, [pc, #136]	@ (8000d54 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	0013      	movs	r3, r2
 8000cd0:	005b      	lsls	r3, r3, #1
 8000cd2:	189b      	adds	r3, r3, r2
 8000cd4:	3302      	adds	r3, #2
 8000cd6:	4a20      	ldr	r2, [pc, #128]	@ (8000d58 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x100>)
 8000cd8:	5cd3      	ldrb	r3, [r2, r3]
 8000cda:	001a      	movs	r2, r3
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	409a      	lsls	r2, r3
 8000ce0:	0013      	movs	r3, r2
 8000ce2:	2280      	movs	r2, #128	@ 0x80
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	dd01      	ble.n	8000cee <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x96>
 8000cea:	2126      	movs	r1, #38	@ 0x26
 8000cec:	e000      	b.n	8000cf0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x98>
 8000cee:	2113      	movs	r1, #19
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	3310      	adds	r3, #16
 8000cf4:	4a19      	ldr	r2, [pc, #100]	@ (8000d5c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x104>)
 8000cf6:	54d1      	strb	r1, [r2, r3]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2b07      	cmp	r3, #7
 8000d02:	d9b4      	bls.n	8000c6e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x16>
    }
    wr_buf_p++;
 8000d04:	4b13      	ldr	r3, [pc, #76]	@ (8000d54 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	1c5a      	adds	r2, r3, #1
 8000d0a:	4b12      	ldr	r3, [pc, #72]	@ (8000d54 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8000d0c:	601a      	str	r2, [r3, #0]
  	//                               WS2812B: 48 * 1.25 us = 60 us == good enough reset
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
    wr_buf_p++;
  }
}
 8000d0e:	e01d      	b.n	8000d4c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>
  } else if (wr_buf_p < LED_CNT + 2) {
 8000d10:	4b10      	ldr	r3, [pc, #64]	@ (8000d54 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2b41      	cmp	r3, #65	@ 0x41
 8000d16:	d819      	bhi.n	8000d4c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
 8000d18:	230b      	movs	r3, #11
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
 8000d20:	e00a      	b.n	8000d38 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe0>
 8000d22:	200b      	movs	r0, #11
 8000d24:	183b      	adds	r3, r7, r0
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	4a0c      	ldr	r2, [pc, #48]	@ (8000d5c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x104>)
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	54d1      	strb	r1, [r2, r3]
 8000d2e:	183b      	adds	r3, r7, r0
 8000d30:	183a      	adds	r2, r7, r0
 8000d32:	7812      	ldrb	r2, [r2, #0]
 8000d34:	3201      	adds	r2, #1
 8000d36:	701a      	strb	r2, [r3, #0]
 8000d38:	230b      	movs	r3, #11
 8000d3a:	18fb      	adds	r3, r7, r3
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	2b17      	cmp	r3, #23
 8000d40:	d9ef      	bls.n	8000d22 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xca>
    wr_buf_p++;
 8000d42:	4b04      	ldr	r3, [pc, #16]	@ (8000d54 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	1c5a      	adds	r2, r3, #1
 8000d48:	4b02      	ldr	r3, [pc, #8]	@ (8000d54 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8000d4a:	601a      	str	r2, [r3, #0]
}
 8000d4c:	46c0      	nop			@ (mov r8, r8)
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	b004      	add	sp, #16
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000478 	.word	0x20000478
 8000d58:	20000388 	.word	0x20000388
 8000d5c:	20000448 	.word	0x20000448

08000d60 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < LED_CNT) {
 8000d68:	4b40      	ldr	r3, [pc, #256]	@ (8000e6c <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d6e:	d852      	bhi.n	8000e16 <HAL_TIM_PWM_PulseFinishedCallback+0xb6>
    //Fill the odd buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8000d70:	2300      	movs	r3, #0
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	e046      	b.n	8000e04 <HAL_TIM_PWM_PulseFinishedCallback+0xa4>
      wr_buf[i + 24] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8000d76:	4b3d      	ldr	r3, [pc, #244]	@ (8000e6c <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	0013      	movs	r3, r2
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	189b      	adds	r3, r3, r2
 8000d80:	4a3b      	ldr	r2, [pc, #236]	@ (8000e70 <HAL_TIM_PWM_PulseFinishedCallback+0x110>)
 8000d82:	5cd3      	ldrb	r3, [r2, r3]
 8000d84:	001a      	movs	r2, r3
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	409a      	lsls	r2, r3
 8000d8a:	0013      	movs	r3, r2
 8000d8c:	2280      	movs	r2, #128	@ 0x80
 8000d8e:	4013      	ands	r3, r2
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	dd01      	ble.n	8000d98 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
 8000d94:	2126      	movs	r1, #38	@ 0x26
 8000d96:	e000      	b.n	8000d9a <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
 8000d98:	2113      	movs	r1, #19
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3318      	adds	r3, #24
 8000d9e:	4a35      	ldr	r2, [pc, #212]	@ (8000e74 <HAL_TIM_PWM_PulseFinishedCallback+0x114>)
 8000da0:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 32] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 8000da2:	4b32      	ldr	r3, [pc, #200]	@ (8000e6c <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	0013      	movs	r3, r2
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	189b      	adds	r3, r3, r2
 8000dac:	3301      	adds	r3, #1
 8000dae:	4a30      	ldr	r2, [pc, #192]	@ (8000e70 <HAL_TIM_PWM_PulseFinishedCallback+0x110>)
 8000db0:	5cd3      	ldrb	r3, [r2, r3]
 8000db2:	001a      	movs	r2, r3
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	409a      	lsls	r2, r3
 8000db8:	0013      	movs	r3, r2
 8000dba:	2280      	movs	r2, #128	@ 0x80
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	dd01      	ble.n	8000dc6 <HAL_TIM_PWM_PulseFinishedCallback+0x66>
 8000dc2:	2126      	movs	r1, #38	@ 0x26
 8000dc4:	e000      	b.n	8000dc8 <HAL_TIM_PWM_PulseFinishedCallback+0x68>
 8000dc6:	2113      	movs	r1, #19
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	3320      	adds	r3, #32
 8000dcc:	4a29      	ldr	r2, [pc, #164]	@ (8000e74 <HAL_TIM_PWM_PulseFinishedCallback+0x114>)
 8000dce:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 40] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 8000dd0:	4b26      	ldr	r3, [pc, #152]	@ (8000e6c <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	0013      	movs	r3, r2
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	189b      	adds	r3, r3, r2
 8000dda:	3302      	adds	r3, #2
 8000ddc:	4a24      	ldr	r2, [pc, #144]	@ (8000e70 <HAL_TIM_PWM_PulseFinishedCallback+0x110>)
 8000dde:	5cd3      	ldrb	r3, [r2, r3]
 8000de0:	001a      	movs	r2, r3
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	409a      	lsls	r2, r3
 8000de6:	0013      	movs	r3, r2
 8000de8:	2280      	movs	r2, #128	@ 0x80
 8000dea:	4013      	ands	r3, r2
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	dd01      	ble.n	8000df4 <HAL_TIM_PWM_PulseFinishedCallback+0x94>
 8000df0:	2126      	movs	r1, #38	@ 0x26
 8000df2:	e000      	b.n	8000df6 <HAL_TIM_PWM_PulseFinishedCallback+0x96>
 8000df4:	2113      	movs	r1, #19
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	3328      	adds	r3, #40	@ 0x28
 8000dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8000e74 <HAL_TIM_PWM_PulseFinishedCallback+0x114>)
 8000dfc:	54d1      	strb	r1, [r2, r3]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	3301      	adds	r3, #1
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	2b07      	cmp	r3, #7
 8000e08:	d9b5      	bls.n	8000d76 <HAL_TIM_PWM_PulseFinishedCallback+0x16>
    }
    wr_buf_p++;
 8000e0a:	4b18      	ldr	r3, [pc, #96]	@ (8000e6c <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	1c5a      	adds	r2, r3, #1
 8000e10:	4b16      	ldr	r3, [pc, #88]	@ (8000e6c <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8000e12:	601a      	str	r2, [r3, #0]
  } else {

    wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
  }
}
 8000e14:	e026      	b.n	8000e64 <HAL_TIM_PWM_PulseFinishedCallback+0x104>
  } else if (wr_buf_p < LED_CNT + 2) {
 8000e16:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2b41      	cmp	r3, #65	@ 0x41
 8000e1c:	d81a      	bhi.n	8000e54 <HAL_TIM_PWM_PulseFinishedCallback+0xf4>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 8000e1e:	230b      	movs	r3, #11
 8000e20:	18fb      	adds	r3, r7, r3
 8000e22:	2218      	movs	r2, #24
 8000e24:	701a      	strb	r2, [r3, #0]
 8000e26:	e00a      	b.n	8000e3e <HAL_TIM_PWM_PulseFinishedCallback+0xde>
 8000e28:	200b      	movs	r0, #11
 8000e2a:	183b      	adds	r3, r7, r0
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	4a11      	ldr	r2, [pc, #68]	@ (8000e74 <HAL_TIM_PWM_PulseFinishedCallback+0x114>)
 8000e30:	2100      	movs	r1, #0
 8000e32:	54d1      	strb	r1, [r2, r3]
 8000e34:	183b      	adds	r3, r7, r0
 8000e36:	183a      	adds	r2, r7, r0
 8000e38:	7812      	ldrb	r2, [r2, #0]
 8000e3a:	3201      	adds	r2, #1
 8000e3c:	701a      	strb	r2, [r3, #0]
 8000e3e:	230b      	movs	r3, #11
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	2b2f      	cmp	r3, #47	@ 0x2f
 8000e46:	d9ef      	bls.n	8000e28 <HAL_TIM_PWM_PulseFinishedCallback+0xc8>
    ++wr_buf_p;
 8000e48:	4b08      	ldr	r3, [pc, #32]	@ (8000e6c <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	1c5a      	adds	r2, r3, #1
 8000e4e:	4b07      	ldr	r3, [pc, #28]	@ (8000e6c <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8000e50:	601a      	str	r2, [r3, #0]
}
 8000e52:	e007      	b.n	8000e64 <HAL_TIM_PWM_PulseFinishedCallback+0x104>
    wr_buf_p = 0;
 8000e54:	4b05      	ldr	r3, [pc, #20]	@ (8000e6c <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8000e5a:	4b07      	ldr	r3, [pc, #28]	@ (8000e78 <HAL_TIM_PWM_PulseFinishedCallback+0x118>)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f003 fd46 	bl	80048f0 <HAL_TIM_PWM_Stop_DMA>
}
 8000e64:	46c0      	nop			@ (mov r8, r8)
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b004      	add	sp, #16
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000478 	.word	0x20000478
 8000e70:	20000388 	.word	0x20000388
 8000e74:	20000448 	.word	0x20000448
 8000e78:	20000228 	.word	0x20000228

08000e7c <HAL_TIM_PeriodElapsedCallback>:
//Definitions de variables publiques:
void (*piloteTimer14_execute)(void);

//Definitions de fonctions publiques:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  if (htim == &htim14)
 8000e84:	687a      	ldr	r2, [r7, #4]
 8000e86:	4b05      	ldr	r3, [pc, #20]	@ (8000e9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d102      	bne.n	8000e92 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    piloteTimer14_execute();
 8000e8c:	4b04      	ldr	r3, [pc, #16]	@ (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4798      	blx	r3
  }
}
 8000e92:	46c0      	nop			@ (mov r8, r8)
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b002      	add	sp, #8
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	200002b8 	.word	0x200002b8
 8000ea0:	2000047c 	.word	0x2000047c

08000ea4 <piloteTimer14_permetLesInterruptions>:

void piloteTimer14_permetLesInterruptions(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim14);
 8000ea8:	4b03      	ldr	r3, [pc, #12]	@ (8000eb8 <piloteTimer14_permetLesInterruptions+0x14>)
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f003 fac0 	bl	8004430 <HAL_TIM_Base_Start_IT>
}
 8000eb0:	46c0      	nop			@ (mov r8, r8)
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			@ (mov r8, r8)
 8000eb8:	200002b8 	.word	0x200002b8

08000ebc <piloteTimer14_initialise>:

void piloteTimer14_initialise(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  piloteTimer14_execute = doNothing;
 8000ec0:	4b02      	ldr	r3, [pc, #8]	@ (8000ecc <piloteTimer14_initialise+0x10>)
 8000ec2:	4a03      	ldr	r2, [pc, #12]	@ (8000ed0 <piloteTimer14_initialise+0x14>)
 8000ec4:	601a      	str	r2, [r3, #0]
}
 8000ec6:	46c0      	nop			@ (mov r8, r8)
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	2000047c 	.word	0x2000047c
 8000ed0:	0800062b 	.word	0x0800062b

08000ed4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	4b0f      	ldr	r3, [pc, #60]	@ (8000f18 <HAL_MspInit+0x44>)
 8000edc:	699a      	ldr	r2, [r3, #24]
 8000ede:	4b0e      	ldr	r3, [pc, #56]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	619a      	str	r2, [r3, #24]
 8000ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ee8:	699b      	ldr	r3, [r3, #24]
 8000eea:	2201      	movs	r2, #1
 8000eec:	4013      	ands	r3, r2
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef2:	4b09      	ldr	r3, [pc, #36]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ef4:	69da      	ldr	r2, [r3, #28]
 8000ef6:	4b08      	ldr	r3, [pc, #32]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ef8:	2180      	movs	r1, #128	@ 0x80
 8000efa:	0549      	lsls	r1, r1, #21
 8000efc:	430a      	orrs	r2, r1
 8000efe:	61da      	str	r2, [r3, #28]
 8000f00:	4b05      	ldr	r3, [pc, #20]	@ (8000f18 <HAL_MspInit+0x44>)
 8000f02:	69da      	ldr	r2, [r3, #28]
 8000f04:	2380      	movs	r3, #128	@ 0x80
 8000f06:	055b      	lsls	r3, r3, #21
 8000f08:	4013      	ands	r3, r2
 8000f0a:	603b      	str	r3, [r7, #0]
 8000f0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f0e:	46c0      	nop			@ (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b002      	add	sp, #8
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	40021000 	.word	0x40021000

08000f1c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	2380      	movs	r3, #128	@ 0x80
 8000f2a:	05db      	lsls	r3, r3, #23
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d133      	bne.n	8000f98 <HAL_TIM_Base_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f30:	4b48      	ldr	r3, [pc, #288]	@ (8001054 <HAL_TIM_Base_MspInit+0x138>)
 8000f32:	69da      	ldr	r2, [r3, #28]
 8000f34:	4b47      	ldr	r3, [pc, #284]	@ (8001054 <HAL_TIM_Base_MspInit+0x138>)
 8000f36:	2101      	movs	r1, #1
 8000f38:	430a      	orrs	r2, r1
 8000f3a:	61da      	str	r2, [r3, #28]
 8000f3c:	4b45      	ldr	r3, [pc, #276]	@ (8001054 <HAL_TIM_Base_MspInit+0x138>)
 8000f3e:	69db      	ldr	r3, [r3, #28]
 8000f40:	2201      	movs	r2, #1
 8000f42:	4013      	ands	r3, r2
 8000f44:	617b      	str	r3, [r7, #20]
 8000f46:	697b      	ldr	r3, [r7, #20]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8000f48:	4b43      	ldr	r3, [pc, #268]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f4a:	4a44      	ldr	r2, [pc, #272]	@ (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000f4c:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f4e:	4b42      	ldr	r3, [pc, #264]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f50:	2210      	movs	r2, #16
 8000f52:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f54:	4b40      	ldr	r3, [pc, #256]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000f5a:	4b3f      	ldr	r3, [pc, #252]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f5c:	2280      	movs	r2, #128	@ 0x80
 8000f5e:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f60:	4b3d      	ldr	r3, [pc, #244]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f62:	2280      	movs	r2, #128	@ 0x80
 8000f64:	0092      	lsls	r2, r2, #2
 8000f66:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f68:	4b3b      	ldr	r3, [pc, #236]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8000f6e:	4b3a      	ldr	r3, [pc, #232]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f70:	2220      	movs	r2, #32
 8000f72:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000f74:	4b38      	ldr	r3, [pc, #224]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000f7a:	4b37      	ldr	r3, [pc, #220]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f000 fa99 	bl	80014b4 <HAL_DMA_Init>
 8000f82:	1e03      	subs	r3, r0, #0
 8000f84:	d001      	beq.n	8000f8a <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8000f86:	f7ff fd5d 	bl	8000a44 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a32      	ldr	r2, [pc, #200]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f8e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000f90:	4b31      	ldr	r3, [pc, #196]	@ (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	625a      	str	r2, [r3, #36]	@ 0x24
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000f96:	e059      	b.n	800104c <HAL_TIM_Base_MspInit+0x130>
  else if(htim_base->Instance==TIM3)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a30      	ldr	r2, [pc, #192]	@ (8001060 <HAL_TIM_Base_MspInit+0x144>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d139      	bne.n	8001016 <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fa2:	4b2c      	ldr	r3, [pc, #176]	@ (8001054 <HAL_TIM_Base_MspInit+0x138>)
 8000fa4:	69da      	ldr	r2, [r3, #28]
 8000fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8001054 <HAL_TIM_Base_MspInit+0x138>)
 8000fa8:	2102      	movs	r1, #2
 8000faa:	430a      	orrs	r2, r1
 8000fac:	61da      	str	r2, [r3, #28]
 8000fae:	4b29      	ldr	r3, [pc, #164]	@ (8001054 <HAL_TIM_Base_MspInit+0x138>)
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	2202      	movs	r2, #2
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 8000fba:	4b2a      	ldr	r3, [pc, #168]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8001068 <HAL_TIM_Base_MspInit+0x14c>)
 8000fbe:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fc0:	4b28      	ldr	r3, [pc, #160]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000fc2:	2210      	movs	r2, #16
 8000fc4:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fc6:	4b27      	ldr	r3, [pc, #156]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000fcc:	4b25      	ldr	r3, [pc, #148]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000fce:	2280      	movs	r2, #128	@ 0x80
 8000fd0:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000fd2:	4b24      	ldr	r3, [pc, #144]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000fd4:	2280      	movs	r2, #128	@ 0x80
 8000fd6:	0092      	lsls	r2, r2, #2
 8000fd8:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fda:	4b22      	ldr	r3, [pc, #136]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 8000fe0:	4b20      	ldr	r3, [pc, #128]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000fe2:	2220      	movs	r2, #32
 8000fe4:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8000fe6:	4b1f      	ldr	r3, [pc, #124]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8000fec:	4b1d      	ldr	r3, [pc, #116]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f000 fa60 	bl	80014b4 <HAL_DMA_Init>
 8000ff4:	1e03      	subs	r3, r0, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_TIM_Base_MspInit+0xe0>
      Error_Handler();
 8000ff8:	f7ff fd24 	bl	8000a44 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a19      	ldr	r2, [pc, #100]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8001000:	625a      	str	r2, [r3, #36]	@ 0x24
 8001002:	4b18      	ldr	r3, [pc, #96]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4a16      	ldr	r2, [pc, #88]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 800100c:	639a      	str	r2, [r3, #56]	@ 0x38
 800100e:	4b15      	ldr	r3, [pc, #84]	@ (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001014:	e01a      	b.n	800104c <HAL_TIM_Base_MspInit+0x130>
  else if(htim_base->Instance==TIM14)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a14      	ldr	r2, [pc, #80]	@ (800106c <HAL_TIM_Base_MspInit+0x150>)
 800101c:	4293      	cmp	r3, r2
 800101e:	d115      	bne.n	800104c <HAL_TIM_Base_MspInit+0x130>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001020:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <HAL_TIM_Base_MspInit+0x138>)
 8001022:	69da      	ldr	r2, [r3, #28]
 8001024:	4b0b      	ldr	r3, [pc, #44]	@ (8001054 <HAL_TIM_Base_MspInit+0x138>)
 8001026:	2180      	movs	r1, #128	@ 0x80
 8001028:	0049      	lsls	r1, r1, #1
 800102a:	430a      	orrs	r2, r1
 800102c:	61da      	str	r2, [r3, #28]
 800102e:	4b09      	ldr	r3, [pc, #36]	@ (8001054 <HAL_TIM_Base_MspInit+0x138>)
 8001030:	69da      	ldr	r2, [r3, #28]
 8001032:	2380      	movs	r3, #128	@ 0x80
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	4013      	ands	r3, r2
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800103c:	2200      	movs	r2, #0
 800103e:	2100      	movs	r1, #0
 8001040:	2013      	movs	r0, #19
 8001042:	f000 fa05 	bl	8001450 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001046:	2013      	movs	r0, #19
 8001048:	f000 fa17 	bl	800147a <HAL_NVIC_EnableIRQ>
}
 800104c:	46c0      	nop			@ (mov r8, r8)
 800104e:	46bd      	mov	sp, r7
 8001050:	b006      	add	sp, #24
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40021000 	.word	0x40021000
 8001058:	20000300 	.word	0x20000300
 800105c:	40020058 	.word	0x40020058
 8001060:	40000400 	.word	0x40000400
 8001064:	20000344 	.word	0x20000344
 8001068:	40020044 	.word	0x40020044
 800106c:	40002000 	.word	0x40002000

08001070 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001070:	b590      	push	{r4, r7, lr}
 8001072:	b08b      	sub	sp, #44	@ 0x2c
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001078:	2414      	movs	r4, #20
 800107a:	193b      	adds	r3, r7, r4
 800107c:	0018      	movs	r0, r3
 800107e:	2314      	movs	r3, #20
 8001080:	001a      	movs	r2, r3
 8001082:	2100      	movs	r1, #0
 8001084:	f008 fdfa 	bl	8009c7c <memset>
  if(htim->Instance==TIM2)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	2380      	movs	r3, #128	@ 0x80
 800108e:	05db      	lsls	r3, r3, #23
 8001090:	429a      	cmp	r2, r3
 8001092:	d126      	bne.n	80010e2 <HAL_TIM_MspPostInit+0x72>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001094:	4b2a      	ldr	r3, [pc, #168]	@ (8001140 <HAL_TIM_MspPostInit+0xd0>)
 8001096:	695a      	ldr	r2, [r3, #20]
 8001098:	4b29      	ldr	r3, [pc, #164]	@ (8001140 <HAL_TIM_MspPostInit+0xd0>)
 800109a:	2180      	movs	r1, #128	@ 0x80
 800109c:	0289      	lsls	r1, r1, #10
 800109e:	430a      	orrs	r2, r1
 80010a0:	615a      	str	r2, [r3, #20]
 80010a2:	4b27      	ldr	r3, [pc, #156]	@ (8001140 <HAL_TIM_MspPostInit+0xd0>)
 80010a4:	695a      	ldr	r2, [r3, #20]
 80010a6:	2380      	movs	r3, #128	@ 0x80
 80010a8:	029b      	lsls	r3, r3, #10
 80010aa:	4013      	ands	r3, r2
 80010ac:	613b      	str	r3, [r7, #16]
 80010ae:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = LEDS_OUT_Pin;
 80010b0:	193b      	adds	r3, r7, r4
 80010b2:	2280      	movs	r2, #128	@ 0x80
 80010b4:	0212      	lsls	r2, r2, #8
 80010b6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b8:	0021      	movs	r1, r4
 80010ba:	187b      	adds	r3, r7, r1
 80010bc:	2202      	movs	r2, #2
 80010be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	187b      	adds	r3, r7, r1
 80010c2:	2200      	movs	r2, #0
 80010c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c6:	187b      	adds	r3, r7, r1
 80010c8:	2200      	movs	r2, #0
 80010ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80010cc:	187b      	adds	r3, r7, r1
 80010ce:	2202      	movs	r2, #2
 80010d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(LEDS_OUT_GPIO_Port, &GPIO_InitStruct);
 80010d2:	187a      	adds	r2, r7, r1
 80010d4:	2390      	movs	r3, #144	@ 0x90
 80010d6:	05db      	lsls	r3, r3, #23
 80010d8:	0011      	movs	r1, r2
 80010da:	0018      	movs	r0, r3
 80010dc:	f000 fbc8 	bl	8001870 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80010e0:	e029      	b.n	8001136 <HAL_TIM_MspPostInit+0xc6>
  else if(htim->Instance==TIM3)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a17      	ldr	r2, [pc, #92]	@ (8001144 <HAL_TIM_MspPostInit+0xd4>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d124      	bne.n	8001136 <HAL_TIM_MspPostInit+0xc6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ec:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <HAL_TIM_MspPostInit+0xd0>)
 80010ee:	695a      	ldr	r2, [r3, #20]
 80010f0:	4b13      	ldr	r3, [pc, #76]	@ (8001140 <HAL_TIM_MspPostInit+0xd0>)
 80010f2:	2180      	movs	r1, #128	@ 0x80
 80010f4:	0289      	lsls	r1, r1, #10
 80010f6:	430a      	orrs	r2, r1
 80010f8:	615a      	str	r2, [r3, #20]
 80010fa:	4b11      	ldr	r3, [pc, #68]	@ (8001140 <HAL_TIM_MspPostInit+0xd0>)
 80010fc:	695a      	ldr	r2, [r3, #20]
 80010fe:	2380      	movs	r3, #128	@ 0x80
 8001100:	029b      	lsls	r3, r3, #10
 8001102:	4013      	ands	r3, r2
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LEDS_STAT_Pin;
 8001108:	2114      	movs	r1, #20
 800110a:	187b      	adds	r3, r7, r1
 800110c:	2240      	movs	r2, #64	@ 0x40
 800110e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001110:	187b      	adds	r3, r7, r1
 8001112:	2202      	movs	r2, #2
 8001114:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	187b      	adds	r3, r7, r1
 8001118:	2200      	movs	r2, #0
 800111a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111c:	187b      	adds	r3, r7, r1
 800111e:	2200      	movs	r2, #0
 8001120:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001122:	187b      	adds	r3, r7, r1
 8001124:	2201      	movs	r2, #1
 8001126:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(LEDS_STAT_GPIO_Port, &GPIO_InitStruct);
 8001128:	187a      	adds	r2, r7, r1
 800112a:	2390      	movs	r3, #144	@ 0x90
 800112c:	05db      	lsls	r3, r3, #23
 800112e:	0011      	movs	r1, r2
 8001130:	0018      	movs	r0, r3
 8001132:	f000 fb9d 	bl	8001870 <HAL_GPIO_Init>
}
 8001136:	46c0      	nop			@ (mov r8, r8)
 8001138:	46bd      	mov	sp, r7
 800113a:	b00b      	add	sp, #44	@ 0x2c
 800113c:	bd90      	pop	{r4, r7, pc}
 800113e:	46c0      	nop			@ (mov r8, r8)
 8001140:	40021000 	.word	0x40021000
 8001144:	40000400 	.word	0x40000400

08001148 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800114c:	46c0      	nop			@ (mov r8, r8)
 800114e:	e7fd      	b.n	800114c <NMI_Handler+0x4>

08001150 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001154:	46c0      	nop			@ (mov r8, r8)
 8001156:	e7fd      	b.n	8001154 <HardFault_Handler+0x4>

08001158 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800115c:	46c0      	nop			@ (mov r8, r8)
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001166:	46c0      	nop			@ (mov r8, r8)
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001170:	f000 f8a6 	bl	80012c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001174:	46c0      	nop			@ (mov r8, r8)
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8001180:	4b05      	ldr	r3, [pc, #20]	@ (8001198 <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 8001182:	0018      	movs	r0, r3
 8001184:	f000 fa89 	bl	800169a <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001188:	4b04      	ldr	r3, [pc, #16]	@ (800119c <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 800118a:	0018      	movs	r0, r3
 800118c:	f000 fa85 	bl	800169a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8001190:	46c0      	nop			@ (mov r8, r8)
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	46c0      	nop			@ (mov r8, r8)
 8001198:	20000344 	.word	0x20000344
 800119c:	20000300 	.word	0x20000300

080011a0 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80011a4:	4b03      	ldr	r3, [pc, #12]	@ (80011b4 <TIM14_IRQHandler+0x14>)
 80011a6:	0018      	movs	r0, r3
 80011a8:	f003 fc82 	bl	8004ab0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80011ac:	46c0      	nop			@ (mov r8, r8)
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			@ (mov r8, r8)
 80011b4:	200002b8 	.word	0x200002b8

080011b8 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80011bc:	4b03      	ldr	r3, [pc, #12]	@ (80011cc <USB_IRQHandler+0x14>)
 80011be:	0018      	movs	r0, r3
 80011c0:	f000 fe06 	bl	8001dd0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 80011c4:	46c0      	nop			@ (mov r8, r8)
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	2000094c 	.word	0x2000094c

080011d0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80011d4:	46c0      	nop			@ (mov r8, r8)
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <Reset_Handler>:
 80011dc:	480d      	ldr	r0, [pc, #52]	@ (8001214 <LoopForever+0x2>)
 80011de:	4685      	mov	sp, r0
 80011e0:	f7ff fff6 	bl	80011d0 <SystemInit>
 80011e4:	480c      	ldr	r0, [pc, #48]	@ (8001218 <LoopForever+0x6>)
 80011e6:	490d      	ldr	r1, [pc, #52]	@ (800121c <LoopForever+0xa>)
 80011e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001220 <LoopForever+0xe>)
 80011ea:	2300      	movs	r3, #0
 80011ec:	e002      	b.n	80011f4 <LoopCopyDataInit>

080011ee <CopyDataInit>:
 80011ee:	58d4      	ldr	r4, [r2, r3]
 80011f0:	50c4      	str	r4, [r0, r3]
 80011f2:	3304      	adds	r3, #4

080011f4 <LoopCopyDataInit>:
 80011f4:	18c4      	adds	r4, r0, r3
 80011f6:	428c      	cmp	r4, r1
 80011f8:	d3f9      	bcc.n	80011ee <CopyDataInit>
 80011fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001224 <LoopForever+0x12>)
 80011fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001228 <LoopForever+0x16>)
 80011fe:	2300      	movs	r3, #0
 8001200:	e001      	b.n	8001206 <LoopFillZerobss>

08001202 <FillZerobss>:
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	3204      	adds	r2, #4

08001206 <LoopFillZerobss>:
 8001206:	42a2      	cmp	r2, r4
 8001208:	d3fb      	bcc.n	8001202 <FillZerobss>
 800120a:	f008 fd3f 	bl	8009c8c <__libc_init_array>
 800120e:	f7ff fa11 	bl	8000634 <main>

08001212 <LoopForever>:
 8001212:	e7fe      	b.n	8001212 <LoopForever>
 8001214:	20004000 	.word	0x20004000
 8001218:	20000000 	.word	0x20000000
 800121c:	20000180 	.word	0x20000180
 8001220:	08009e58 	.word	0x08009e58
 8001224:	20000180 	.word	0x20000180
 8001228:	20000c48 	.word	0x20000c48

0800122c <ADC1_COMP_IRQHandler>:
 800122c:	e7fe      	b.n	800122c <ADC1_COMP_IRQHandler>
	...

08001230 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001234:	4b07      	ldr	r3, [pc, #28]	@ (8001254 <HAL_Init+0x24>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b06      	ldr	r3, [pc, #24]	@ (8001254 <HAL_Init+0x24>)
 800123a:	2110      	movs	r1, #16
 800123c:	430a      	orrs	r2, r1
 800123e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001240:	2003      	movs	r0, #3
 8001242:	f000 f809 	bl	8001258 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001246:	f7ff fe45 	bl	8000ed4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800124a:	2300      	movs	r3, #0
}
 800124c:	0018      	movs	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	46c0      	nop			@ (mov r8, r8)
 8001254:	40022000 	.word	0x40022000

08001258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001258:	b590      	push	{r4, r7, lr}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001260:	4b14      	ldr	r3, [pc, #80]	@ (80012b4 <HAL_InitTick+0x5c>)
 8001262:	681c      	ldr	r4, [r3, #0]
 8001264:	4b14      	ldr	r3, [pc, #80]	@ (80012b8 <HAL_InitTick+0x60>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	0019      	movs	r1, r3
 800126a:	23fa      	movs	r3, #250	@ 0xfa
 800126c:	0098      	lsls	r0, r3, #2
 800126e:	f7fe ff4b 	bl	8000108 <__udivsi3>
 8001272:	0003      	movs	r3, r0
 8001274:	0019      	movs	r1, r3
 8001276:	0020      	movs	r0, r4
 8001278:	f7fe ff46 	bl	8000108 <__udivsi3>
 800127c:	0003      	movs	r3, r0
 800127e:	0018      	movs	r0, r3
 8001280:	f000 f90b 	bl	800149a <HAL_SYSTICK_Config>
 8001284:	1e03      	subs	r3, r0, #0
 8001286:	d001      	beq.n	800128c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e00f      	b.n	80012ac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b03      	cmp	r3, #3
 8001290:	d80b      	bhi.n	80012aa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	2301      	movs	r3, #1
 8001296:	425b      	negs	r3, r3
 8001298:	2200      	movs	r2, #0
 800129a:	0018      	movs	r0, r3
 800129c:	f000 f8d8 	bl	8001450 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a0:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <HAL_InitTick+0x64>)
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80012a6:	2300      	movs	r3, #0
 80012a8:	e000      	b.n	80012ac <HAL_InitTick+0x54>
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
}
 80012ac:	0018      	movs	r0, r3
 80012ae:	46bd      	mov	sp, r7
 80012b0:	b003      	add	sp, #12
 80012b2:	bd90      	pop	{r4, r7, pc}
 80012b4:	20000000 	.word	0x20000000
 80012b8:	20000008 	.word	0x20000008
 80012bc:	20000004 	.word	0x20000004

080012c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012c4:	4b05      	ldr	r3, [pc, #20]	@ (80012dc <HAL_IncTick+0x1c>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	001a      	movs	r2, r3
 80012ca:	4b05      	ldr	r3, [pc, #20]	@ (80012e0 <HAL_IncTick+0x20>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	18d2      	adds	r2, r2, r3
 80012d0:	4b03      	ldr	r3, [pc, #12]	@ (80012e0 <HAL_IncTick+0x20>)
 80012d2:	601a      	str	r2, [r3, #0]
}
 80012d4:	46c0      	nop			@ (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	46c0      	nop			@ (mov r8, r8)
 80012dc:	20000008 	.word	0x20000008
 80012e0:	20000480 	.word	0x20000480

080012e4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  return uwTick;
 80012e8:	4b02      	ldr	r3, [pc, #8]	@ (80012f4 <HAL_GetTick+0x10>)
 80012ea:	681b      	ldr	r3, [r3, #0]
}
 80012ec:	0018      	movs	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	46c0      	nop			@ (mov r8, r8)
 80012f4:	20000480 	.word	0x20000480

080012f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	0002      	movs	r2, r0
 8001300:	1dfb      	adds	r3, r7, #7
 8001302:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001304:	1dfb      	adds	r3, r7, #7
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b7f      	cmp	r3, #127	@ 0x7f
 800130a:	d809      	bhi.n	8001320 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800130c:	1dfb      	adds	r3, r7, #7
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	001a      	movs	r2, r3
 8001312:	231f      	movs	r3, #31
 8001314:	401a      	ands	r2, r3
 8001316:	4b04      	ldr	r3, [pc, #16]	@ (8001328 <__NVIC_EnableIRQ+0x30>)
 8001318:	2101      	movs	r1, #1
 800131a:	4091      	lsls	r1, r2
 800131c:	000a      	movs	r2, r1
 800131e:	601a      	str	r2, [r3, #0]
  }
}
 8001320:	46c0      	nop			@ (mov r8, r8)
 8001322:	46bd      	mov	sp, r7
 8001324:	b002      	add	sp, #8
 8001326:	bd80      	pop	{r7, pc}
 8001328:	e000e100 	.word	0xe000e100

0800132c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800132c:	b590      	push	{r4, r7, lr}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	0002      	movs	r2, r0
 8001334:	6039      	str	r1, [r7, #0]
 8001336:	1dfb      	adds	r3, r7, #7
 8001338:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800133a:	1dfb      	adds	r3, r7, #7
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001340:	d828      	bhi.n	8001394 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001342:	4a2f      	ldr	r2, [pc, #188]	@ (8001400 <__NVIC_SetPriority+0xd4>)
 8001344:	1dfb      	adds	r3, r7, #7
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	b25b      	sxtb	r3, r3
 800134a:	089b      	lsrs	r3, r3, #2
 800134c:	33c0      	adds	r3, #192	@ 0xc0
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	589b      	ldr	r3, [r3, r2]
 8001352:	1dfa      	adds	r2, r7, #7
 8001354:	7812      	ldrb	r2, [r2, #0]
 8001356:	0011      	movs	r1, r2
 8001358:	2203      	movs	r2, #3
 800135a:	400a      	ands	r2, r1
 800135c:	00d2      	lsls	r2, r2, #3
 800135e:	21ff      	movs	r1, #255	@ 0xff
 8001360:	4091      	lsls	r1, r2
 8001362:	000a      	movs	r2, r1
 8001364:	43d2      	mvns	r2, r2
 8001366:	401a      	ands	r2, r3
 8001368:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	019b      	lsls	r3, r3, #6
 800136e:	22ff      	movs	r2, #255	@ 0xff
 8001370:	401a      	ands	r2, r3
 8001372:	1dfb      	adds	r3, r7, #7
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	0018      	movs	r0, r3
 8001378:	2303      	movs	r3, #3
 800137a:	4003      	ands	r3, r0
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001380:	481f      	ldr	r0, [pc, #124]	@ (8001400 <__NVIC_SetPriority+0xd4>)
 8001382:	1dfb      	adds	r3, r7, #7
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	b25b      	sxtb	r3, r3
 8001388:	089b      	lsrs	r3, r3, #2
 800138a:	430a      	orrs	r2, r1
 800138c:	33c0      	adds	r3, #192	@ 0xc0
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001392:	e031      	b.n	80013f8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001394:	4a1b      	ldr	r2, [pc, #108]	@ (8001404 <__NVIC_SetPriority+0xd8>)
 8001396:	1dfb      	adds	r3, r7, #7
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	0019      	movs	r1, r3
 800139c:	230f      	movs	r3, #15
 800139e:	400b      	ands	r3, r1
 80013a0:	3b08      	subs	r3, #8
 80013a2:	089b      	lsrs	r3, r3, #2
 80013a4:	3306      	adds	r3, #6
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	18d3      	adds	r3, r2, r3
 80013aa:	3304      	adds	r3, #4
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	1dfa      	adds	r2, r7, #7
 80013b0:	7812      	ldrb	r2, [r2, #0]
 80013b2:	0011      	movs	r1, r2
 80013b4:	2203      	movs	r2, #3
 80013b6:	400a      	ands	r2, r1
 80013b8:	00d2      	lsls	r2, r2, #3
 80013ba:	21ff      	movs	r1, #255	@ 0xff
 80013bc:	4091      	lsls	r1, r2
 80013be:	000a      	movs	r2, r1
 80013c0:	43d2      	mvns	r2, r2
 80013c2:	401a      	ands	r2, r3
 80013c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	019b      	lsls	r3, r3, #6
 80013ca:	22ff      	movs	r2, #255	@ 0xff
 80013cc:	401a      	ands	r2, r3
 80013ce:	1dfb      	adds	r3, r7, #7
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	0018      	movs	r0, r3
 80013d4:	2303      	movs	r3, #3
 80013d6:	4003      	ands	r3, r0
 80013d8:	00db      	lsls	r3, r3, #3
 80013da:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013dc:	4809      	ldr	r0, [pc, #36]	@ (8001404 <__NVIC_SetPriority+0xd8>)
 80013de:	1dfb      	adds	r3, r7, #7
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	001c      	movs	r4, r3
 80013e4:	230f      	movs	r3, #15
 80013e6:	4023      	ands	r3, r4
 80013e8:	3b08      	subs	r3, #8
 80013ea:	089b      	lsrs	r3, r3, #2
 80013ec:	430a      	orrs	r2, r1
 80013ee:	3306      	adds	r3, #6
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	18c3      	adds	r3, r0, r3
 80013f4:	3304      	adds	r3, #4
 80013f6:	601a      	str	r2, [r3, #0]
}
 80013f8:	46c0      	nop			@ (mov r8, r8)
 80013fa:	46bd      	mov	sp, r7
 80013fc:	b003      	add	sp, #12
 80013fe:	bd90      	pop	{r4, r7, pc}
 8001400:	e000e100 	.word	0xe000e100
 8001404:	e000ed00 	.word	0xe000ed00

08001408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	1e5a      	subs	r2, r3, #1
 8001414:	2380      	movs	r3, #128	@ 0x80
 8001416:	045b      	lsls	r3, r3, #17
 8001418:	429a      	cmp	r2, r3
 800141a:	d301      	bcc.n	8001420 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800141c:	2301      	movs	r3, #1
 800141e:	e010      	b.n	8001442 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001420:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <SysTick_Config+0x44>)
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	3a01      	subs	r2, #1
 8001426:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001428:	2301      	movs	r3, #1
 800142a:	425b      	negs	r3, r3
 800142c:	2103      	movs	r1, #3
 800142e:	0018      	movs	r0, r3
 8001430:	f7ff ff7c 	bl	800132c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001434:	4b05      	ldr	r3, [pc, #20]	@ (800144c <SysTick_Config+0x44>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800143a:	4b04      	ldr	r3, [pc, #16]	@ (800144c <SysTick_Config+0x44>)
 800143c:	2207      	movs	r2, #7
 800143e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001440:	2300      	movs	r3, #0
}
 8001442:	0018      	movs	r0, r3
 8001444:	46bd      	mov	sp, r7
 8001446:	b002      	add	sp, #8
 8001448:	bd80      	pop	{r7, pc}
 800144a:	46c0      	nop			@ (mov r8, r8)
 800144c:	e000e010 	.word	0xe000e010

08001450 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	60b9      	str	r1, [r7, #8]
 8001458:	607a      	str	r2, [r7, #4]
 800145a:	210f      	movs	r1, #15
 800145c:	187b      	adds	r3, r7, r1
 800145e:	1c02      	adds	r2, r0, #0
 8001460:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001462:	68ba      	ldr	r2, [r7, #8]
 8001464:	187b      	adds	r3, r7, r1
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	b25b      	sxtb	r3, r3
 800146a:	0011      	movs	r1, r2
 800146c:	0018      	movs	r0, r3
 800146e:	f7ff ff5d 	bl	800132c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001472:	46c0      	nop			@ (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	b004      	add	sp, #16
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
 8001480:	0002      	movs	r2, r0
 8001482:	1dfb      	adds	r3, r7, #7
 8001484:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001486:	1dfb      	adds	r3, r7, #7
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	b25b      	sxtb	r3, r3
 800148c:	0018      	movs	r0, r3
 800148e:	f7ff ff33 	bl	80012f8 <__NVIC_EnableIRQ>
}
 8001492:	46c0      	nop			@ (mov r8, r8)
 8001494:	46bd      	mov	sp, r7
 8001496:	b002      	add	sp, #8
 8001498:	bd80      	pop	{r7, pc}

0800149a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b082      	sub	sp, #8
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	0018      	movs	r0, r3
 80014a6:	f7ff ffaf 	bl	8001408 <SysTick_Config>
 80014aa:	0003      	movs	r3, r0
}
 80014ac:	0018      	movs	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	b002      	add	sp, #8
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80014bc:	2300      	movs	r3, #0
 80014be:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d101      	bne.n	80014ca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e036      	b.n	8001538 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2221      	movs	r2, #33	@ 0x21
 80014ce:	2102      	movs	r1, #2
 80014d0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	4a18      	ldr	r2, [pc, #96]	@ (8001540 <HAL_DMA_Init+0x8c>)
 80014de:	4013      	ands	r3, r2
 80014e0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80014ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	695b      	ldr	r3, [r3, #20]
 80014fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001502:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	69db      	ldr	r3, [r3, #28]
 8001508:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	4313      	orrs	r3, r2
 800150e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	0018      	movs	r0, r3
 800151c:	f000 f98c 	bl	8001838 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2221      	movs	r2, #33	@ 0x21
 800152a:	2101      	movs	r1, #1
 800152c:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2220      	movs	r2, #32
 8001532:	2100      	movs	r1, #0
 8001534:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001536:	2300      	movs	r3, #0
}
 8001538:	0018      	movs	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	b004      	add	sp, #16
 800153e:	bd80      	pop	{r7, pc}
 8001540:	ffffc00f 	.word	0xffffc00f

08001544 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
 8001550:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001552:	2317      	movs	r3, #23
 8001554:	18fb      	adds	r3, r7, r3
 8001556:	2200      	movs	r2, #0
 8001558:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2220      	movs	r2, #32
 800155e:	5c9b      	ldrb	r3, [r3, r2]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d101      	bne.n	8001568 <HAL_DMA_Start_IT+0x24>
 8001564:	2302      	movs	r3, #2
 8001566:	e04f      	b.n	8001608 <HAL_DMA_Start_IT+0xc4>
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2220      	movs	r2, #32
 800156c:	2101      	movs	r1, #1
 800156e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2221      	movs	r2, #33	@ 0x21
 8001574:	5c9b      	ldrb	r3, [r3, r2]
 8001576:	b2db      	uxtb	r3, r3
 8001578:	2b01      	cmp	r3, #1
 800157a:	d13a      	bne.n	80015f2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2221      	movs	r2, #33	@ 0x21
 8001580:	2102      	movs	r1, #2
 8001582:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2200      	movs	r2, #0
 8001588:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2101      	movs	r1, #1
 8001596:	438a      	bics	r2, r1
 8001598:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	68b9      	ldr	r1, [r7, #8]
 80015a0:	68f8      	ldr	r0, [r7, #12]
 80015a2:	f000 f91c 	bl	80017de <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d008      	beq.n	80015c0 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	210e      	movs	r1, #14
 80015ba:	430a      	orrs	r2, r1
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	e00f      	b.n	80015e0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	210a      	movs	r1, #10
 80015cc:	430a      	orrs	r2, r1
 80015ce:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2104      	movs	r1, #4
 80015dc:	438a      	bics	r2, r1
 80015de:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2101      	movs	r1, #1
 80015ec:	430a      	orrs	r2, r1
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	e007      	b.n	8001602 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	2220      	movs	r2, #32
 80015f6:	2100      	movs	r1, #0
 80015f8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80015fa:	2317      	movs	r3, #23
 80015fc:	18fb      	adds	r3, r7, r3
 80015fe:	2202      	movs	r2, #2
 8001600:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001602:	2317      	movs	r3, #23
 8001604:	18fb      	adds	r3, r7, r3
 8001606:	781b      	ldrb	r3, [r3, #0]
}
 8001608:	0018      	movs	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	b006      	add	sp, #24
 800160e:	bd80      	pop	{r7, pc}

08001610 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001618:	210f      	movs	r1, #15
 800161a:	187b      	adds	r3, r7, r1
 800161c:	2200      	movs	r2, #0
 800161e:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2221      	movs	r2, #33	@ 0x21
 8001624:	5c9b      	ldrb	r3, [r3, r2]
 8001626:	b2db      	uxtb	r3, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d006      	beq.n	800163a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2204      	movs	r2, #4
 8001630:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001632:	187b      	adds	r3, r7, r1
 8001634:	2201      	movs	r2, #1
 8001636:	701a      	strb	r2, [r3, #0]
 8001638:	e028      	b.n	800168c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	210e      	movs	r1, #14
 8001646:	438a      	bics	r2, r1
 8001648:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2101      	movs	r1, #1
 8001656:	438a      	bics	r2, r1
 8001658:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001662:	2101      	movs	r1, #1
 8001664:	4091      	lsls	r1, r2
 8001666:	000a      	movs	r2, r1
 8001668:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2221      	movs	r2, #33	@ 0x21
 800166e:	2101      	movs	r1, #1
 8001670:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2220      	movs	r2, #32
 8001676:	2100      	movs	r1, #0
 8001678:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800167e:	2b00      	cmp	r3, #0
 8001680:	d004      	beq.n	800168c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	0010      	movs	r0, r2
 800168a:	4798      	blx	r3
    }
  }
  return status;
 800168c:	230f      	movs	r3, #15
 800168e:	18fb      	adds	r3, r7, r3
 8001690:	781b      	ldrb	r3, [r3, #0]
}
 8001692:	0018      	movs	r0, r3
 8001694:	46bd      	mov	sp, r7
 8001696:	b004      	add	sp, #16
 8001698:	bd80      	pop	{r7, pc}

0800169a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b084      	sub	sp, #16
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b6:	2204      	movs	r2, #4
 80016b8:	409a      	lsls	r2, r3
 80016ba:	0013      	movs	r3, r2
 80016bc:	68fa      	ldr	r2, [r7, #12]
 80016be:	4013      	ands	r3, r2
 80016c0:	d024      	beq.n	800170c <HAL_DMA_IRQHandler+0x72>
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	2204      	movs	r2, #4
 80016c6:	4013      	ands	r3, r2
 80016c8:	d020      	beq.n	800170c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2220      	movs	r2, #32
 80016d2:	4013      	ands	r3, r2
 80016d4:	d107      	bne.n	80016e6 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2104      	movs	r1, #4
 80016e2:	438a      	bics	r2, r1
 80016e4:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016ee:	2104      	movs	r1, #4
 80016f0:	4091      	lsls	r1, r2
 80016f2:	000a      	movs	r2, r1
 80016f4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d100      	bne.n	8001700 <HAL_DMA_IRQHandler+0x66>
 80016fe:	e06a      	b.n	80017d6 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	0010      	movs	r0, r2
 8001708:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800170a:	e064      	b.n	80017d6 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001710:	2202      	movs	r2, #2
 8001712:	409a      	lsls	r2, r3
 8001714:	0013      	movs	r3, r2
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	4013      	ands	r3, r2
 800171a:	d02b      	beq.n	8001774 <HAL_DMA_IRQHandler+0xda>
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	2202      	movs	r2, #2
 8001720:	4013      	ands	r3, r2
 8001722:	d027      	beq.n	8001774 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2220      	movs	r2, #32
 800172c:	4013      	ands	r3, r2
 800172e:	d10b      	bne.n	8001748 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	210a      	movs	r1, #10
 800173c:	438a      	bics	r2, r1
 800173e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2221      	movs	r2, #33	@ 0x21
 8001744:	2101      	movs	r1, #1
 8001746:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001750:	2102      	movs	r1, #2
 8001752:	4091      	lsls	r1, r2
 8001754:	000a      	movs	r2, r1
 8001756:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2220      	movs	r2, #32
 800175c:	2100      	movs	r1, #0
 800175e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001764:	2b00      	cmp	r3, #0
 8001766:	d036      	beq.n	80017d6 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	0010      	movs	r0, r2
 8001770:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001772:	e030      	b.n	80017d6 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001778:	2208      	movs	r2, #8
 800177a:	409a      	lsls	r2, r3
 800177c:	0013      	movs	r3, r2
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	4013      	ands	r3, r2
 8001782:	d028      	beq.n	80017d6 <HAL_DMA_IRQHandler+0x13c>
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	2208      	movs	r2, #8
 8001788:	4013      	ands	r3, r2
 800178a:	d024      	beq.n	80017d6 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	210e      	movs	r1, #14
 8001798:	438a      	bics	r2, r1
 800179a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017a4:	2101      	movs	r1, #1
 80017a6:	4091      	lsls	r1, r2
 80017a8:	000a      	movs	r2, r1
 80017aa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2201      	movs	r2, #1
 80017b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2221      	movs	r2, #33	@ 0x21
 80017b6:	2101      	movs	r1, #1
 80017b8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2220      	movs	r2, #32
 80017be:	2100      	movs	r1, #0
 80017c0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d005      	beq.n	80017d6 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	0010      	movs	r0, r2
 80017d2:	4798      	blx	r3
    }
  }
}
 80017d4:	e7ff      	b.n	80017d6 <HAL_DMA_IRQHandler+0x13c>
 80017d6:	46c0      	nop			@ (mov r8, r8)
 80017d8:	46bd      	mov	sp, r7
 80017da:	b004      	add	sp, #16
 80017dc:	bd80      	pop	{r7, pc}

080017de <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b084      	sub	sp, #16
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	60f8      	str	r0, [r7, #12]
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
 80017ea:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017f4:	2101      	movs	r1, #1
 80017f6:	4091      	lsls	r1, r2
 80017f8:	000a      	movs	r2, r1
 80017fa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	683a      	ldr	r2, [r7, #0]
 8001802:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b10      	cmp	r3, #16
 800180a:	d108      	bne.n	800181e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	68ba      	ldr	r2, [r7, #8]
 800181a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800181c:	e007      	b.n	800182e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	68ba      	ldr	r2, [r7, #8]
 8001824:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	60da      	str	r2, [r3, #12]
}
 800182e:	46c0      	nop			@ (mov r8, r8)
 8001830:	46bd      	mov	sp, r7
 8001832:	b004      	add	sp, #16
 8001834:	bd80      	pop	{r7, pc}
	...

08001838 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a08      	ldr	r2, [pc, #32]	@ (8001868 <DMA_CalcBaseAndBitshift+0x30>)
 8001846:	4694      	mov	ip, r2
 8001848:	4463      	add	r3, ip
 800184a:	2114      	movs	r1, #20
 800184c:	0018      	movs	r0, r3
 800184e:	f7fe fc5b 	bl	8000108 <__udivsi3>
 8001852:	0003      	movs	r3, r0
 8001854:	009a      	lsls	r2, r3, #2
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a03      	ldr	r2, [pc, #12]	@ (800186c <DMA_CalcBaseAndBitshift+0x34>)
 800185e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001860:	46c0      	nop			@ (mov r8, r8)
 8001862:	46bd      	mov	sp, r7
 8001864:	b002      	add	sp, #8
 8001866:	bd80      	pop	{r7, pc}
 8001868:	bffdfff8 	.word	0xbffdfff8
 800186c:	40020000 	.word	0x40020000

08001870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800187a:	2300      	movs	r3, #0
 800187c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800187e:	e155      	b.n	8001b2c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2101      	movs	r1, #1
 8001886:	697a      	ldr	r2, [r7, #20]
 8001888:	4091      	lsls	r1, r2
 800188a:	000a      	movs	r2, r1
 800188c:	4013      	ands	r3, r2
 800188e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d100      	bne.n	8001898 <HAL_GPIO_Init+0x28>
 8001896:	e146      	b.n	8001b26 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	2203      	movs	r2, #3
 800189e:	4013      	ands	r3, r2
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d005      	beq.n	80018b0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	2203      	movs	r2, #3
 80018aa:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d130      	bne.n	8001912 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	2203      	movs	r2, #3
 80018bc:	409a      	lsls	r2, r3
 80018be:	0013      	movs	r3, r2
 80018c0:	43da      	mvns	r2, r3
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	4013      	ands	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	68da      	ldr	r2, [r3, #12]
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	409a      	lsls	r2, r3
 80018d2:	0013      	movs	r3, r2
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018e6:	2201      	movs	r2, #1
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	409a      	lsls	r2, r3
 80018ec:	0013      	movs	r3, r2
 80018ee:	43da      	mvns	r2, r3
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	4013      	ands	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	091b      	lsrs	r3, r3, #4
 80018fc:	2201      	movs	r2, #1
 80018fe:	401a      	ands	r2, r3
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	409a      	lsls	r2, r3
 8001904:	0013      	movs	r3, r2
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	2203      	movs	r2, #3
 8001918:	4013      	ands	r3, r2
 800191a:	2b03      	cmp	r3, #3
 800191c:	d017      	beq.n	800194e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	2203      	movs	r2, #3
 800192a:	409a      	lsls	r2, r3
 800192c:	0013      	movs	r3, r2
 800192e:	43da      	mvns	r2, r3
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	4013      	ands	r3, r2
 8001934:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	689a      	ldr	r2, [r3, #8]
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	409a      	lsls	r2, r3
 8001940:	0013      	movs	r3, r2
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	4313      	orrs	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	2203      	movs	r2, #3
 8001954:	4013      	ands	r3, r2
 8001956:	2b02      	cmp	r3, #2
 8001958:	d123      	bne.n	80019a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	08da      	lsrs	r2, r3, #3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3208      	adds	r2, #8
 8001962:	0092      	lsls	r2, r2, #2
 8001964:	58d3      	ldr	r3, [r2, r3]
 8001966:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	2207      	movs	r2, #7
 800196c:	4013      	ands	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	220f      	movs	r2, #15
 8001972:	409a      	lsls	r2, r3
 8001974:	0013      	movs	r3, r2
 8001976:	43da      	mvns	r2, r3
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	4013      	ands	r3, r2
 800197c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	691a      	ldr	r2, [r3, #16]
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	2107      	movs	r1, #7
 8001986:	400b      	ands	r3, r1
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	409a      	lsls	r2, r3
 800198c:	0013      	movs	r3, r2
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4313      	orrs	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	08da      	lsrs	r2, r3, #3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3208      	adds	r2, #8
 800199c:	0092      	lsls	r2, r2, #2
 800199e:	6939      	ldr	r1, [r7, #16]
 80019a0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	2203      	movs	r2, #3
 80019ae:	409a      	lsls	r2, r3
 80019b0:	0013      	movs	r3, r2
 80019b2:	43da      	mvns	r2, r3
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	4013      	ands	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	2203      	movs	r2, #3
 80019c0:	401a      	ands	r2, r3
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	409a      	lsls	r2, r3
 80019c8:	0013      	movs	r3, r2
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685a      	ldr	r2, [r3, #4]
 80019da:	23c0      	movs	r3, #192	@ 0xc0
 80019dc:	029b      	lsls	r3, r3, #10
 80019de:	4013      	ands	r3, r2
 80019e0:	d100      	bne.n	80019e4 <HAL_GPIO_Init+0x174>
 80019e2:	e0a0      	b.n	8001b26 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019e4:	4b57      	ldr	r3, [pc, #348]	@ (8001b44 <HAL_GPIO_Init+0x2d4>)
 80019e6:	699a      	ldr	r2, [r3, #24]
 80019e8:	4b56      	ldr	r3, [pc, #344]	@ (8001b44 <HAL_GPIO_Init+0x2d4>)
 80019ea:	2101      	movs	r1, #1
 80019ec:	430a      	orrs	r2, r1
 80019ee:	619a      	str	r2, [r3, #24]
 80019f0:	4b54      	ldr	r3, [pc, #336]	@ (8001b44 <HAL_GPIO_Init+0x2d4>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	2201      	movs	r2, #1
 80019f6:	4013      	ands	r3, r2
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019fc:	4a52      	ldr	r2, [pc, #328]	@ (8001b48 <HAL_GPIO_Init+0x2d8>)
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	089b      	lsrs	r3, r3, #2
 8001a02:	3302      	adds	r3, #2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	589b      	ldr	r3, [r3, r2]
 8001a08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	2203      	movs	r2, #3
 8001a0e:	4013      	ands	r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	220f      	movs	r2, #15
 8001a14:	409a      	lsls	r2, r3
 8001a16:	0013      	movs	r3, r2
 8001a18:	43da      	mvns	r2, r3
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	2390      	movs	r3, #144	@ 0x90
 8001a24:	05db      	lsls	r3, r3, #23
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d019      	beq.n	8001a5e <HAL_GPIO_Init+0x1ee>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a47      	ldr	r2, [pc, #284]	@ (8001b4c <HAL_GPIO_Init+0x2dc>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d013      	beq.n	8001a5a <HAL_GPIO_Init+0x1ea>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a46      	ldr	r2, [pc, #280]	@ (8001b50 <HAL_GPIO_Init+0x2e0>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d00d      	beq.n	8001a56 <HAL_GPIO_Init+0x1e6>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a45      	ldr	r2, [pc, #276]	@ (8001b54 <HAL_GPIO_Init+0x2e4>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d007      	beq.n	8001a52 <HAL_GPIO_Init+0x1e2>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a44      	ldr	r2, [pc, #272]	@ (8001b58 <HAL_GPIO_Init+0x2e8>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d101      	bne.n	8001a4e <HAL_GPIO_Init+0x1de>
 8001a4a:	2304      	movs	r3, #4
 8001a4c:	e008      	b.n	8001a60 <HAL_GPIO_Init+0x1f0>
 8001a4e:	2305      	movs	r3, #5
 8001a50:	e006      	b.n	8001a60 <HAL_GPIO_Init+0x1f0>
 8001a52:	2303      	movs	r3, #3
 8001a54:	e004      	b.n	8001a60 <HAL_GPIO_Init+0x1f0>
 8001a56:	2302      	movs	r3, #2
 8001a58:	e002      	b.n	8001a60 <HAL_GPIO_Init+0x1f0>
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e000      	b.n	8001a60 <HAL_GPIO_Init+0x1f0>
 8001a5e:	2300      	movs	r3, #0
 8001a60:	697a      	ldr	r2, [r7, #20]
 8001a62:	2103      	movs	r1, #3
 8001a64:	400a      	ands	r2, r1
 8001a66:	0092      	lsls	r2, r2, #2
 8001a68:	4093      	lsls	r3, r2
 8001a6a:	693a      	ldr	r2, [r7, #16]
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a70:	4935      	ldr	r1, [pc, #212]	@ (8001b48 <HAL_GPIO_Init+0x2d8>)
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	089b      	lsrs	r3, r3, #2
 8001a76:	3302      	adds	r3, #2
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a7e:	4b37      	ldr	r3, [pc, #220]	@ (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	43da      	mvns	r2, r3
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	685a      	ldr	r2, [r3, #4]
 8001a92:	2380      	movs	r3, #128	@ 0x80
 8001a94:	035b      	lsls	r3, r3, #13
 8001a96:	4013      	ands	r3, r2
 8001a98:	d003      	beq.n	8001aa2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001aa2:	4b2e      	ldr	r3, [pc, #184]	@ (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001aa8:	4b2c      	ldr	r3, [pc, #176]	@ (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	43da      	mvns	r2, r3
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685a      	ldr	r2, [r3, #4]
 8001abc:	2380      	movs	r3, #128	@ 0x80
 8001abe:	039b      	lsls	r3, r3, #14
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	d003      	beq.n	8001acc <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001ac4:	693a      	ldr	r2, [r7, #16]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001acc:	4b23      	ldr	r3, [pc, #140]	@ (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001ad2:	4b22      	ldr	r3, [pc, #136]	@ (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	43da      	mvns	r2, r3
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685a      	ldr	r2, [r3, #4]
 8001ae6:	2380      	movs	r3, #128	@ 0x80
 8001ae8:	029b      	lsls	r3, r3, #10
 8001aea:	4013      	ands	r3, r2
 8001aec:	d003      	beq.n	8001af6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001af6:	4b19      	ldr	r3, [pc, #100]	@ (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001afc:	4b17      	ldr	r3, [pc, #92]	@ (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	43da      	mvns	r2, r3
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685a      	ldr	r2, [r3, #4]
 8001b10:	2380      	movs	r3, #128	@ 0x80
 8001b12:	025b      	lsls	r3, r3, #9
 8001b14:	4013      	ands	r3, r2
 8001b16:	d003      	beq.n	8001b20 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001b20:	4b0e      	ldr	r3, [pc, #56]	@ (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	40da      	lsrs	r2, r3
 8001b34:	1e13      	subs	r3, r2, #0
 8001b36:	d000      	beq.n	8001b3a <HAL_GPIO_Init+0x2ca>
 8001b38:	e6a2      	b.n	8001880 <HAL_GPIO_Init+0x10>
  } 
}
 8001b3a:	46c0      	nop			@ (mov r8, r8)
 8001b3c:	46c0      	nop			@ (mov r8, r8)
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	b006      	add	sp, #24
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40021000 	.word	0x40021000
 8001b48:	40010000 	.word	0x40010000
 8001b4c:	48000400 	.word	0x48000400
 8001b50:	48000800 	.word	0x48000800
 8001b54:	48000c00 	.word	0x48000c00
 8001b58:	48001000 	.word	0x48001000
 8001b5c:	40010400 	.word	0x40010400

08001b60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	0008      	movs	r0, r1
 8001b6a:	0011      	movs	r1, r2
 8001b6c:	1cbb      	adds	r3, r7, #2
 8001b6e:	1c02      	adds	r2, r0, #0
 8001b70:	801a      	strh	r2, [r3, #0]
 8001b72:	1c7b      	adds	r3, r7, #1
 8001b74:	1c0a      	adds	r2, r1, #0
 8001b76:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b78:	1c7b      	adds	r3, r7, #1
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d004      	beq.n	8001b8a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b80:	1cbb      	adds	r3, r7, #2
 8001b82:	881a      	ldrh	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b88:	e003      	b.n	8001b92 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b8a:	1cbb      	adds	r3, r7, #2
 8001b8c:	881a      	ldrh	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b92:	46c0      	nop			@ (mov r8, r8)
 8001b94:	46bd      	mov	sp, r7
 8001b96:	b002      	add	sp, #8
 8001b98:	bd80      	pop	{r7, pc}
	...

08001b9c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001b9c:	b590      	push	{r4, r7, lr}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e0e4      	b.n	8001d78 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a73      	ldr	r2, [pc, #460]	@ (8001d80 <HAL_PCD_Init+0x1e4>)
 8001bb2:	5c9b      	ldrb	r3, [r3, r2]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d108      	bne.n	8001bcc <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	23a4      	movs	r3, #164	@ 0xa4
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	f007 fd1e 	bl	8009608 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a6c      	ldr	r2, [pc, #432]	@ (8001d80 <HAL_PCD_Init+0x1e4>)
 8001bd0:	2103      	movs	r1, #3
 8001bd2:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f003 feb1 	bl	8005940 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bde:	230f      	movs	r3, #15
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	2200      	movs	r2, #0
 8001be4:	701a      	strb	r2, [r3, #0]
 8001be6:	e047      	b.n	8001c78 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001be8:	200f      	movs	r0, #15
 8001bea:	183b      	adds	r3, r7, r0
 8001bec:	781a      	ldrb	r2, [r3, #0]
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	0013      	movs	r3, r2
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	189b      	adds	r3, r3, r2
 8001bf6:	00db      	lsls	r3, r3, #3
 8001bf8:	18cb      	adds	r3, r1, r3
 8001bfa:	3311      	adds	r3, #17
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001c00:	183b      	adds	r3, r7, r0
 8001c02:	781a      	ldrb	r2, [r3, #0]
 8001c04:	6879      	ldr	r1, [r7, #4]
 8001c06:	0013      	movs	r3, r2
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	189b      	adds	r3, r3, r2
 8001c0c:	00db      	lsls	r3, r3, #3
 8001c0e:	18cb      	adds	r3, r1, r3
 8001c10:	3310      	adds	r3, #16
 8001c12:	183a      	adds	r2, r7, r0
 8001c14:	7812      	ldrb	r2, [r2, #0]
 8001c16:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c18:	183b      	adds	r3, r7, r0
 8001c1a:	781a      	ldrb	r2, [r3, #0]
 8001c1c:	6879      	ldr	r1, [r7, #4]
 8001c1e:	0013      	movs	r3, r2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	189b      	adds	r3, r3, r2
 8001c24:	00db      	lsls	r3, r3, #3
 8001c26:	18cb      	adds	r3, r1, r3
 8001c28:	3313      	adds	r3, #19
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001c2e:	183b      	adds	r3, r7, r0
 8001c30:	781a      	ldrb	r2, [r3, #0]
 8001c32:	6879      	ldr	r1, [r7, #4]
 8001c34:	0013      	movs	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	189b      	adds	r3, r3, r2
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	18cb      	adds	r3, r1, r3
 8001c3e:	3320      	adds	r3, #32
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c44:	183b      	adds	r3, r7, r0
 8001c46:	781a      	ldrb	r2, [r3, #0]
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	0013      	movs	r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	189b      	adds	r3, r3, r2
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	18cb      	adds	r3, r1, r3
 8001c54:	3324      	adds	r3, #36	@ 0x24
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001c5a:	183b      	adds	r3, r7, r0
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	1c5a      	adds	r2, r3, #1
 8001c62:	0013      	movs	r3, r2
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	189b      	adds	r3, r3, r2
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c6e:	183b      	adds	r3, r7, r0
 8001c70:	781a      	ldrb	r2, [r3, #0]
 8001c72:	183b      	adds	r3, r7, r0
 8001c74:	3201      	adds	r2, #1
 8001c76:	701a      	strb	r2, [r3, #0]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	791b      	ldrb	r3, [r3, #4]
 8001c7c:	210f      	movs	r1, #15
 8001c7e:	187a      	adds	r2, r7, r1
 8001c80:	7812      	ldrb	r2, [r2, #0]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d3b0      	bcc.n	8001be8 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c86:	187b      	adds	r3, r7, r1
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
 8001c8c:	e056      	b.n	8001d3c <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001c8e:	240f      	movs	r4, #15
 8001c90:	193b      	adds	r3, r7, r4
 8001c92:	781a      	ldrb	r2, [r3, #0]
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	2352      	movs	r3, #82	@ 0x52
 8001c98:	33ff      	adds	r3, #255	@ 0xff
 8001c9a:	0019      	movs	r1, r3
 8001c9c:	0013      	movs	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	189b      	adds	r3, r3, r2
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	18c3      	adds	r3, r0, r3
 8001ca6:	185b      	adds	r3, r3, r1
 8001ca8:	2200      	movs	r2, #0
 8001caa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001cac:	193b      	adds	r3, r7, r4
 8001cae:	781a      	ldrb	r2, [r3, #0]
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	23a8      	movs	r3, #168	@ 0xa8
 8001cb4:	0059      	lsls	r1, r3, #1
 8001cb6:	0013      	movs	r3, r2
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	189b      	adds	r3, r3, r2
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	18c3      	adds	r3, r0, r3
 8001cc0:	185b      	adds	r3, r3, r1
 8001cc2:	193a      	adds	r2, r7, r4
 8001cc4:	7812      	ldrb	r2, [r2, #0]
 8001cc6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001cc8:	193b      	adds	r3, r7, r4
 8001cca:	781a      	ldrb	r2, [r3, #0]
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	2354      	movs	r3, #84	@ 0x54
 8001cd0:	33ff      	adds	r3, #255	@ 0xff
 8001cd2:	0019      	movs	r1, r3
 8001cd4:	0013      	movs	r3, r2
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	189b      	adds	r3, r3, r2
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	18c3      	adds	r3, r0, r3
 8001cde:	185b      	adds	r3, r3, r1
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ce4:	193b      	adds	r3, r7, r4
 8001ce6:	781a      	ldrb	r2, [r3, #0]
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	23b0      	movs	r3, #176	@ 0xb0
 8001cec:	0059      	lsls	r1, r3, #1
 8001cee:	0013      	movs	r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	189b      	adds	r3, r3, r2
 8001cf4:	00db      	lsls	r3, r3, #3
 8001cf6:	18c3      	adds	r3, r0, r3
 8001cf8:	185b      	adds	r3, r3, r1
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001cfe:	193b      	adds	r3, r7, r4
 8001d00:	781a      	ldrb	r2, [r3, #0]
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	23b2      	movs	r3, #178	@ 0xb2
 8001d06:	0059      	lsls	r1, r3, #1
 8001d08:	0013      	movs	r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	189b      	adds	r3, r3, r2
 8001d0e:	00db      	lsls	r3, r3, #3
 8001d10:	18c3      	adds	r3, r0, r3
 8001d12:	185b      	adds	r3, r3, r1
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001d18:	193b      	adds	r3, r7, r4
 8001d1a:	781a      	ldrb	r2, [r3, #0]
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	23b4      	movs	r3, #180	@ 0xb4
 8001d20:	0059      	lsls	r1, r3, #1
 8001d22:	0013      	movs	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	189b      	adds	r3, r3, r2
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	18c3      	adds	r3, r0, r3
 8001d2c:	185b      	adds	r3, r3, r1
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d32:	193b      	adds	r3, r7, r4
 8001d34:	781a      	ldrb	r2, [r3, #0]
 8001d36:	193b      	adds	r3, r7, r4
 8001d38:	3201      	adds	r2, #1
 8001d3a:	701a      	strb	r2, [r3, #0]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	791b      	ldrb	r3, [r3, #4]
 8001d40:	220f      	movs	r2, #15
 8001d42:	18ba      	adds	r2, r7, r2
 8001d44:	7812      	ldrb	r2, [r2, #0]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d3a1      	bcc.n	8001c8e <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6818      	ldr	r0, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6859      	ldr	r1, [r3, #4]
 8001d52:	689a      	ldr	r2, [r3, #8]
 8001d54:	f003 fe0e 	bl	8005974 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a07      	ldr	r2, [pc, #28]	@ (8001d80 <HAL_PCD_Init+0x1e4>)
 8001d62:	2101      	movs	r1, #1
 8001d64:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	7a9b      	ldrb	r3, [r3, #10]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d103      	bne.n	8001d76 <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	0018      	movs	r0, r3
 8001d72:	f001 fd07 	bl	8003784 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	0018      	movs	r0, r3
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	b005      	add	sp, #20
 8001d7e:	bd90      	pop	{r4, r7, pc}
 8001d80:	00000291 	.word	0x00000291

08001d84 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	23a4      	movs	r3, #164	@ 0xa4
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	5cd3      	ldrb	r3, [r2, r3]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d101      	bne.n	8001d9c <HAL_PCD_Start+0x18>
 8001d98:	2302      	movs	r3, #2
 8001d9a:	e014      	b.n	8001dc6 <HAL_PCD_Start+0x42>
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	23a4      	movs	r3, #164	@ 0xa4
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	2101      	movs	r1, #1
 8001da4:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	0018      	movs	r0, r3
 8001dac:	f003 fdb2 	bl	8005914 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	0018      	movs	r0, r3
 8001db6:	f005 fda7 	bl	8007908 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	23a4      	movs	r3, #164	@ 0xa4
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	b002      	add	sp, #8
 8001dcc:	bd80      	pop	{r7, pc}
	...

08001dd0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f005 fda9 	bl	8007934 <USB_ReadInterrupts>
 8001de2:	0003      	movs	r3, r0
 8001de4:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	2380      	movs	r3, #128	@ 0x80
 8001dea:	021b      	lsls	r3, r3, #8
 8001dec:	4013      	ands	r3, r2
 8001dee:	d004      	beq.n	8001dfa <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	0018      	movs	r0, r3
 8001df4:	f000 fb48 	bl	8002488 <PCD_EP_ISR_Handler>

    return;
 8001df8:	e11d      	b.n	8002036 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001dfa:	68fa      	ldr	r2, [r7, #12]
 8001dfc:	2380      	movs	r3, #128	@ 0x80
 8001dfe:	00db      	lsls	r3, r3, #3
 8001e00:	4013      	ands	r3, r2
 8001e02:	d015      	beq.n	8001e30 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2244      	movs	r2, #68	@ 0x44
 8001e0a:	5a9b      	ldrh	r3, [r3, r2]
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	498a      	ldr	r1, [pc, #552]	@ (800203c <HAL_PCD_IRQHandler+0x26c>)
 8001e14:	400a      	ands	r2, r1
 8001e16:	b291      	uxth	r1, r2
 8001e18:	2244      	movs	r2, #68	@ 0x44
 8001e1a:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	0018      	movs	r0, r3
 8001e20:	f007 fc7d 	bl	800971e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2100      	movs	r1, #0
 8001e28:	0018      	movs	r0, r3
 8001e2a:	f000 f915 	bl	8002058 <HAL_PCD_SetAddress>

    return;
 8001e2e:	e102      	b.n	8002036 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001e30:	68fa      	ldr	r2, [r7, #12]
 8001e32:	2380      	movs	r3, #128	@ 0x80
 8001e34:	01db      	lsls	r3, r3, #7
 8001e36:	4013      	ands	r3, r2
 8001e38:	d00c      	beq.n	8001e54 <HAL_PCD_IRQHandler+0x84>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2244      	movs	r2, #68	@ 0x44
 8001e40:	5a9b      	ldrh	r3, [r3, r2]
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	497d      	ldr	r1, [pc, #500]	@ (8002040 <HAL_PCD_IRQHandler+0x270>)
 8001e4a:	400a      	ands	r2, r1
 8001e4c:	b291      	uxth	r1, r2
 8001e4e:	2244      	movs	r2, #68	@ 0x44
 8001e50:	5299      	strh	r1, [r3, r2]

    return;
 8001e52:	e0f0      	b.n	8002036 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	2380      	movs	r3, #128	@ 0x80
 8001e58:	019b      	lsls	r3, r3, #6
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d00c      	beq.n	8001e78 <HAL_PCD_IRQHandler+0xa8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2244      	movs	r2, #68	@ 0x44
 8001e64:	5a9b      	ldrh	r3, [r3, r2]
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4975      	ldr	r1, [pc, #468]	@ (8002044 <HAL_PCD_IRQHandler+0x274>)
 8001e6e:	400a      	ands	r2, r1
 8001e70:	b291      	uxth	r1, r2
 8001e72:	2244      	movs	r2, #68	@ 0x44
 8001e74:	5299      	strh	r1, [r3, r2]

    return;
 8001e76:	e0de      	b.n	8002036 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	2380      	movs	r3, #128	@ 0x80
 8001e7c:	015b      	lsls	r3, r3, #5
 8001e7e:	4013      	ands	r3, r2
 8001e80:	d038      	beq.n	8001ef4 <HAL_PCD_IRQHandler+0x124>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2240      	movs	r2, #64	@ 0x40
 8001e88:	5a9b      	ldrh	r3, [r3, r2]
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2104      	movs	r1, #4
 8001e92:	438a      	bics	r2, r1
 8001e94:	b291      	uxth	r1, r2
 8001e96:	2240      	movs	r2, #64	@ 0x40
 8001e98:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2240      	movs	r2, #64	@ 0x40
 8001ea0:	5a9b      	ldrh	r3, [r3, r2]
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2108      	movs	r1, #8
 8001eaa:	438a      	bics	r2, r1
 8001eac:	b291      	uxth	r1, r2
 8001eae:	2240      	movs	r2, #64	@ 0x40
 8001eb0:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	23b2      	movs	r3, #178	@ 0xb2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	5cd3      	ldrb	r3, [r2, r3]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d109      	bne.n	8001ed2 <HAL_PCD_IRQHandler+0x102>
    {
      hpcd->LPM_State = LPM_L0;
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	23b2      	movs	r3, #178	@ 0xb2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2100      	movs	r1, #0
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f001 fc83 	bl	80037d8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	f007 fc63 	bl	80097a0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2244      	movs	r2, #68	@ 0x44
 8001ee0:	5a9b      	ldrh	r3, [r3, r2]
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4957      	ldr	r1, [pc, #348]	@ (8002048 <HAL_PCD_IRQHandler+0x278>)
 8001eea:	400a      	ands	r2, r1
 8001eec:	b291      	uxth	r1, r2
 8001eee:	2244      	movs	r2, #68	@ 0x44
 8001ef0:	5299      	strh	r1, [r3, r2]

    return;
 8001ef2:	e0a0      	b.n	8002036 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001ef4:	68fa      	ldr	r2, [r7, #12]
 8001ef6:	2380      	movs	r3, #128	@ 0x80
 8001ef8:	011b      	lsls	r3, r3, #4
 8001efa:	4013      	ands	r3, r2
 8001efc:	d028      	beq.n	8001f50 <HAL_PCD_IRQHandler+0x180>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2240      	movs	r2, #64	@ 0x40
 8001f04:	5a9b      	ldrh	r3, [r3, r2]
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2108      	movs	r1, #8
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	b291      	uxth	r1, r2
 8001f12:	2240      	movs	r2, #64	@ 0x40
 8001f14:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2244      	movs	r2, #68	@ 0x44
 8001f1c:	5a9b      	ldrh	r3, [r3, r2]
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4949      	ldr	r1, [pc, #292]	@ (800204c <HAL_PCD_IRQHandler+0x27c>)
 8001f26:	400a      	ands	r2, r1
 8001f28:	b291      	uxth	r1, r2
 8001f2a:	2244      	movs	r2, #68	@ 0x44
 8001f2c:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2240      	movs	r2, #64	@ 0x40
 8001f34:	5a9b      	ldrh	r3, [r3, r2]
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2104      	movs	r1, #4
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	b291      	uxth	r1, r2
 8001f42:	2240      	movs	r2, #64	@ 0x40
 8001f44:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	0018      	movs	r0, r3
 8001f4a:	f007 fc0d 	bl	8009768 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001f4e:	e072      	b.n	8002036 <HAL_PCD_IRQHandler+0x266>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2280      	movs	r2, #128	@ 0x80
 8001f54:	4013      	ands	r3, r2
 8001f56:	d046      	beq.n	8001fe6 <HAL_PCD_IRQHandler+0x216>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2244      	movs	r2, #68	@ 0x44
 8001f5e:	5a9b      	ldrh	r3, [r3, r2]
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2180      	movs	r1, #128	@ 0x80
 8001f68:	438a      	bics	r2, r1
 8001f6a:	b291      	uxth	r1, r2
 8001f6c:	2244      	movs	r2, #68	@ 0x44
 8001f6e:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	23b2      	movs	r3, #178	@ 0xb2
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	5cd3      	ldrb	r3, [r2, r3]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d12f      	bne.n	8001fdc <HAL_PCD_IRQHandler+0x20c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2240      	movs	r2, #64	@ 0x40
 8001f82:	5a9b      	ldrh	r3, [r3, r2]
 8001f84:	b29a      	uxth	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	b291      	uxth	r1, r2
 8001f90:	2240      	movs	r2, #64	@ 0x40
 8001f92:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2240      	movs	r2, #64	@ 0x40
 8001f9a:	5a9b      	ldrh	r3, [r3, r2]
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2108      	movs	r1, #8
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	b291      	uxth	r1, r2
 8001fa8:	2240      	movs	r2, #64	@ 0x40
 8001faa:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	23b2      	movs	r3, #178	@ 0xb2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	2101      	movs	r1, #1
 8001fb4:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2254      	movs	r2, #84	@ 0x54
 8001fbc:	5a9b      	ldrh	r3, [r3, r2]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	089b      	lsrs	r3, r3, #2
 8001fc2:	223c      	movs	r2, #60	@ 0x3c
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	0019      	movs	r1, r3
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	23b3      	movs	r3, #179	@ 0xb3
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2101      	movs	r1, #1
 8001fd4:	0018      	movs	r0, r3
 8001fd6:	f001 fbff 	bl	80037d8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001fda:	e02c      	b.n	8002036 <HAL_PCD_IRQHandler+0x266>
      HAL_PCD_SuspendCallback(hpcd);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f007 fbc2 	bl	8009768 <HAL_PCD_SuspendCallback>
    return;
 8001fe4:	e027      	b.n	8002036 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	2380      	movs	r3, #128	@ 0x80
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	4013      	ands	r3, r2
 8001fee:	d010      	beq.n	8002012 <HAL_PCD_IRQHandler+0x242>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2244      	movs	r2, #68	@ 0x44
 8001ff6:	5a9b      	ldrh	r3, [r3, r2]
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4914      	ldr	r1, [pc, #80]	@ (8002050 <HAL_PCD_IRQHandler+0x280>)
 8002000:	400a      	ands	r2, r1
 8002002:	b291      	uxth	r1, r2
 8002004:	2244      	movs	r2, #68	@ 0x44
 8002006:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	0018      	movs	r0, r3
 800200c:	f007 fb78 	bl	8009700 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002010:	e011      	b.n	8002036 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	4013      	ands	r3, r2
 800201a:	d00c      	beq.n	8002036 <HAL_PCD_IRQHandler+0x266>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2244      	movs	r2, #68	@ 0x44
 8002022:	5a9b      	ldrh	r3, [r3, r2]
 8002024:	b29a      	uxth	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	490a      	ldr	r1, [pc, #40]	@ (8002054 <HAL_PCD_IRQHandler+0x284>)
 800202c:	400a      	ands	r2, r1
 800202e:	b291      	uxth	r1, r2
 8002030:	2244      	movs	r2, #68	@ 0x44
 8002032:	5299      	strh	r1, [r3, r2]

    return;
 8002034:	46c0      	nop			@ (mov r8, r8)
  }
}
 8002036:	46bd      	mov	sp, r7
 8002038:	b004      	add	sp, #16
 800203a:	bd80      	pop	{r7, pc}
 800203c:	fffffbff 	.word	0xfffffbff
 8002040:	ffffbfff 	.word	0xffffbfff
 8002044:	ffffdfff 	.word	0xffffdfff
 8002048:	ffffefff 	.word	0xffffefff
 800204c:	fffff7ff 	.word	0xfffff7ff
 8002050:	fffffdff 	.word	0xfffffdff
 8002054:	fffffeff 	.word	0xfffffeff

08002058 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	000a      	movs	r2, r1
 8002062:	1cfb      	adds	r3, r7, #3
 8002064:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	23a4      	movs	r3, #164	@ 0xa4
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	5cd3      	ldrb	r3, [r2, r3]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_PCD_SetAddress+0x1e>
 8002072:	2302      	movs	r3, #2
 8002074:	e016      	b.n	80020a4 <HAL_PCD_SetAddress+0x4c>
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	23a4      	movs	r3, #164	@ 0xa4
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	2101      	movs	r1, #1
 800207e:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	1cfa      	adds	r2, r7, #3
 8002084:	7812      	ldrb	r2, [r2, #0]
 8002086:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	1cfb      	adds	r3, r7, #3
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	0019      	movs	r1, r3
 8002092:	0010      	movs	r0, r2
 8002094:	f005 fc24 	bl	80078e0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	23a4      	movs	r3, #164	@ 0xa4
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	2100      	movs	r1, #0
 80020a0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	0018      	movs	r0, r3
 80020a6:	46bd      	mov	sp, r7
 80020a8:	b002      	add	sp, #8
 80020aa:	bd80      	pop	{r7, pc}

080020ac <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80020ac:	b590      	push	{r4, r7, lr}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	000c      	movs	r4, r1
 80020b6:	0010      	movs	r0, r2
 80020b8:	0019      	movs	r1, r3
 80020ba:	1cfb      	adds	r3, r7, #3
 80020bc:	1c22      	adds	r2, r4, #0
 80020be:	701a      	strb	r2, [r3, #0]
 80020c0:	003b      	movs	r3, r7
 80020c2:	1c02      	adds	r2, r0, #0
 80020c4:	801a      	strh	r2, [r3, #0]
 80020c6:	1cbb      	adds	r3, r7, #2
 80020c8:	1c0a      	adds	r2, r1, #0
 80020ca:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 80020cc:	230b      	movs	r3, #11
 80020ce:	18fb      	adds	r3, r7, r3
 80020d0:	2200      	movs	r2, #0
 80020d2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80020d4:	1cfb      	adds	r3, r7, #3
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	b25b      	sxtb	r3, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	da0f      	bge.n	80020fe <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020de:	1cfb      	adds	r3, r7, #3
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2207      	movs	r2, #7
 80020e4:	401a      	ands	r2, r3
 80020e6:	0013      	movs	r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	189b      	adds	r3, r3, r2
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	3310      	adds	r3, #16
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	18d3      	adds	r3, r2, r3
 80020f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2201      	movs	r2, #1
 80020fa:	705a      	strb	r2, [r3, #1]
 80020fc:	e00f      	b.n	800211e <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020fe:	1cfb      	adds	r3, r7, #3
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2207      	movs	r2, #7
 8002104:	401a      	ands	r2, r3
 8002106:	0013      	movs	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	189b      	adds	r3, r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	3351      	adds	r3, #81	@ 0x51
 8002110:	33ff      	adds	r3, #255	@ 0xff
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	18d3      	adds	r3, r2, r3
 8002116:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2200      	movs	r2, #0
 800211c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800211e:	1cfb      	adds	r3, r7, #3
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2207      	movs	r2, #7
 8002124:	4013      	ands	r3, r2
 8002126:	b2da      	uxtb	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800212c:	003b      	movs	r3, r7
 800212e:	881a      	ldrh	r2, [r3, #0]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	1cba      	adds	r2, r7, #2
 8002138:	7812      	ldrb	r2, [r2, #0]
 800213a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800213c:	1cbb      	adds	r3, r7, #2
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b02      	cmp	r3, #2
 8002142:	d102      	bne.n	800214a <HAL_PCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0U;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	23a4      	movs	r3, #164	@ 0xa4
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	5cd3      	ldrb	r3, [r2, r3]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d101      	bne.n	800215a <HAL_PCD_EP_Open+0xae>
 8002156:	2302      	movs	r3, #2
 8002158:	e013      	b.n	8002182 <HAL_PCD_EP_Open+0xd6>
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	23a4      	movs	r3, #164	@ 0xa4
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	2101      	movs	r1, #1
 8002162:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	0011      	movs	r1, r2
 800216c:	0018      	movs	r0, r3
 800216e:	f003 fc1d 	bl	80059ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	23a4      	movs	r3, #164	@ 0xa4
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	2100      	movs	r1, #0
 800217a:	54d1      	strb	r1, [r2, r3]

  return ret;
 800217c:	230b      	movs	r3, #11
 800217e:	18fb      	adds	r3, r7, r3
 8002180:	781b      	ldrb	r3, [r3, #0]
}
 8002182:	0018      	movs	r0, r3
 8002184:	46bd      	mov	sp, r7
 8002186:	b005      	add	sp, #20
 8002188:	bd90      	pop	{r4, r7, pc}

0800218a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b084      	sub	sp, #16
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
 8002192:	000a      	movs	r2, r1
 8002194:	1cfb      	adds	r3, r7, #3
 8002196:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002198:	1cfb      	adds	r3, r7, #3
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	b25b      	sxtb	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	da0f      	bge.n	80021c2 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021a2:	1cfb      	adds	r3, r7, #3
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	2207      	movs	r2, #7
 80021a8:	401a      	ands	r2, r3
 80021aa:	0013      	movs	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	189b      	adds	r3, r3, r2
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	3310      	adds	r3, #16
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	18d3      	adds	r3, r2, r3
 80021b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2201      	movs	r2, #1
 80021be:	705a      	strb	r2, [r3, #1]
 80021c0:	e00f      	b.n	80021e2 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021c2:	1cfb      	adds	r3, r7, #3
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	2207      	movs	r2, #7
 80021c8:	401a      	ands	r2, r3
 80021ca:	0013      	movs	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	189b      	adds	r3, r3, r2
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	3351      	adds	r3, #81	@ 0x51
 80021d4:	33ff      	adds	r3, #255	@ 0xff
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	18d3      	adds	r3, r2, r3
 80021da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80021e2:	1cfb      	adds	r3, r7, #3
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	2207      	movs	r2, #7
 80021e8:	4013      	ands	r3, r2
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	23a4      	movs	r3, #164	@ 0xa4
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	5cd3      	ldrb	r3, [r2, r3]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d101      	bne.n	8002200 <HAL_PCD_EP_Close+0x76>
 80021fc:	2302      	movs	r3, #2
 80021fe:	e011      	b.n	8002224 <HAL_PCD_EP_Close+0x9a>
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	23a4      	movs	r3, #164	@ 0xa4
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	2101      	movs	r1, #1
 8002208:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68fa      	ldr	r2, [r7, #12]
 8002210:	0011      	movs	r1, r2
 8002212:	0018      	movs	r0, r3
 8002214:	f003 ff72 	bl	80060fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	23a4      	movs	r3, #164	@ 0xa4
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	2100      	movs	r1, #0
 8002220:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	0018      	movs	r0, r3
 8002226:	46bd      	mov	sp, r7
 8002228:	b004      	add	sp, #16
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	607a      	str	r2, [r7, #4]
 8002236:	603b      	str	r3, [r7, #0]
 8002238:	200b      	movs	r0, #11
 800223a:	183b      	adds	r3, r7, r0
 800223c:	1c0a      	adds	r2, r1, #0
 800223e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002240:	0001      	movs	r1, r0
 8002242:	187b      	adds	r3, r7, r1
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2207      	movs	r2, #7
 8002248:	401a      	ands	r2, r3
 800224a:	0013      	movs	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	189b      	adds	r3, r3, r2
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	3351      	adds	r3, #81	@ 0x51
 8002254:	33ff      	adds	r3, #255	@ 0xff
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	18d3      	adds	r3, r2, r3
 800225a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	683a      	ldr	r2, [r7, #0]
 8002266:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	2200      	movs	r2, #0
 800226c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	2200      	movs	r2, #0
 8002272:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002274:	187b      	adds	r3, r7, r1
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2207      	movs	r2, #7
 800227a:	4013      	ands	r3, r2
 800227c:	b2da      	uxtb	r2, r3
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	0011      	movs	r1, r2
 800228a:	0018      	movs	r0, r3
 800228c:	f004 f8f6 	bl	800647c <USB_EPStartXfer>

  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	0018      	movs	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	b006      	add	sp, #24
 8002298:	bd80      	pop	{r7, pc}

0800229a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b086      	sub	sp, #24
 800229e:	af00      	add	r7, sp, #0
 80022a0:	60f8      	str	r0, [r7, #12]
 80022a2:	607a      	str	r2, [r7, #4]
 80022a4:	603b      	str	r3, [r7, #0]
 80022a6:	200b      	movs	r0, #11
 80022a8:	183b      	adds	r3, r7, r0
 80022aa:	1c0a      	adds	r2, r1, #0
 80022ac:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022ae:	183b      	adds	r3, r7, r0
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	2207      	movs	r2, #7
 80022b4:	401a      	ands	r2, r3
 80022b6:	0013      	movs	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	189b      	adds	r3, r3, r2
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	3310      	adds	r3, #16
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	18d3      	adds	r3, r2, r3
 80022c4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	683a      	ldr	r2, [r7, #0]
 80022d0:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	2224      	movs	r2, #36	@ 0x24
 80022d6:	2101      	movs	r1, #1
 80022d8:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	2200      	movs	r2, #0
 80022e4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	2201      	movs	r2, #1
 80022ea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022ec:	183b      	adds	r3, r7, r0
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	2207      	movs	r2, #7
 80022f2:	4013      	ands	r3, r2
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	697a      	ldr	r2, [r7, #20]
 8002300:	0011      	movs	r1, r2
 8002302:	0018      	movs	r0, r3
 8002304:	f004 f8ba 	bl	800647c <USB_EPStartXfer>

  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	0018      	movs	r0, r3
 800230c:	46bd      	mov	sp, r7
 800230e:	b006      	add	sp, #24
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b084      	sub	sp, #16
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
 800231a:	000a      	movs	r2, r1
 800231c:	1cfb      	adds	r3, r7, #3
 800231e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002320:	1cfb      	adds	r3, r7, #3
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	2207      	movs	r2, #7
 8002326:	4013      	ands	r3, r2
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	7912      	ldrb	r2, [r2, #4]
 800232c:	4293      	cmp	r3, r2
 800232e:	d901      	bls.n	8002334 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e046      	b.n	80023c2 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002334:	1cfb      	adds	r3, r7, #3
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	b25b      	sxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	da0f      	bge.n	800235e <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800233e:	1cfb      	adds	r3, r7, #3
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	2207      	movs	r2, #7
 8002344:	401a      	ands	r2, r3
 8002346:	0013      	movs	r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	189b      	adds	r3, r3, r2
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	3310      	adds	r3, #16
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	18d3      	adds	r3, r2, r3
 8002354:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2201      	movs	r2, #1
 800235a:	705a      	strb	r2, [r3, #1]
 800235c:	e00d      	b.n	800237a <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800235e:	1cfb      	adds	r3, r7, #3
 8002360:	781a      	ldrb	r2, [r3, #0]
 8002362:	0013      	movs	r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	189b      	adds	r3, r3, r2
 8002368:	00db      	lsls	r3, r3, #3
 800236a:	3351      	adds	r3, #81	@ 0x51
 800236c:	33ff      	adds	r3, #255	@ 0xff
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	18d3      	adds	r3, r2, r3
 8002372:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2200      	movs	r2, #0
 8002378:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2201      	movs	r2, #1
 800237e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002380:	1cfb      	adds	r3, r7, #3
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2207      	movs	r2, #7
 8002386:	4013      	ands	r3, r2
 8002388:	b2da      	uxtb	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	23a4      	movs	r3, #164	@ 0xa4
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	5cd3      	ldrb	r3, [r2, r3]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d101      	bne.n	800239e <HAL_PCD_EP_SetStall+0x8c>
 800239a:	2302      	movs	r3, #2
 800239c:	e011      	b.n	80023c2 <HAL_PCD_EP_SetStall+0xb0>
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	23a4      	movs	r3, #164	@ 0xa4
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	2101      	movs	r1, #1
 80023a6:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	0011      	movs	r1, r2
 80023b0:	0018      	movs	r0, r3
 80023b2:	f005 f993 	bl	80076dc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	23a4      	movs	r3, #164	@ 0xa4
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	2100      	movs	r1, #0
 80023be:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	0018      	movs	r0, r3
 80023c4:	46bd      	mov	sp, r7
 80023c6:	b004      	add	sp, #16
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b084      	sub	sp, #16
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	000a      	movs	r2, r1
 80023d4:	1cfb      	adds	r3, r7, #3
 80023d6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80023d8:	1cfb      	adds	r3, r7, #3
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	220f      	movs	r2, #15
 80023de:	4013      	ands	r3, r2
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	7912      	ldrb	r2, [r2, #4]
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d901      	bls.n	80023ec <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e048      	b.n	800247e <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80023ec:	1cfb      	adds	r3, r7, #3
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	b25b      	sxtb	r3, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	da0f      	bge.n	8002416 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023f6:	1cfb      	adds	r3, r7, #3
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	2207      	movs	r2, #7
 80023fc:	401a      	ands	r2, r3
 80023fe:	0013      	movs	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	189b      	adds	r3, r3, r2
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	3310      	adds	r3, #16
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	18d3      	adds	r3, r2, r3
 800240c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2201      	movs	r2, #1
 8002412:	705a      	strb	r2, [r3, #1]
 8002414:	e00f      	b.n	8002436 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002416:	1cfb      	adds	r3, r7, #3
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2207      	movs	r2, #7
 800241c:	401a      	ands	r2, r3
 800241e:	0013      	movs	r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	189b      	adds	r3, r3, r2
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	3351      	adds	r3, #81	@ 0x51
 8002428:	33ff      	adds	r3, #255	@ 0xff
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	18d3      	adds	r3, r2, r3
 800242e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2200      	movs	r2, #0
 8002434:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2200      	movs	r2, #0
 800243a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800243c:	1cfb      	adds	r3, r7, #3
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	2207      	movs	r2, #7
 8002442:	4013      	ands	r3, r2
 8002444:	b2da      	uxtb	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	23a4      	movs	r3, #164	@ 0xa4
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	5cd3      	ldrb	r3, [r2, r3]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d101      	bne.n	800245a <HAL_PCD_EP_ClrStall+0x90>
 8002456:	2302      	movs	r3, #2
 8002458:	e011      	b.n	800247e <HAL_PCD_EP_ClrStall+0xb4>
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	23a4      	movs	r3, #164	@ 0xa4
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	2101      	movs	r1, #1
 8002462:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	0011      	movs	r1, r2
 800246c:	0018      	movs	r0, r3
 800246e:	f005 f985 	bl	800777c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	23a4      	movs	r3, #164	@ 0xa4
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	2100      	movs	r1, #0
 800247a:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	0018      	movs	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	b004      	add	sp, #16
 8002484:	bd80      	pop	{r7, pc}
	...

08002488 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002488:	b5b0      	push	{r4, r5, r7, lr}
 800248a:	b096      	sub	sp, #88	@ 0x58
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002490:	f000 fbea 	bl	8002c68 <PCD_EP_ISR_Handler+0x7e0>
  {
    wIstr = hpcd->Instance->ISTR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	2048      	movs	r0, #72	@ 0x48
 800249a:	183b      	adds	r3, r7, r0
 800249c:	2144      	movs	r1, #68	@ 0x44
 800249e:	5a52      	ldrh	r2, [r2, r1]
 80024a0:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80024a2:	183b      	adds	r3, r7, r0
 80024a4:	881b      	ldrh	r3, [r3, #0]
 80024a6:	b2da      	uxtb	r2, r3
 80024a8:	244f      	movs	r4, #79	@ 0x4f
 80024aa:	193b      	adds	r3, r7, r4
 80024ac:	210f      	movs	r1, #15
 80024ae:	400a      	ands	r2, r1
 80024b0:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 80024b2:	193b      	adds	r3, r7, r4
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d000      	beq.n	80024bc <PCD_EP_ISR_Handler+0x34>
 80024ba:	e18d      	b.n	80027d8 <PCD_EP_ISR_Handler+0x350>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80024bc:	183b      	adds	r3, r7, r0
 80024be:	881b      	ldrh	r3, [r3, #0]
 80024c0:	2210      	movs	r2, #16
 80024c2:	4013      	ands	r3, r2
 80024c4:	d152      	bne.n	800256c <PCD_EP_ISR_Handler+0xe4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	881b      	ldrh	r3, [r3, #0]
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	200e      	movs	r0, #14
 80024d0:	183b      	adds	r3, r7, r0
 80024d2:	49ba      	ldr	r1, [pc, #744]	@ (80027bc <PCD_EP_ISR_Handler+0x334>)
 80024d4:	400a      	ands	r2, r1
 80024d6:	801a      	strh	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	183a      	adds	r2, r7, r0
 80024de:	8812      	ldrh	r2, [r2, #0]
 80024e0:	49b7      	ldr	r1, [pc, #732]	@ (80027c0 <PCD_EP_ISR_Handler+0x338>)
 80024e2:	430a      	orrs	r2, r1
 80024e4:	b292      	uxth	r2, r2
 80024e6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3310      	adds	r3, #16
 80024ec:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2250      	movs	r2, #80	@ 0x50
 80024f4:	5a9b      	ldrh	r3, [r3, r2]
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	001a      	movs	r2, r3
 80024fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	00db      	lsls	r3, r3, #3
 8002500:	18d2      	adds	r2, r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	18d3      	adds	r3, r2, r3
 8002508:	4aae      	ldr	r2, [pc, #696]	@ (80027c4 <PCD_EP_ISR_Handler+0x33c>)
 800250a:	4694      	mov	ip, r2
 800250c:	4463      	add	r3, ip
 800250e:	881b      	ldrh	r3, [r3, #0]
 8002510:	059b      	lsls	r3, r3, #22
 8002512:	0d9a      	lsrs	r2, r3, #22
 8002514:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002516:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002518:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800251a:	695a      	ldr	r2, [r3, #20]
 800251c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800251e:	69db      	ldr	r3, [r3, #28]
 8002520:	18d2      	adds	r2, r2, r3
 8002522:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002524:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2100      	movs	r1, #0
 800252a:	0018      	movs	r0, r3
 800252c:	f007 f8ca 	bl	80096c4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	7b1b      	ldrb	r3, [r3, #12]
 8002534:	b2db      	uxtb	r3, r3
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <PCD_EP_ISR_Handler+0xb6>
 800253a:	f000 fb95 	bl	8002c68 <PCD_EP_ISR_Handler+0x7e0>
 800253e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <PCD_EP_ISR_Handler+0xc2>
 8002546:	f000 fb8f 	bl	8002c68 <PCD_EP_ISR_Handler+0x7e0>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	7b1b      	ldrb	r3, [r3, #12]
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2280      	movs	r2, #128	@ 0x80
 8002552:	4252      	negs	r2, r2
 8002554:	4313      	orrs	r3, r2
 8002556:	b2da      	uxtb	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	0011      	movs	r1, r2
 800255e:	224c      	movs	r2, #76	@ 0x4c
 8002560:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	731a      	strb	r2, [r3, #12]
 8002568:	f000 fb7e 	bl	8002c68 <PCD_EP_ISR_Handler+0x7e0>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3351      	adds	r3, #81	@ 0x51
 8002570:	33ff      	adds	r3, #255	@ 0xff
 8002572:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	214c      	movs	r1, #76	@ 0x4c
 800257a:	187b      	adds	r3, r7, r1
 800257c:	8812      	ldrh	r2, [r2, #0]
 800257e:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002580:	187b      	adds	r3, r7, r1
 8002582:	881a      	ldrh	r2, [r3, #0]
 8002584:	2380      	movs	r3, #128	@ 0x80
 8002586:	011b      	lsls	r3, r3, #4
 8002588:	4013      	ands	r3, r2
 800258a:	d037      	beq.n	80025fc <PCD_EP_ISR_Handler+0x174>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2250      	movs	r2, #80	@ 0x50
 8002592:	5a9b      	ldrh	r3, [r3, r2]
 8002594:	b29b      	uxth	r3, r3
 8002596:	001a      	movs	r2, r3
 8002598:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	18d2      	adds	r2, r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	18d3      	adds	r3, r2, r3
 80025a6:	4a88      	ldr	r2, [pc, #544]	@ (80027c8 <PCD_EP_ISR_Handler+0x340>)
 80025a8:	4694      	mov	ip, r2
 80025aa:	4463      	add	r3, ip
 80025ac:	881b      	ldrh	r3, [r3, #0]
 80025ae:	059b      	lsls	r3, r3, #22
 80025b0:	0d9a      	lsrs	r2, r3, #22
 80025b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025b4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6818      	ldr	r0, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	22a6      	movs	r2, #166	@ 0xa6
 80025be:	0092      	lsls	r2, r2, #2
 80025c0:	1899      	adds	r1, r3, r2
 80025c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025c4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80025c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025c8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	f005 fa0a 	bl	80079e4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	2010      	movs	r0, #16
 80025da:	183b      	adds	r3, r7, r0
 80025dc:	497b      	ldr	r1, [pc, #492]	@ (80027cc <PCD_EP_ISR_Handler+0x344>)
 80025de:	400a      	ands	r2, r1
 80025e0:	801a      	strh	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	183a      	adds	r2, r7, r0
 80025e8:	8812      	ldrh	r2, [r2, #0]
 80025ea:	2180      	movs	r1, #128	@ 0x80
 80025ec:	430a      	orrs	r2, r1
 80025ee:	b292      	uxth	r2, r2
 80025f0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	0018      	movs	r0, r3
 80025f6:	f007 f82f 	bl	8009658 <HAL_PCD_SetupStageCallback>
 80025fa:	e335      	b.n	8002c68 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80025fc:	234c      	movs	r3, #76	@ 0x4c
 80025fe:	18fb      	adds	r3, r7, r3
 8002600:	2200      	movs	r2, #0
 8002602:	5e9b      	ldrsh	r3, [r3, r2]
 8002604:	2b00      	cmp	r3, #0
 8002606:	db00      	blt.n	800260a <PCD_EP_ISR_Handler+0x182>
 8002608:	e32e      	b.n	8002c68 <PCD_EP_ISR_Handler+0x7e0>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	881b      	ldrh	r3, [r3, #0]
 8002610:	b29a      	uxth	r2, r3
 8002612:	201e      	movs	r0, #30
 8002614:	183b      	adds	r3, r7, r0
 8002616:	496d      	ldr	r1, [pc, #436]	@ (80027cc <PCD_EP_ISR_Handler+0x344>)
 8002618:	400a      	ands	r2, r1
 800261a:	801a      	strh	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	183a      	adds	r2, r7, r0
 8002622:	8812      	ldrh	r2, [r2, #0]
 8002624:	2180      	movs	r1, #128	@ 0x80
 8002626:	430a      	orrs	r2, r1
 8002628:	b292      	uxth	r2, r2
 800262a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2250      	movs	r2, #80	@ 0x50
 8002632:	5a9b      	ldrh	r3, [r3, r2]
 8002634:	b29b      	uxth	r3, r3
 8002636:	001a      	movs	r2, r3
 8002638:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	00db      	lsls	r3, r3, #3
 800263e:	18d2      	adds	r2, r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	18d3      	adds	r3, r2, r3
 8002646:	4a60      	ldr	r2, [pc, #384]	@ (80027c8 <PCD_EP_ISR_Handler+0x340>)
 8002648:	4694      	mov	ip, r2
 800264a:	4463      	add	r3, ip
 800264c:	881b      	ldrh	r3, [r3, #0]
 800264e:	059b      	lsls	r3, r3, #22
 8002650:	0d9a      	lsrs	r2, r3, #22
 8002652:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002654:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002656:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d01a      	beq.n	8002694 <PCD_EP_ISR_Handler+0x20c>
 800265e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002660:	695b      	ldr	r3, [r3, #20]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d016      	beq.n	8002694 <PCD_EP_ISR_Handler+0x20c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6818      	ldr	r0, [r3, #0]
 800266a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800266c:	6959      	ldr	r1, [r3, #20]
 800266e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002670:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002672:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002674:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002676:	b29b      	uxth	r3, r3
 8002678:	f005 f9b4 	bl	80079e4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800267c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800267e:	695a      	ldr	r2, [r3, #20]
 8002680:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002682:	69db      	ldr	r3, [r3, #28]
 8002684:	18d2      	adds	r2, r2, r3
 8002686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002688:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2100      	movs	r1, #0
 800268e:	0018      	movs	r0, r3
 8002690:	f006 fff7 	bl	8009682 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	214c      	movs	r1, #76	@ 0x4c
 800269a:	187b      	adds	r3, r7, r1
 800269c:	8812      	ldrh	r2, [r2, #0]
 800269e:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80026a0:	187b      	adds	r3, r7, r1
 80026a2:	881a      	ldrh	r2, [r3, #0]
 80026a4:	2380      	movs	r3, #128	@ 0x80
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	4013      	ands	r3, r2
 80026aa:	d000      	beq.n	80026ae <PCD_EP_ISR_Handler+0x226>
 80026ac:	e2dc      	b.n	8002c68 <PCD_EP_ISR_Handler+0x7e0>
 80026ae:	187b      	adds	r3, r7, r1
 80026b0:	881a      	ldrh	r2, [r3, #0]
 80026b2:	23c0      	movs	r3, #192	@ 0xc0
 80026b4:	019b      	lsls	r3, r3, #6
 80026b6:	401a      	ands	r2, r3
 80026b8:	23c0      	movs	r3, #192	@ 0xc0
 80026ba:	019b      	lsls	r3, r3, #6
 80026bc:	429a      	cmp	r2, r3
 80026be:	d100      	bne.n	80026c2 <PCD_EP_ISR_Handler+0x23a>
 80026c0:	e2d2      	b.n	8002c68 <PCD_EP_ISR_Handler+0x7e0>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	61bb      	str	r3, [r7, #24]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2250      	movs	r2, #80	@ 0x50
 80026ce:	5a9b      	ldrh	r3, [r3, r2]
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	001a      	movs	r2, r3
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	189b      	adds	r3, r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	4a3a      	ldr	r2, [pc, #232]	@ (80027c8 <PCD_EP_ISR_Handler+0x340>)
 80026de:	4694      	mov	ip, r2
 80026e0:	4463      	add	r3, ip
 80026e2:	617b      	str	r3, [r7, #20]
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	881b      	ldrh	r3, [r3, #0]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	059b      	lsls	r3, r3, #22
 80026ec:	0d9b      	lsrs	r3, r3, #22
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	801a      	strh	r2, [r3, #0]
 80026f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d108      	bne.n	800270e <PCD_EP_ISR_Handler+0x286>
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	881b      	ldrh	r3, [r3, #0]
 8002700:	b29b      	uxth	r3, r3
 8002702:	4a2f      	ldr	r2, [pc, #188]	@ (80027c0 <PCD_EP_ISR_Handler+0x338>)
 8002704:	4313      	orrs	r3, r2
 8002706:	b29a      	uxth	r2, r3
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	801a      	strh	r2, [r3, #0]
 800270c:	e035      	b.n	800277a <PCD_EP_ISR_Handler+0x2f2>
 800270e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	2b3e      	cmp	r3, #62	@ 0x3e
 8002714:	d817      	bhi.n	8002746 <PCD_EP_ISR_Handler+0x2be>
 8002716:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	085b      	lsrs	r3, r3, #1
 800271c:	647b      	str	r3, [r7, #68]	@ 0x44
 800271e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	2201      	movs	r2, #1
 8002724:	4013      	ands	r3, r2
 8002726:	d002      	beq.n	800272e <PCD_EP_ISR_Handler+0x2a6>
 8002728:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800272a:	3301      	adds	r3, #1
 800272c:	647b      	str	r3, [r7, #68]	@ 0x44
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	881b      	ldrh	r3, [r3, #0]
 8002732:	b29a      	uxth	r2, r3
 8002734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002736:	b29b      	uxth	r3, r3
 8002738:	029b      	lsls	r3, r3, #10
 800273a:	b29b      	uxth	r3, r3
 800273c:	4313      	orrs	r3, r2
 800273e:	b29a      	uxth	r2, r3
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	801a      	strh	r2, [r3, #0]
 8002744:	e019      	b.n	800277a <PCD_EP_ISR_Handler+0x2f2>
 8002746:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	647b      	str	r3, [r7, #68]	@ 0x44
 800274e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	221f      	movs	r2, #31
 8002754:	4013      	ands	r3, r2
 8002756:	d102      	bne.n	800275e <PCD_EP_ISR_Handler+0x2d6>
 8002758:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800275a:	3b01      	subs	r3, #1
 800275c:	647b      	str	r3, [r7, #68]	@ 0x44
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	b29a      	uxth	r2, r3
 8002764:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002766:	b29b      	uxth	r3, r3
 8002768:	029b      	lsls	r3, r3, #10
 800276a:	b29b      	uxth	r3, r3
 800276c:	4313      	orrs	r3, r2
 800276e:	b29b      	uxth	r3, r3
 8002770:	4a13      	ldr	r2, [pc, #76]	@ (80027c0 <PCD_EP_ISR_Handler+0x338>)
 8002772:	4313      	orrs	r3, r2
 8002774:	b29a      	uxth	r2, r3
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	b29a      	uxth	r2, r3
 8002782:	2012      	movs	r0, #18
 8002784:	183b      	adds	r3, r7, r0
 8002786:	4912      	ldr	r1, [pc, #72]	@ (80027d0 <PCD_EP_ISR_Handler+0x348>)
 8002788:	400a      	ands	r2, r1
 800278a:	801a      	strh	r2, [r3, #0]
 800278c:	183b      	adds	r3, r7, r0
 800278e:	183a      	adds	r2, r7, r0
 8002790:	8812      	ldrh	r2, [r2, #0]
 8002792:	2180      	movs	r1, #128	@ 0x80
 8002794:	0149      	lsls	r1, r1, #5
 8002796:	404a      	eors	r2, r1
 8002798:	801a      	strh	r2, [r3, #0]
 800279a:	183b      	adds	r3, r7, r0
 800279c:	183a      	adds	r2, r7, r0
 800279e:	8812      	ldrh	r2, [r2, #0]
 80027a0:	2180      	movs	r1, #128	@ 0x80
 80027a2:	0189      	lsls	r1, r1, #6
 80027a4:	404a      	eors	r2, r1
 80027a6:	801a      	strh	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	183a      	adds	r2, r7, r0
 80027ae:	8812      	ldrh	r2, [r2, #0]
 80027b0:	4908      	ldr	r1, [pc, #32]	@ (80027d4 <PCD_EP_ISR_Handler+0x34c>)
 80027b2:	430a      	orrs	r2, r1
 80027b4:	b292      	uxth	r2, r2
 80027b6:	801a      	strh	r2, [r3, #0]
 80027b8:	e256      	b.n	8002c68 <PCD_EP_ISR_Handler+0x7e0>
 80027ba:	46c0      	nop			@ (mov r8, r8)
 80027bc:	ffff8f0f 	.word	0xffff8f0f
 80027c0:	ffff8000 	.word	0xffff8000
 80027c4:	00000402 	.word	0x00000402
 80027c8:	00000406 	.word	0x00000406
 80027cc:	00000f8f 	.word	0x00000f8f
 80027d0:	ffffbf8f 	.word	0xffffbf8f
 80027d4:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	001a      	movs	r2, r3
 80027de:	204f      	movs	r0, #79	@ 0x4f
 80027e0:	183b      	adds	r3, r7, r0
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	18d2      	adds	r2, r2, r3
 80027e8:	214c      	movs	r1, #76	@ 0x4c
 80027ea:	187b      	adds	r3, r7, r1
 80027ec:	8812      	ldrh	r2, [r2, #0]
 80027ee:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80027f0:	187b      	adds	r3, r7, r1
 80027f2:	2200      	movs	r2, #0
 80027f4:	5e9b      	ldrsh	r3, [r3, r2]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	db00      	blt.n	80027fc <PCD_EP_ISR_Handler+0x374>
 80027fa:	e0fa      	b.n	80029f2 <PCD_EP_ISR_Handler+0x56a>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	001a      	movs	r2, r3
 8002802:	183b      	adds	r3, r7, r0
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	18d3      	adds	r3, r2, r3
 800280a:	881b      	ldrh	r3, [r3, #0]
 800280c:	b29a      	uxth	r2, r3
 800280e:	244a      	movs	r4, #74	@ 0x4a
 8002810:	193b      	adds	r3, r7, r4
 8002812:	49d1      	ldr	r1, [pc, #836]	@ (8002b58 <PCD_EP_ISR_Handler+0x6d0>)
 8002814:	400a      	ands	r2, r1
 8002816:	801a      	strh	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	001a      	movs	r2, r3
 800281e:	183b      	adds	r3, r7, r0
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	18d3      	adds	r3, r2, r3
 8002826:	193a      	adds	r2, r7, r4
 8002828:	8812      	ldrh	r2, [r2, #0]
 800282a:	2180      	movs	r1, #128	@ 0x80
 800282c:	430a      	orrs	r2, r1
 800282e:	b292      	uxth	r2, r2
 8002830:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002832:	183b      	adds	r3, r7, r0
 8002834:	781a      	ldrb	r2, [r3, #0]
 8002836:	0013      	movs	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	189b      	adds	r3, r3, r2
 800283c:	00db      	lsls	r3, r3, #3
 800283e:	3351      	adds	r3, #81	@ 0x51
 8002840:	33ff      	adds	r3, #255	@ 0xff
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	18d3      	adds	r3, r2, r3
 8002846:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002848:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800284a:	7b1b      	ldrb	r3, [r3, #12]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d125      	bne.n	800289c <PCD_EP_ISR_Handler+0x414>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2250      	movs	r2, #80	@ 0x50
 8002856:	5a9b      	ldrh	r3, [r3, r2]
 8002858:	b29b      	uxth	r3, r3
 800285a:	001a      	movs	r2, r3
 800285c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	18d2      	adds	r2, r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	18d3      	adds	r3, r2, r3
 800286a:	4abc      	ldr	r2, [pc, #752]	@ (8002b5c <PCD_EP_ISR_Handler+0x6d4>)
 800286c:	4694      	mov	ip, r2
 800286e:	4463      	add	r3, ip
 8002870:	881a      	ldrh	r2, [r3, #0]
 8002872:	2450      	movs	r4, #80	@ 0x50
 8002874:	193b      	adds	r3, r7, r4
 8002876:	0592      	lsls	r2, r2, #22
 8002878:	0d92      	lsrs	r2, r2, #22
 800287a:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 800287c:	193b      	adds	r3, r7, r4
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d100      	bne.n	8002886 <PCD_EP_ISR_Handler+0x3fe>
 8002884:	e08d      	b.n	80029a2 <PCD_EP_ISR_Handler+0x51a>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6818      	ldr	r0, [r3, #0]
 800288a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800288c:	6959      	ldr	r1, [r3, #20]
 800288e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002890:	88da      	ldrh	r2, [r3, #6]
 8002892:	193b      	adds	r3, r7, r4
 8002894:	881b      	ldrh	r3, [r3, #0]
 8002896:	f005 f8a5 	bl	80079e4 <USB_ReadPMA>
 800289a:	e082      	b.n	80029a2 <PCD_EP_ISR_Handler+0x51a>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800289c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800289e:	78db      	ldrb	r3, [r3, #3]
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d10c      	bne.n	80028be <PCD_EP_ISR_Handler+0x436>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80028a4:	2350      	movs	r3, #80	@ 0x50
 80028a6:	18fc      	adds	r4, r7, r3
 80028a8:	234c      	movs	r3, #76	@ 0x4c
 80028aa:	18fb      	adds	r3, r7, r3
 80028ac:	881a      	ldrh	r2, [r3, #0]
 80028ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	0018      	movs	r0, r3
 80028b4:	f000 f9ec 	bl	8002c90 <HAL_PCD_EP_DB_Receive>
 80028b8:	0003      	movs	r3, r0
 80028ba:	8023      	strh	r3, [r4, #0]
 80028bc:	e071      	b.n	80029a2 <PCD_EP_ISR_Handler+0x51a>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	001a      	movs	r2, r3
 80028c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	18d3      	adds	r3, r2, r3
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	2052      	movs	r0, #82	@ 0x52
 80028d2:	183b      	adds	r3, r7, r0
 80028d4:	49a2      	ldr	r1, [pc, #648]	@ (8002b60 <PCD_EP_ISR_Handler+0x6d8>)
 80028d6:	400a      	ands	r2, r1
 80028d8:	801a      	strh	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	001a      	movs	r2, r3
 80028e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	18d3      	adds	r3, r2, r3
 80028e8:	183a      	adds	r2, r7, r0
 80028ea:	8812      	ldrh	r2, [r2, #0]
 80028ec:	499d      	ldr	r1, [pc, #628]	@ (8002b64 <PCD_EP_ISR_Handler+0x6dc>)
 80028ee:	430a      	orrs	r2, r1
 80028f0:	b292      	uxth	r2, r2
 80028f2:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	001a      	movs	r2, r3
 80028fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	18d3      	adds	r3, r2, r3
 8002902:	881b      	ldrh	r3, [r3, #0]
 8002904:	b29b      	uxth	r3, r3
 8002906:	001a      	movs	r2, r3
 8002908:	2380      	movs	r3, #128	@ 0x80
 800290a:	01db      	lsls	r3, r3, #7
 800290c:	4013      	ands	r3, r2
 800290e:	d024      	beq.n	800295a <PCD_EP_ISR_Handler+0x4d2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2250      	movs	r2, #80	@ 0x50
 8002916:	5a9b      	ldrh	r3, [r3, r2]
 8002918:	b29b      	uxth	r3, r3
 800291a:	001a      	movs	r2, r3
 800291c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	00db      	lsls	r3, r3, #3
 8002922:	18d2      	adds	r2, r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	18d3      	adds	r3, r2, r3
 800292a:	4a8f      	ldr	r2, [pc, #572]	@ (8002b68 <PCD_EP_ISR_Handler+0x6e0>)
 800292c:	4694      	mov	ip, r2
 800292e:	4463      	add	r3, ip
 8002930:	881a      	ldrh	r2, [r3, #0]
 8002932:	2450      	movs	r4, #80	@ 0x50
 8002934:	193b      	adds	r3, r7, r4
 8002936:	0592      	lsls	r2, r2, #22
 8002938:	0d92      	lsrs	r2, r2, #22
 800293a:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 800293c:	193b      	adds	r3, r7, r4
 800293e:	881b      	ldrh	r3, [r3, #0]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d02e      	beq.n	80029a2 <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6818      	ldr	r0, [r3, #0]
 8002948:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800294a:	6959      	ldr	r1, [r3, #20]
 800294c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800294e:	891a      	ldrh	r2, [r3, #8]
 8002950:	193b      	adds	r3, r7, r4
 8002952:	881b      	ldrh	r3, [r3, #0]
 8002954:	f005 f846 	bl	80079e4 <USB_ReadPMA>
 8002958:	e023      	b.n	80029a2 <PCD_EP_ISR_Handler+0x51a>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2250      	movs	r2, #80	@ 0x50
 8002960:	5a9b      	ldrh	r3, [r3, r2]
 8002962:	b29b      	uxth	r3, r3
 8002964:	001a      	movs	r2, r3
 8002966:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	00db      	lsls	r3, r3, #3
 800296c:	18d2      	adds	r2, r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	18d3      	adds	r3, r2, r3
 8002974:	4a79      	ldr	r2, [pc, #484]	@ (8002b5c <PCD_EP_ISR_Handler+0x6d4>)
 8002976:	4694      	mov	ip, r2
 8002978:	4463      	add	r3, ip
 800297a:	881a      	ldrh	r2, [r3, #0]
 800297c:	2450      	movs	r4, #80	@ 0x50
 800297e:	193b      	adds	r3, r7, r4
 8002980:	0592      	lsls	r2, r2, #22
 8002982:	0d92      	lsrs	r2, r2, #22
 8002984:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8002986:	193b      	adds	r3, r7, r4
 8002988:	881b      	ldrh	r3, [r3, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d009      	beq.n	80029a2 <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6818      	ldr	r0, [r3, #0]
 8002992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002994:	6959      	ldr	r1, [r3, #20]
 8002996:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002998:	895a      	ldrh	r2, [r3, #10]
 800299a:	193b      	adds	r3, r7, r4
 800299c:	881b      	ldrh	r3, [r3, #0]
 800299e:	f005 f821 	bl	80079e4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80029a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029a4:	69da      	ldr	r2, [r3, #28]
 80029a6:	2150      	movs	r1, #80	@ 0x50
 80029a8:	187b      	adds	r3, r7, r1
 80029aa:	881b      	ldrh	r3, [r3, #0]
 80029ac:	18d2      	adds	r2, r2, r3
 80029ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029b0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80029b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029b4:	695a      	ldr	r2, [r3, #20]
 80029b6:	187b      	adds	r3, r7, r1
 80029b8:	881b      	ldrh	r3, [r3, #0]
 80029ba:	18d2      	adds	r2, r2, r3
 80029bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029be:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80029c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d005      	beq.n	80029d4 <PCD_EP_ISR_Handler+0x54c>
 80029c8:	187b      	adds	r3, r7, r1
 80029ca:	881a      	ldrh	r2, [r3, #0]
 80029cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029ce:	691b      	ldr	r3, [r3, #16]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d207      	bcs.n	80029e4 <PCD_EP_ISR_Handler+0x55c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80029d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d6:	781a      	ldrb	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	0011      	movs	r1, r2
 80029dc:	0018      	movs	r0, r3
 80029de:	f006 fe50 	bl	8009682 <HAL_PCD_DataOutStageCallback>
 80029e2:	e006      	b.n	80029f2 <PCD_EP_ISR_Handler+0x56a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80029ea:	0011      	movs	r1, r2
 80029ec:	0018      	movs	r0, r3
 80029ee:	f003 fd45 	bl	800647c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80029f2:	244c      	movs	r4, #76	@ 0x4c
 80029f4:	193b      	adds	r3, r7, r4
 80029f6:	881b      	ldrh	r3, [r3, #0]
 80029f8:	2280      	movs	r2, #128	@ 0x80
 80029fa:	4013      	ands	r3, r2
 80029fc:	d100      	bne.n	8002a00 <PCD_EP_ISR_Handler+0x578>
 80029fe:	e133      	b.n	8002c68 <PCD_EP_ISR_Handler+0x7e0>
      {
        ep = &hpcd->IN_ep[epindex];
 8002a00:	204f      	movs	r0, #79	@ 0x4f
 8002a02:	183b      	adds	r3, r7, r0
 8002a04:	781a      	ldrb	r2, [r3, #0]
 8002a06:	0013      	movs	r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	189b      	adds	r3, r3, r2
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	3310      	adds	r3, #16
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	18d3      	adds	r3, r2, r3
 8002a14:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	001a      	movs	r2, r3
 8002a1c:	183b      	adds	r3, r7, r0
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	18d3      	adds	r3, r2, r3
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	b29a      	uxth	r2, r3
 8002a28:	2542      	movs	r5, #66	@ 0x42
 8002a2a:	197b      	adds	r3, r7, r5
 8002a2c:	494f      	ldr	r1, [pc, #316]	@ (8002b6c <PCD_EP_ISR_Handler+0x6e4>)
 8002a2e:	400a      	ands	r2, r1
 8002a30:	801a      	strh	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	001a      	movs	r2, r3
 8002a38:	183b      	adds	r3, r7, r0
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	18d3      	adds	r3, r2, r3
 8002a40:	197a      	adds	r2, r7, r5
 8002a42:	8812      	ldrh	r2, [r2, #0]
 8002a44:	494a      	ldr	r1, [pc, #296]	@ (8002b70 <PCD_EP_ISR_Handler+0x6e8>)
 8002a46:	430a      	orrs	r2, r1
 8002a48:	b292      	uxth	r2, r2
 8002a4a:	801a      	strh	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002a4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a4e:	78db      	ldrb	r3, [r3, #3]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d000      	beq.n	8002a56 <PCD_EP_ISR_Handler+0x5ce>
 8002a54:	e0af      	b.n	8002bb6 <PCD_EP_ISR_Handler+0x72e>
        {
          ep->xfer_len = 0U;
 8002a56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a58:	2200      	movs	r2, #0
 8002a5a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002a5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a5e:	7b1b      	ldrb	r3, [r3, #12]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d100      	bne.n	8002a66 <PCD_EP_ISR_Handler+0x5de>
 8002a64:	e09f      	b.n	8002ba6 <PCD_EP_ISR_Handler+0x71e>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002a66:	193b      	adds	r3, r7, r4
 8002a68:	881b      	ldrh	r3, [r3, #0]
 8002a6a:	2240      	movs	r2, #64	@ 0x40
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	d046      	beq.n	8002afe <PCD_EP_ISR_Handler+0x676>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a72:	785b      	ldrb	r3, [r3, #1]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d125      	bne.n	8002ac4 <PCD_EP_ISR_Handler+0x63c>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2250      	movs	r2, #80	@ 0x50
 8002a84:	5a9b      	ldrh	r3, [r3, r2]
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	001a      	movs	r2, r3
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8c:	189b      	adds	r3, r3, r2
 8002a8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	00da      	lsls	r2, r3, #3
 8002a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a98:	18d3      	adds	r3, r2, r3
 8002a9a:	4a33      	ldr	r2, [pc, #204]	@ (8002b68 <PCD_EP_ISR_Handler+0x6e0>)
 8002a9c:	4694      	mov	ip, r2
 8002a9e:	4463      	add	r3, ip
 8002aa0:	623b      	str	r3, [r7, #32]
 8002aa2:	6a3b      	ldr	r3, [r7, #32]
 8002aa4:	881b      	ldrh	r3, [r3, #0]
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	059b      	lsls	r3, r3, #22
 8002aaa:	0d9b      	lsrs	r3, r3, #22
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	801a      	strh	r2, [r3, #0]
 8002ab2:	6a3b      	ldr	r3, [r7, #32]
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	4a2d      	ldr	r2, [pc, #180]	@ (8002b70 <PCD_EP_ISR_Handler+0x6e8>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	6a3b      	ldr	r3, [r7, #32]
 8002ac0:	801a      	strh	r2, [r3, #0]
 8002ac2:	e070      	b.n	8002ba6 <PCD_EP_ISR_Handler+0x71e>
 8002ac4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ac6:	785b      	ldrb	r3, [r3, #1]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d16c      	bne.n	8002ba6 <PCD_EP_ISR_Handler+0x71e>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2250      	movs	r2, #80	@ 0x50
 8002ad8:	5a9b      	ldrh	r3, [r3, r2]
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	001a      	movs	r2, r3
 8002ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ae0:	189b      	adds	r3, r3, r2
 8002ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ae4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	00da      	lsls	r2, r3, #3
 8002aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aec:	18d3      	adds	r3, r2, r3
 8002aee:	4a1e      	ldr	r2, [pc, #120]	@ (8002b68 <PCD_EP_ISR_Handler+0x6e0>)
 8002af0:	4694      	mov	ip, r2
 8002af2:	4463      	add	r3, ip
 8002af4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002af8:	2200      	movs	r2, #0
 8002afa:	801a      	strh	r2, [r3, #0]
 8002afc:	e053      	b.n	8002ba6 <PCD_EP_ISR_Handler+0x71e>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b06:	785b      	ldrb	r3, [r3, #1]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d133      	bne.n	8002b74 <PCD_EP_ISR_Handler+0x6ec>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2250      	movs	r2, #80	@ 0x50
 8002b18:	5a9b      	ldrh	r3, [r3, r2]
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	001a      	movs	r2, r3
 8002b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b20:	189b      	adds	r3, r3, r2
 8002b22:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	00da      	lsls	r2, r3, #3
 8002b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b2c:	18d3      	adds	r3, r2, r3
 8002b2e:	4a0b      	ldr	r2, [pc, #44]	@ (8002b5c <PCD_EP_ISR_Handler+0x6d4>)
 8002b30:	4694      	mov	ip, r2
 8002b32:	4463      	add	r3, ip
 8002b34:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b38:	881b      	ldrh	r3, [r3, #0]
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	059b      	lsls	r3, r3, #22
 8002b3e:	0d9b      	lsrs	r3, r3, #22
 8002b40:	b29a      	uxth	r2, r3
 8002b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b44:	801a      	strh	r2, [r3, #0]
 8002b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b48:	881b      	ldrh	r3, [r3, #0]
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	4a08      	ldr	r2, [pc, #32]	@ (8002b70 <PCD_EP_ISR_Handler+0x6e8>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	b29a      	uxth	r2, r3
 8002b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b54:	801a      	strh	r2, [r3, #0]
 8002b56:	e026      	b.n	8002ba6 <PCD_EP_ISR_Handler+0x71e>
 8002b58:	00000f8f 	.word	0x00000f8f
 8002b5c:	00000406 	.word	0x00000406
 8002b60:	ffff8f8f 	.word	0xffff8f8f
 8002b64:	ffff80c0 	.word	0xffff80c0
 8002b68:	00000402 	.word	0x00000402
 8002b6c:	ffff8f0f 	.word	0xffff8f0f
 8002b70:	ffff8000 	.word	0xffff8000
 8002b74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b76:	785b      	ldrb	r3, [r3, #1]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d114      	bne.n	8002ba6 <PCD_EP_ISR_Handler+0x71e>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2250      	movs	r2, #80	@ 0x50
 8002b82:	5a9b      	ldrh	r3, [r3, r2]
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	001a      	movs	r2, r3
 8002b88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b8a:	189b      	adds	r3, r3, r2
 8002b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	00da      	lsls	r2, r3, #3
 8002b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b96:	18d3      	adds	r3, r2, r3
 8002b98:	4a3b      	ldr	r2, [pc, #236]	@ (8002c88 <PCD_EP_ISR_Handler+0x800>)
 8002b9a:	4694      	mov	ip, r2
 8002b9c:	4463      	add	r3, ip
 8002b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002ba6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ba8:	781a      	ldrb	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	0011      	movs	r1, r2
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f006 fd88 	bl	80096c4 <HAL_PCD_DataInStageCallback>
 8002bb4:	e058      	b.n	8002c68 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002bb6:	234c      	movs	r3, #76	@ 0x4c
 8002bb8:	18fb      	adds	r3, r7, r3
 8002bba:	881a      	ldrh	r2, [r3, #0]
 8002bbc:	2380      	movs	r3, #128	@ 0x80
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	d149      	bne.n	8002c58 <PCD_EP_ISR_Handler+0x7d0>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2250      	movs	r2, #80	@ 0x50
 8002bca:	5a9b      	ldrh	r3, [r3, r2]
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	001a      	movs	r2, r3
 8002bd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	00db      	lsls	r3, r3, #3
 8002bd6:	18d2      	adds	r2, r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	18d3      	adds	r3, r2, r3
 8002bde:	4a2b      	ldr	r2, [pc, #172]	@ (8002c8c <PCD_EP_ISR_Handler+0x804>)
 8002be0:	4694      	mov	ip, r2
 8002be2:	4463      	add	r3, ip
 8002be4:	881a      	ldrh	r2, [r3, #0]
 8002be6:	2140      	movs	r1, #64	@ 0x40
 8002be8:	187b      	adds	r3, r7, r1
 8002bea:	0592      	lsls	r2, r2, #22
 8002bec:	0d92      	lsrs	r2, r2, #22
 8002bee:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8002bf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bf2:	699a      	ldr	r2, [r3, #24]
 8002bf4:	187b      	adds	r3, r7, r1
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d907      	bls.n	8002c0c <PCD_EP_ISR_Handler+0x784>
            {
              ep->xfer_len -= TxPctSize;
 8002bfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bfe:	699a      	ldr	r2, [r3, #24]
 8002c00:	187b      	adds	r3, r7, r1
 8002c02:	881b      	ldrh	r3, [r3, #0]
 8002c04:	1ad2      	subs	r2, r2, r3
 8002c06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c08:	619a      	str	r2, [r3, #24]
 8002c0a:	e002      	b.n	8002c12 <PCD_EP_ISR_Handler+0x78a>
            }
            else
            {
              ep->xfer_len = 0U;
 8002c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c0e:	2200      	movs	r2, #0
 8002c10:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002c12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d107      	bne.n	8002c2a <PCD_EP_ISR_Handler+0x7a2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c1c:	781a      	ldrb	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	0011      	movs	r1, r2
 8002c22:	0018      	movs	r0, r3
 8002c24:	f006 fd4e 	bl	80096c4 <HAL_PCD_DataInStageCallback>
 8002c28:	e01e      	b.n	8002c68 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002c2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c2c:	695a      	ldr	r2, [r3, #20]
 8002c2e:	2140      	movs	r1, #64	@ 0x40
 8002c30:	187b      	adds	r3, r7, r1
 8002c32:	881b      	ldrh	r3, [r3, #0]
 8002c34:	18d2      	adds	r2, r2, r3
 8002c36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c38:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002c3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c3c:	69da      	ldr	r2, [r3, #28]
 8002c3e:	187b      	adds	r3, r7, r1
 8002c40:	881b      	ldrh	r3, [r3, #0]
 8002c42:	18d2      	adds	r2, r2, r3
 8002c44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c46:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002c4e:	0011      	movs	r1, r2
 8002c50:	0018      	movs	r0, r3
 8002c52:	f003 fc13 	bl	800647c <USB_EPStartXfer>
 8002c56:	e007      	b.n	8002c68 <PCD_EP_ISR_Handler+0x7e0>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002c58:	234c      	movs	r3, #76	@ 0x4c
 8002c5a:	18fb      	adds	r3, r7, r3
 8002c5c:	881a      	ldrh	r2, [r3, #0]
 8002c5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	0018      	movs	r0, r3
 8002c64:	f000 f930 	bl	8002ec8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2244      	movs	r2, #68	@ 0x44
 8002c6e:	5a9b      	ldrh	r3, [r3, r2]
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	b21b      	sxth	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	da01      	bge.n	8002c7c <PCD_EP_ISR_Handler+0x7f4>
 8002c78:	f7ff fc0c 	bl	8002494 <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	0018      	movs	r0, r3
 8002c80:	46bd      	mov	sp, r7
 8002c82:	b016      	add	sp, #88	@ 0x58
 8002c84:	bdb0      	pop	{r4, r5, r7, pc}
 8002c86:	46c0      	nop			@ (mov r8, r8)
 8002c88:	00000406 	.word	0x00000406
 8002c8c:	00000402 	.word	0x00000402

08002c90 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002c90:	b590      	push	{r4, r7, lr}
 8002c92:	b089      	sub	sp, #36	@ 0x24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	1dbb      	adds	r3, r7, #6
 8002c9c:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002c9e:	1dbb      	adds	r3, r7, #6
 8002ca0:	881a      	ldrh	r2, [r3, #0]
 8002ca2:	2380      	movs	r3, #128	@ 0x80
 8002ca4:	01db      	lsls	r3, r3, #7
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d100      	bne.n	8002cac <HAL_PCD_EP_DB_Receive+0x1c>
 8002caa:	e07d      	b.n	8002da8 <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2250      	movs	r2, #80	@ 0x50
 8002cb2:	5a9b      	ldrh	r3, [r3, r2]
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	001a      	movs	r2, r3
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	18d2      	adds	r2, r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	18d3      	adds	r3, r2, r3
 8002cc6:	4a7a      	ldr	r2, [pc, #488]	@ (8002eb0 <HAL_PCD_EP_DB_Receive+0x220>)
 8002cc8:	4694      	mov	ip, r2
 8002cca:	4463      	add	r3, ip
 8002ccc:	881a      	ldrh	r2, [r3, #0]
 8002cce:	211a      	movs	r1, #26
 8002cd0:	187b      	adds	r3, r7, r1
 8002cd2:	0592      	lsls	r2, r2, #22
 8002cd4:	0d92      	lsrs	r2, r2, #22
 8002cd6:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	699a      	ldr	r2, [r3, #24]
 8002cdc:	187b      	adds	r3, r7, r1
 8002cde:	881b      	ldrh	r3, [r3, #0]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d307      	bcc.n	8002cf4 <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	699a      	ldr	r2, [r3, #24]
 8002ce8:	187b      	adds	r3, r7, r1
 8002cea:	881b      	ldrh	r3, [r3, #0]
 8002cec:	1ad2      	subs	r2, r2, r3
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	619a      	str	r2, [r3, #24]
 8002cf2:	e002      	b.n	8002cfa <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d121      	bne.n	8002d46 <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	001a      	movs	r2, r3
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	18d3      	adds	r3, r2, r3
 8002d10:	881b      	ldrh	r3, [r3, #0]
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	2018      	movs	r0, #24
 8002d16:	183b      	adds	r3, r7, r0
 8002d18:	4966      	ldr	r1, [pc, #408]	@ (8002eb4 <HAL_PCD_EP_DB_Receive+0x224>)
 8002d1a:	400a      	ands	r2, r1
 8002d1c:	801a      	strh	r2, [r3, #0]
 8002d1e:	183b      	adds	r3, r7, r0
 8002d20:	183a      	adds	r2, r7, r0
 8002d22:	8812      	ldrh	r2, [r2, #0]
 8002d24:	2180      	movs	r1, #128	@ 0x80
 8002d26:	0189      	lsls	r1, r1, #6
 8002d28:	404a      	eors	r2, r1
 8002d2a:	801a      	strh	r2, [r3, #0]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	001a      	movs	r2, r3
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	18d3      	adds	r3, r2, r3
 8002d3a:	183a      	adds	r2, r7, r0
 8002d3c:	8812      	ldrh	r2, [r2, #0]
 8002d3e:	495e      	ldr	r1, [pc, #376]	@ (8002eb8 <HAL_PCD_EP_DB_Receive+0x228>)
 8002d40:	430a      	orrs	r2, r1
 8002d42:	b292      	uxth	r2, r2
 8002d44:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002d46:	1dbb      	adds	r3, r7, #6
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	2240      	movs	r2, #64	@ 0x40
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	d01a      	beq.n	8002d86 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	001a      	movs	r2, r3
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	18d3      	adds	r3, r2, r3
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	2016      	movs	r0, #22
 8002d64:	183b      	adds	r3, r7, r0
 8002d66:	4955      	ldr	r1, [pc, #340]	@ (8002ebc <HAL_PCD_EP_DB_Receive+0x22c>)
 8002d68:	400a      	ands	r2, r1
 8002d6a:	801a      	strh	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	001a      	movs	r2, r3
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	18d3      	adds	r3, r2, r3
 8002d7a:	183a      	adds	r2, r7, r0
 8002d7c:	8812      	ldrh	r2, [r2, #0]
 8002d7e:	4950      	ldr	r1, [pc, #320]	@ (8002ec0 <HAL_PCD_EP_DB_Receive+0x230>)
 8002d80:	430a      	orrs	r2, r1
 8002d82:	b292      	uxth	r2, r2
 8002d84:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8002d86:	241a      	movs	r4, #26
 8002d88:	193b      	adds	r3, r7, r4
 8002d8a:	881b      	ldrh	r3, [r3, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d100      	bne.n	8002d92 <HAL_PCD_EP_DB_Receive+0x102>
 8002d90:	e086      	b.n	8002ea0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6818      	ldr	r0, [r3, #0]
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	6959      	ldr	r1, [r3, #20]
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	891a      	ldrh	r2, [r3, #8]
 8002d9e:	193b      	adds	r3, r7, r4
 8002da0:	881b      	ldrh	r3, [r3, #0]
 8002da2:	f004 fe1f 	bl	80079e4 <USB_ReadPMA>
 8002da6:	e07b      	b.n	8002ea0 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2250      	movs	r2, #80	@ 0x50
 8002dae:	5a9b      	ldrh	r3, [r3, r2]
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	001a      	movs	r2, r3
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	00db      	lsls	r3, r3, #3
 8002dba:	18d2      	adds	r2, r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	18d3      	adds	r3, r2, r3
 8002dc2:	4a40      	ldr	r2, [pc, #256]	@ (8002ec4 <HAL_PCD_EP_DB_Receive+0x234>)
 8002dc4:	4694      	mov	ip, r2
 8002dc6:	4463      	add	r3, ip
 8002dc8:	881a      	ldrh	r2, [r3, #0]
 8002dca:	211a      	movs	r1, #26
 8002dcc:	187b      	adds	r3, r7, r1
 8002dce:	0592      	lsls	r2, r2, #22
 8002dd0:	0d92      	lsrs	r2, r2, #22
 8002dd2:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	699a      	ldr	r2, [r3, #24]
 8002dd8:	187b      	adds	r3, r7, r1
 8002dda:	881b      	ldrh	r3, [r3, #0]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d307      	bcc.n	8002df0 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	699a      	ldr	r2, [r3, #24]
 8002de4:	187b      	adds	r3, r7, r1
 8002de6:	881b      	ldrh	r3, [r3, #0]
 8002de8:	1ad2      	subs	r2, r2, r3
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	619a      	str	r2, [r3, #24]
 8002dee:	e002      	b.n	8002df6 <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2200      	movs	r2, #0
 8002df4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d121      	bne.n	8002e42 <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	001a      	movs	r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	18d3      	adds	r3, r2, r3
 8002e0c:	881b      	ldrh	r3, [r3, #0]
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	201e      	movs	r0, #30
 8002e12:	183b      	adds	r3, r7, r0
 8002e14:	4927      	ldr	r1, [pc, #156]	@ (8002eb4 <HAL_PCD_EP_DB_Receive+0x224>)
 8002e16:	400a      	ands	r2, r1
 8002e18:	801a      	strh	r2, [r3, #0]
 8002e1a:	183b      	adds	r3, r7, r0
 8002e1c:	183a      	adds	r2, r7, r0
 8002e1e:	8812      	ldrh	r2, [r2, #0]
 8002e20:	2180      	movs	r1, #128	@ 0x80
 8002e22:	0189      	lsls	r1, r1, #6
 8002e24:	404a      	eors	r2, r1
 8002e26:	801a      	strh	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	001a      	movs	r2, r3
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	18d3      	adds	r3, r2, r3
 8002e36:	183a      	adds	r2, r7, r0
 8002e38:	8812      	ldrh	r2, [r2, #0]
 8002e3a:	491f      	ldr	r1, [pc, #124]	@ (8002eb8 <HAL_PCD_EP_DB_Receive+0x228>)
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	b292      	uxth	r2, r2
 8002e40:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002e42:	1dbb      	adds	r3, r7, #6
 8002e44:	881b      	ldrh	r3, [r3, #0]
 8002e46:	2240      	movs	r2, #64	@ 0x40
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d11a      	bne.n	8002e82 <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	001a      	movs	r2, r3
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	18d3      	adds	r3, r2, r3
 8002e5a:	881b      	ldrh	r3, [r3, #0]
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	201c      	movs	r0, #28
 8002e60:	183b      	adds	r3, r7, r0
 8002e62:	4916      	ldr	r1, [pc, #88]	@ (8002ebc <HAL_PCD_EP_DB_Receive+0x22c>)
 8002e64:	400a      	ands	r2, r1
 8002e66:	801a      	strh	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	001a      	movs	r2, r3
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	18d3      	adds	r3, r2, r3
 8002e76:	183a      	adds	r2, r7, r0
 8002e78:	8812      	ldrh	r2, [r2, #0]
 8002e7a:	4911      	ldr	r1, [pc, #68]	@ (8002ec0 <HAL_PCD_EP_DB_Receive+0x230>)
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	b292      	uxth	r2, r2
 8002e80:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8002e82:	241a      	movs	r4, #26
 8002e84:	193b      	adds	r3, r7, r4
 8002e86:	881b      	ldrh	r3, [r3, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d009      	beq.n	8002ea0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6818      	ldr	r0, [r3, #0]
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	6959      	ldr	r1, [r3, #20]
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	895a      	ldrh	r2, [r3, #10]
 8002e98:	193b      	adds	r3, r7, r4
 8002e9a:	881b      	ldrh	r3, [r3, #0]
 8002e9c:	f004 fda2 	bl	80079e4 <USB_ReadPMA>
    }
  }

  return count;
 8002ea0:	231a      	movs	r3, #26
 8002ea2:	18fb      	adds	r3, r7, r3
 8002ea4:	881b      	ldrh	r3, [r3, #0]
}
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	b009      	add	sp, #36	@ 0x24
 8002eac:	bd90      	pop	{r4, r7, pc}
 8002eae:	46c0      	nop			@ (mov r8, r8)
 8002eb0:	00000402 	.word	0x00000402
 8002eb4:	ffffbf8f 	.word	0xffffbf8f
 8002eb8:	ffff8080 	.word	0xffff8080
 8002ebc:	ffff8f8f 	.word	0xffff8f8f
 8002ec0:	ffff80c0 	.word	0xffff80c0
 8002ec4:	00000406 	.word	0x00000406

08002ec8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b0a4      	sub	sp, #144	@ 0x90
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	1dbb      	adds	r3, r7, #6
 8002ed4:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ed6:	1dbb      	adds	r3, r7, #6
 8002ed8:	881b      	ldrh	r3, [r3, #0]
 8002eda:	2240      	movs	r2, #64	@ 0x40
 8002edc:	4013      	ands	r3, r2
 8002ede:	d100      	bne.n	8002ee2 <HAL_PCD_EP_DB_Transmit+0x1a>
 8002ee0:	e1e4      	b.n	80032ac <HAL_PCD_EP_DB_Transmit+0x3e4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2250      	movs	r2, #80	@ 0x50
 8002ee8:	5a9b      	ldrh	r3, [r3, r2]
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	001a      	movs	r2, r3
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	18d2      	adds	r2, r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	18d3      	adds	r3, r2, r3
 8002efc:	4ad0      	ldr	r2, [pc, #832]	@ (8003240 <HAL_PCD_EP_DB_Transmit+0x378>)
 8002efe:	4694      	mov	ip, r2
 8002f00:	4463      	add	r3, ip
 8002f02:	881a      	ldrh	r2, [r3, #0]
 8002f04:	2188      	movs	r1, #136	@ 0x88
 8002f06:	187b      	adds	r3, r7, r1
 8002f08:	0592      	lsls	r2, r2, #22
 8002f0a:	0d92      	lsrs	r2, r2, #22
 8002f0c:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxPctSize)
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	699a      	ldr	r2, [r3, #24]
 8002f12:	187b      	adds	r3, r7, r1
 8002f14:	881b      	ldrh	r3, [r3, #0]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d907      	bls.n	8002f2a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	699a      	ldr	r2, [r3, #24]
 8002f1e:	187b      	adds	r3, r7, r1
 8002f20:	881b      	ldrh	r3, [r3, #0]
 8002f22:	1ad2      	subs	r2, r2, r3
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	619a      	str	r2, [r3, #24]
 8002f28:	e002      	b.n	8002f30 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	699b      	ldr	r3, [r3, #24]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d000      	beq.n	8002f3a <HAL_PCD_EP_DB_Transmit+0x72>
 8002f38:	e0b5      	b.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	785b      	ldrb	r3, [r3, #1]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d125      	bne.n	8002f8e <HAL_PCD_EP_DB_Transmit+0xc6>
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2250      	movs	r2, #80	@ 0x50
 8002f4e:	5a9b      	ldrh	r3, [r3, r2]
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	001a      	movs	r2, r3
 8002f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f56:	189b      	adds	r3, r3, r2
 8002f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	00da      	lsls	r2, r3, #3
 8002f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f62:	18d3      	adds	r3, r2, r3
 8002f64:	4ab6      	ldr	r2, [pc, #728]	@ (8003240 <HAL_PCD_EP_DB_Transmit+0x378>)
 8002f66:	4694      	mov	ip, r2
 8002f68:	4463      	add	r3, ip
 8002f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f6e:	881b      	ldrh	r3, [r3, #0]
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	059b      	lsls	r3, r3, #22
 8002f74:	0d9b      	lsrs	r3, r3, #22
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f7a:	801a      	strh	r2, [r3, #0]
 8002f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f7e:	881b      	ldrh	r3, [r3, #0]
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	4ab0      	ldr	r2, [pc, #704]	@ (8003244 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	b29a      	uxth	r2, r3
 8002f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f8a:	801a      	strh	r2, [r3, #0]
 8002f8c:	e01b      	b.n	8002fc6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	785b      	ldrb	r3, [r3, #1]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d117      	bne.n	8002fc6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2250      	movs	r2, #80	@ 0x50
 8002fa2:	5a9b      	ldrh	r3, [r3, r2]
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	001a      	movs	r2, r3
 8002fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002faa:	189b      	adds	r3, r3, r2
 8002fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	00da      	lsls	r2, r3, #3
 8002fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fb6:	18d3      	adds	r3, r2, r3
 8002fb8:	4aa1      	ldr	r2, [pc, #644]	@ (8003240 <HAL_PCD_EP_DB_Transmit+0x378>)
 8002fba:	4694      	mov	ip, r2
 8002fbc:	4463      	add	r3, ip
 8002fbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8002fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	785b      	ldrb	r3, [r3, #1]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d125      	bne.n	8003020 <HAL_PCD_EP_DB_Transmit+0x158>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	61fb      	str	r3, [r7, #28]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2250      	movs	r2, #80	@ 0x50
 8002fe0:	5a9b      	ldrh	r3, [r3, r2]
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	001a      	movs	r2, r3
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	189b      	adds	r3, r3, r2
 8002fea:	61fb      	str	r3, [r7, #28]
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	00da      	lsls	r2, r3, #3
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	18d3      	adds	r3, r2, r3
 8002ff6:	4a94      	ldr	r2, [pc, #592]	@ (8003248 <HAL_PCD_EP_DB_Transmit+0x380>)
 8002ff8:	4694      	mov	ip, r2
 8002ffa:	4463      	add	r3, ip
 8002ffc:	61bb      	str	r3, [r7, #24]
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	881b      	ldrh	r3, [r3, #0]
 8003002:	b29b      	uxth	r3, r3
 8003004:	059b      	lsls	r3, r3, #22
 8003006:	0d9b      	lsrs	r3, r3, #22
 8003008:	b29a      	uxth	r2, r3
 800300a:	69bb      	ldr	r3, [r7, #24]
 800300c:	801a      	strh	r2, [r3, #0]
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	881b      	ldrh	r3, [r3, #0]
 8003012:	b29b      	uxth	r3, r3
 8003014:	4a8b      	ldr	r2, [pc, #556]	@ (8003244 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8003016:	4313      	orrs	r3, r2
 8003018:	b29a      	uxth	r2, r3
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	801a      	strh	r2, [r3, #0]
 800301e:	e018      	b.n	8003052 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	785b      	ldrb	r3, [r3, #1]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d114      	bne.n	8003052 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2250      	movs	r2, #80	@ 0x50
 800302e:	5a9b      	ldrh	r3, [r3, r2]
 8003030:	b29b      	uxth	r3, r3
 8003032:	001a      	movs	r2, r3
 8003034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003036:	189b      	adds	r3, r3, r2
 8003038:	627b      	str	r3, [r7, #36]	@ 0x24
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	00da      	lsls	r2, r3, #3
 8003040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003042:	18d3      	adds	r3, r2, r3
 8003044:	4a80      	ldr	r2, [pc, #512]	@ (8003248 <HAL_PCD_EP_DB_Transmit+0x380>)
 8003046:	4694      	mov	ip, r2
 8003048:	4463      	add	r3, ip
 800304a:	623b      	str	r3, [r7, #32]
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	2200      	movs	r2, #0
 8003050:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	781a      	ldrb	r2, [r3, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	0011      	movs	r1, r2
 800305a:	0018      	movs	r0, r3
 800305c:	f006 fb32 	bl	80096c4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003060:	1dbb      	adds	r3, r7, #6
 8003062:	881a      	ldrh	r2, [r3, #0]
 8003064:	2380      	movs	r3, #128	@ 0x80
 8003066:	01db      	lsls	r3, r3, #7
 8003068:	4013      	ands	r3, r2
 800306a:	d100      	bne.n	800306e <HAL_PCD_EP_DB_Transmit+0x1a6>
 800306c:	e308      	b.n	8003680 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	001a      	movs	r2, r3
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	18d3      	adds	r3, r2, r3
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	b29a      	uxth	r2, r3
 8003080:	2016      	movs	r0, #22
 8003082:	183b      	adds	r3, r7, r0
 8003084:	4971      	ldr	r1, [pc, #452]	@ (800324c <HAL_PCD_EP_DB_Transmit+0x384>)
 8003086:	400a      	ands	r2, r1
 8003088:	801a      	strh	r2, [r3, #0]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	001a      	movs	r2, r3
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	18d3      	adds	r3, r2, r3
 8003098:	183a      	adds	r2, r7, r0
 800309a:	8812      	ldrh	r2, [r2, #0]
 800309c:	496c      	ldr	r1, [pc, #432]	@ (8003250 <HAL_PCD_EP_DB_Transmit+0x388>)
 800309e:	430a      	orrs	r2, r1
 80030a0:	b292      	uxth	r2, r2
 80030a2:	801a      	strh	r2, [r3, #0]
 80030a4:	e2ec      	b.n	8003680 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80030a6:	1dbb      	adds	r3, r7, #6
 80030a8:	881a      	ldrh	r2, [r3, #0]
 80030aa:	2380      	movs	r3, #128	@ 0x80
 80030ac:	01db      	lsls	r3, r3, #7
 80030ae:	4013      	ands	r3, r2
 80030b0:	d01a      	beq.n	80030e8 <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	001a      	movs	r2, r3
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	18d3      	adds	r3, r2, r3
 80030c0:	881b      	ldrh	r3, [r3, #0]
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	208a      	movs	r0, #138	@ 0x8a
 80030c6:	183b      	adds	r3, r7, r0
 80030c8:	4960      	ldr	r1, [pc, #384]	@ (800324c <HAL_PCD_EP_DB_Transmit+0x384>)
 80030ca:	400a      	ands	r2, r1
 80030cc:	801a      	strh	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	001a      	movs	r2, r3
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	18d3      	adds	r3, r2, r3
 80030dc:	183a      	adds	r2, r7, r0
 80030de:	8812      	ldrh	r2, [r2, #0]
 80030e0:	495b      	ldr	r1, [pc, #364]	@ (8003250 <HAL_PCD_EP_DB_Transmit+0x388>)
 80030e2:	430a      	orrs	r2, r1
 80030e4:	b292      	uxth	r2, r2
 80030e6:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	2224      	movs	r2, #36	@ 0x24
 80030ec:	5c9b      	ldrb	r3, [r3, r2]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d000      	beq.n	80030f4 <HAL_PCD_EP_DB_Transmit+0x22c>
 80030f2:	e2c5      	b.n	8003680 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	695a      	ldr	r2, [r3, #20]
 80030f8:	2188      	movs	r1, #136	@ 0x88
 80030fa:	187b      	adds	r3, r7, r1
 80030fc:	881b      	ldrh	r3, [r3, #0]
 80030fe:	18d2      	adds	r2, r2, r3
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	69da      	ldr	r2, [r3, #28]
 8003108:	187b      	adds	r3, r7, r1
 800310a:	881b      	ldrh	r3, [r3, #0]
 800310c:	18d2      	adds	r2, r2, r3
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	6a1a      	ldr	r2, [r3, #32]
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	429a      	cmp	r2, r3
 800311c:	d30c      	bcc.n	8003138 <HAL_PCD_EP_DB_Transmit+0x270>
        {
          len = ep->maxpacket;
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	218c      	movs	r1, #140	@ 0x8c
 8003124:	187a      	adds	r2, r7, r1
 8003126:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	6a1a      	ldr	r2, [r3, #32]
 800312c:	187b      	adds	r3, r7, r1
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	1ad2      	subs	r2, r2, r3
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	621a      	str	r2, [r3, #32]
 8003136:	e01a      	b.n	800316e <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10a      	bne.n	8003156 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8003140:	2388      	movs	r3, #136	@ 0x88
 8003142:	18fb      	adds	r3, r7, r3
 8003144:	881b      	ldrh	r3, [r3, #0]
 8003146:	228c      	movs	r2, #140	@ 0x8c
 8003148:	18ba      	adds	r2, r7, r2
 800314a:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	2224      	movs	r2, #36	@ 0x24
 8003150:	2100      	movs	r1, #0
 8003152:	5499      	strb	r1, [r3, r2]
 8003154:	e00b      	b.n	800316e <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	2224      	movs	r2, #36	@ 0x24
 800315a:	2100      	movs	r1, #0
 800315c:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	228c      	movs	r2, #140	@ 0x8c
 8003164:	18ba      	adds	r2, r7, r2
 8003166:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	2200      	movs	r2, #0
 800316c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	785b      	ldrb	r3, [r3, #1]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d000      	beq.n	8003178 <HAL_PCD_EP_DB_Transmit+0x2b0>
 8003176:	e06d      	b.n	8003254 <HAL_PCD_EP_DB_Transmit+0x38c>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2250      	movs	r2, #80	@ 0x50
 8003184:	5a9b      	ldrh	r3, [r3, r2]
 8003186:	b29b      	uxth	r3, r3
 8003188:	001a      	movs	r2, r3
 800318a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800318c:	189b      	adds	r3, r3, r2
 800318e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	00da      	lsls	r2, r3, #3
 8003196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003198:	18d3      	adds	r3, r2, r3
 800319a:	4a29      	ldr	r2, [pc, #164]	@ (8003240 <HAL_PCD_EP_DB_Transmit+0x378>)
 800319c:	4694      	mov	ip, r2
 800319e:	4463      	add	r3, ip
 80031a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	059b      	lsls	r3, r3, #22
 80031aa:	0d9b      	lsrs	r3, r3, #22
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031b0:	801a      	strh	r2, [r3, #0]
 80031b2:	238c      	movs	r3, #140	@ 0x8c
 80031b4:	18fb      	adds	r3, r7, r3
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d108      	bne.n	80031ce <HAL_PCD_EP_DB_Transmit+0x306>
 80031bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	4a20      	ldr	r2, [pc, #128]	@ (8003244 <HAL_PCD_EP_DB_Transmit+0x37c>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ca:	801a      	strh	r2, [r3, #0]
 80031cc:	e061      	b.n	8003292 <HAL_PCD_EP_DB_Transmit+0x3ca>
 80031ce:	228c      	movs	r2, #140	@ 0x8c
 80031d0:	18bb      	adds	r3, r7, r2
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2b3e      	cmp	r3, #62	@ 0x3e
 80031d6:	d817      	bhi.n	8003208 <HAL_PCD_EP_DB_Transmit+0x340>
 80031d8:	18bb      	adds	r3, r7, r2
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	085b      	lsrs	r3, r3, #1
 80031de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031e0:	18bb      	adds	r3, r7, r2
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2201      	movs	r2, #1
 80031e6:	4013      	ands	r3, r2
 80031e8:	d002      	beq.n	80031f0 <HAL_PCD_EP_DB_Transmit+0x328>
 80031ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031ec:	3301      	adds	r3, #1
 80031ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f2:	881b      	ldrh	r3, [r3, #0]
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	029b      	lsls	r3, r3, #10
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	4313      	orrs	r3, r2
 8003200:	b29a      	uxth	r2, r3
 8003202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003204:	801a      	strh	r2, [r3, #0]
 8003206:	e044      	b.n	8003292 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8003208:	228c      	movs	r2, #140	@ 0x8c
 800320a:	18bb      	adds	r3, r7, r2
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	095b      	lsrs	r3, r3, #5
 8003210:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003212:	18bb      	adds	r3, r7, r2
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	221f      	movs	r2, #31
 8003218:	4013      	ands	r3, r2
 800321a:	d102      	bne.n	8003222 <HAL_PCD_EP_DB_Transmit+0x35a>
 800321c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800321e:	3b01      	subs	r3, #1
 8003220:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003224:	881b      	ldrh	r3, [r3, #0]
 8003226:	b29a      	uxth	r2, r3
 8003228:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800322a:	b29b      	uxth	r3, r3
 800322c:	029b      	lsls	r3, r3, #10
 800322e:	b29b      	uxth	r3, r3
 8003230:	4313      	orrs	r3, r2
 8003232:	b29b      	uxth	r3, r3
 8003234:	4a03      	ldr	r2, [pc, #12]	@ (8003244 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8003236:	4313      	orrs	r3, r2
 8003238:	b29a      	uxth	r2, r3
 800323a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800323c:	801a      	strh	r2, [r3, #0]
 800323e:	e028      	b.n	8003292 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8003240:	00000402 	.word	0x00000402
 8003244:	ffff8000 	.word	0xffff8000
 8003248:	00000406 	.word	0x00000406
 800324c:	ffff8f8f 	.word	0xffff8f8f
 8003250:	ffffc080 	.word	0xffffc080
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	785b      	ldrb	r3, [r3, #1]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d11a      	bne.n	8003292 <HAL_PCD_EP_DB_Transmit+0x3ca>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	647b      	str	r3, [r7, #68]	@ 0x44
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2250      	movs	r2, #80	@ 0x50
 8003268:	5a9b      	ldrh	r3, [r3, r2]
 800326a:	b29b      	uxth	r3, r3
 800326c:	001a      	movs	r2, r3
 800326e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003270:	189b      	adds	r3, r3, r2
 8003272:	647b      	str	r3, [r7, #68]	@ 0x44
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	00da      	lsls	r2, r3, #3
 800327a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800327c:	18d3      	adds	r3, r2, r3
 800327e:	4ad9      	ldr	r2, [pc, #868]	@ (80035e4 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8003280:	4694      	mov	ip, r2
 8003282:	4463      	add	r3, ip
 8003284:	643b      	str	r3, [r7, #64]	@ 0x40
 8003286:	238c      	movs	r3, #140	@ 0x8c
 8003288:	18fb      	adds	r3, r7, r3
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	b29a      	uxth	r2, r3
 800328e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003290:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6818      	ldr	r0, [r3, #0]
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	6959      	ldr	r1, [r3, #20]
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	891a      	ldrh	r2, [r3, #8]
 800329e:	238c      	movs	r3, #140	@ 0x8c
 80032a0:	18fb      	adds	r3, r7, r3
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	f004 fb53 	bl	8007950 <USB_WritePMA>
 80032aa:	e1e9      	b.n	8003680 <HAL_PCD_EP_DB_Transmit+0x7b8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2250      	movs	r2, #80	@ 0x50
 80032b2:	5a9b      	ldrh	r3, [r3, r2]
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	001a      	movs	r2, r3
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	18d2      	adds	r2, r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	18d3      	adds	r3, r2, r3
 80032c6:	4ac8      	ldr	r2, [pc, #800]	@ (80035e8 <HAL_PCD_EP_DB_Transmit+0x720>)
 80032c8:	4694      	mov	ip, r2
 80032ca:	4463      	add	r3, ip
 80032cc:	881a      	ldrh	r2, [r3, #0]
 80032ce:	2188      	movs	r1, #136	@ 0x88
 80032d0:	187b      	adds	r3, r7, r1
 80032d2:	0592      	lsls	r2, r2, #22
 80032d4:	0d92      	lsrs	r2, r2, #22
 80032d6:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxPctSize)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	699a      	ldr	r2, [r3, #24]
 80032dc:	187b      	adds	r3, r7, r1
 80032de:	881b      	ldrh	r3, [r3, #0]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d307      	bcc.n	80032f4 <HAL_PCD_EP_DB_Transmit+0x42c>
    {
      ep->xfer_len -= TxPctSize;
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	699a      	ldr	r2, [r3, #24]
 80032e8:	187b      	adds	r3, r7, r1
 80032ea:	881b      	ldrh	r3, [r3, #0]
 80032ec:	1ad2      	subs	r2, r2, r3
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	619a      	str	r2, [r3, #24]
 80032f2:	e002      	b.n	80032fa <HAL_PCD_EP_DB_Transmit+0x432>
    }
    else
    {
      ep->xfer_len = 0U;
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	2200      	movs	r2, #0
 80032f8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d000      	beq.n	8003304 <HAL_PCD_EP_DB_Transmit+0x43c>
 8003302:	e0bb      	b.n	800347c <HAL_PCD_EP_DB_Transmit+0x5b4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	785b      	ldrb	r3, [r3, #1]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d125      	bne.n	8003358 <HAL_PCD_EP_DB_Transmit+0x490>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2250      	movs	r2, #80	@ 0x50
 8003318:	5a9b      	ldrh	r3, [r3, r2]
 800331a:	b29b      	uxth	r3, r3
 800331c:	001a      	movs	r2, r3
 800331e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003320:	189b      	adds	r3, r3, r2
 8003322:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	00da      	lsls	r2, r3, #3
 800332a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800332c:	18d3      	adds	r3, r2, r3
 800332e:	4aad      	ldr	r2, [pc, #692]	@ (80035e4 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8003330:	4694      	mov	ip, r2
 8003332:	4463      	add	r3, ip
 8003334:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003336:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003338:	881b      	ldrh	r3, [r3, #0]
 800333a:	b29b      	uxth	r3, r3
 800333c:	059b      	lsls	r3, r3, #22
 800333e:	0d9b      	lsrs	r3, r3, #22
 8003340:	b29a      	uxth	r2, r3
 8003342:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003344:	801a      	strh	r2, [r3, #0]
 8003346:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003348:	881b      	ldrh	r3, [r3, #0]
 800334a:	b29b      	uxth	r3, r3
 800334c:	4aa7      	ldr	r2, [pc, #668]	@ (80035ec <HAL_PCD_EP_DB_Transmit+0x724>)
 800334e:	4313      	orrs	r3, r2
 8003350:	b29a      	uxth	r2, r3
 8003352:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003354:	801a      	strh	r2, [r3, #0]
 8003356:	e01b      	b.n	8003390 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	785b      	ldrb	r3, [r3, #1]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d117      	bne.n	8003390 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	667b      	str	r3, [r7, #100]	@ 0x64
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2250      	movs	r2, #80	@ 0x50
 800336c:	5a9b      	ldrh	r3, [r3, r2]
 800336e:	b29b      	uxth	r3, r3
 8003370:	001a      	movs	r2, r3
 8003372:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003374:	189b      	adds	r3, r3, r2
 8003376:	667b      	str	r3, [r7, #100]	@ 0x64
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	00da      	lsls	r2, r3, #3
 800337e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003380:	18d3      	adds	r3, r2, r3
 8003382:	4a98      	ldr	r2, [pc, #608]	@ (80035e4 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8003384:	4694      	mov	ip, r2
 8003386:	4463      	add	r3, ip
 8003388:	663b      	str	r3, [r7, #96]	@ 0x60
 800338a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800338c:	2200      	movs	r2, #0
 800338e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	677b      	str	r3, [r7, #116]	@ 0x74
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	785b      	ldrb	r3, [r3, #1]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d12b      	bne.n	80033f6 <HAL_PCD_EP_DB_Transmit+0x52e>
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2250      	movs	r2, #80	@ 0x50
 80033aa:	5a9b      	ldrh	r3, [r3, r2]
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	001a      	movs	r2, r3
 80033b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033b2:	189b      	adds	r3, r3, r2
 80033b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	00da      	lsls	r2, r3, #3
 80033bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033be:	18d3      	adds	r3, r2, r3
 80033c0:	4a89      	ldr	r2, [pc, #548]	@ (80035e8 <HAL_PCD_EP_DB_Transmit+0x720>)
 80033c2:	4694      	mov	ip, r2
 80033c4:	4463      	add	r3, ip
 80033c6:	2184      	movs	r1, #132	@ 0x84
 80033c8:	187a      	adds	r2, r7, r1
 80033ca:	6013      	str	r3, [r2, #0]
 80033cc:	187b      	adds	r3, r7, r1
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	059b      	lsls	r3, r3, #22
 80033d6:	0d9b      	lsrs	r3, r3, #22
 80033d8:	b29a      	uxth	r2, r3
 80033da:	187b      	adds	r3, r7, r1
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	801a      	strh	r2, [r3, #0]
 80033e0:	187b      	adds	r3, r7, r1
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	881b      	ldrh	r3, [r3, #0]
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	4a80      	ldr	r2, [pc, #512]	@ (80035ec <HAL_PCD_EP_DB_Transmit+0x724>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	187b      	adds	r3, r7, r1
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	801a      	strh	r2, [r3, #0]
 80033f4:	e018      	b.n	8003428 <HAL_PCD_EP_DB_Transmit+0x560>
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	785b      	ldrb	r3, [r3, #1]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d114      	bne.n	8003428 <HAL_PCD_EP_DB_Transmit+0x560>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2250      	movs	r2, #80	@ 0x50
 8003404:	5a9b      	ldrh	r3, [r3, r2]
 8003406:	b29b      	uxth	r3, r3
 8003408:	001a      	movs	r2, r3
 800340a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800340c:	189b      	adds	r3, r3, r2
 800340e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	00da      	lsls	r2, r3, #3
 8003416:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003418:	18d3      	adds	r3, r2, r3
 800341a:	4a73      	ldr	r2, [pc, #460]	@ (80035e8 <HAL_PCD_EP_DB_Transmit+0x720>)
 800341c:	4694      	mov	ip, r2
 800341e:	4463      	add	r3, ip
 8003420:	673b      	str	r3, [r7, #112]	@ 0x70
 8003422:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003424:	2200      	movs	r2, #0
 8003426:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	781a      	ldrb	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	0011      	movs	r1, r2
 8003430:	0018      	movs	r0, r3
 8003432:	f006 f947 	bl	80096c4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003436:	1dbb      	adds	r3, r7, #6
 8003438:	881a      	ldrh	r2, [r3, #0]
 800343a:	2380      	movs	r3, #128	@ 0x80
 800343c:	01db      	lsls	r3, r3, #7
 800343e:	4013      	ands	r3, r2
 8003440:	d000      	beq.n	8003444 <HAL_PCD_EP_DB_Transmit+0x57c>
 8003442:	e11d      	b.n	8003680 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	001a      	movs	r2, r3
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	18d3      	adds	r3, r2, r3
 8003452:	881b      	ldrh	r3, [r3, #0]
 8003454:	b29a      	uxth	r2, r3
 8003456:	2082      	movs	r0, #130	@ 0x82
 8003458:	183b      	adds	r3, r7, r0
 800345a:	4965      	ldr	r1, [pc, #404]	@ (80035f0 <HAL_PCD_EP_DB_Transmit+0x728>)
 800345c:	400a      	ands	r2, r1
 800345e:	801a      	strh	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	001a      	movs	r2, r3
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	18d3      	adds	r3, r2, r3
 800346e:	183a      	adds	r2, r7, r0
 8003470:	8812      	ldrh	r2, [r2, #0]
 8003472:	4960      	ldr	r1, [pc, #384]	@ (80035f4 <HAL_PCD_EP_DB_Transmit+0x72c>)
 8003474:	430a      	orrs	r2, r1
 8003476:	b292      	uxth	r2, r2
 8003478:	801a      	strh	r2, [r3, #0]
 800347a:	e101      	b.n	8003680 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800347c:	1dbb      	adds	r3, r7, #6
 800347e:	881a      	ldrh	r2, [r3, #0]
 8003480:	2380      	movs	r3, #128	@ 0x80
 8003482:	01db      	lsls	r3, r3, #7
 8003484:	4013      	ands	r3, r2
 8003486:	d11a      	bne.n	80034be <HAL_PCD_EP_DB_Transmit+0x5f6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	001a      	movs	r2, r3
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	18d3      	adds	r3, r2, r3
 8003496:	881b      	ldrh	r3, [r3, #0]
 8003498:	b29a      	uxth	r2, r3
 800349a:	204e      	movs	r0, #78	@ 0x4e
 800349c:	183b      	adds	r3, r7, r0
 800349e:	4954      	ldr	r1, [pc, #336]	@ (80035f0 <HAL_PCD_EP_DB_Transmit+0x728>)
 80034a0:	400a      	ands	r2, r1
 80034a2:	801a      	strh	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	001a      	movs	r2, r3
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	18d3      	adds	r3, r2, r3
 80034b2:	183a      	adds	r2, r7, r0
 80034b4:	8812      	ldrh	r2, [r2, #0]
 80034b6:	494f      	ldr	r1, [pc, #316]	@ (80035f4 <HAL_PCD_EP_DB_Transmit+0x72c>)
 80034b8:	430a      	orrs	r2, r1
 80034ba:	b292      	uxth	r2, r2
 80034bc:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	2224      	movs	r2, #36	@ 0x24
 80034c2:	5c9b      	ldrb	r3, [r3, r2]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d000      	beq.n	80034ca <HAL_PCD_EP_DB_Transmit+0x602>
 80034c8:	e0da      	b.n	8003680 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	695a      	ldr	r2, [r3, #20]
 80034ce:	2188      	movs	r1, #136	@ 0x88
 80034d0:	187b      	adds	r3, r7, r1
 80034d2:	881b      	ldrh	r3, [r3, #0]
 80034d4:	18d2      	adds	r2, r2, r3
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	69da      	ldr	r2, [r3, #28]
 80034de:	187b      	adds	r3, r7, r1
 80034e0:	881b      	ldrh	r3, [r3, #0]
 80034e2:	18d2      	adds	r2, r2, r3
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	6a1a      	ldr	r2, [r3, #32]
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d30c      	bcc.n	800350e <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	218c      	movs	r1, #140	@ 0x8c
 80034fa:	187a      	adds	r2, r7, r1
 80034fc:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	6a1a      	ldr	r2, [r3, #32]
 8003502:	187b      	adds	r3, r7, r1
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	1ad2      	subs	r2, r2, r3
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	621a      	str	r2, [r3, #32]
 800350c:	e01a      	b.n	8003544 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else if (ep->xfer_len_db == 0U)
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d10a      	bne.n	800352c <HAL_PCD_EP_DB_Transmit+0x664>
        {
          len = TxPctSize;
 8003516:	2388      	movs	r3, #136	@ 0x88
 8003518:	18fb      	adds	r3, r7, r3
 800351a:	881b      	ldrh	r3, [r3, #0]
 800351c:	228c      	movs	r2, #140	@ 0x8c
 800351e:	18ba      	adds	r2, r7, r2
 8003520:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	2224      	movs	r2, #36	@ 0x24
 8003526:	2100      	movs	r1, #0
 8003528:	5499      	strb	r1, [r3, r2]
 800352a:	e00b      	b.n	8003544 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else
        {
          len = ep->xfer_len_db;
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	6a1b      	ldr	r3, [r3, #32]
 8003530:	228c      	movs	r2, #140	@ 0x8c
 8003532:	18ba      	adds	r2, r7, r2
 8003534:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	2200      	movs	r2, #0
 800353a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	2224      	movs	r2, #36	@ 0x24
 8003540:	2100      	movs	r1, #0
 8003542:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	657b      	str	r3, [r7, #84]	@ 0x54
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	785b      	ldrb	r3, [r3, #1]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d000      	beq.n	8003554 <HAL_PCD_EP_DB_Transmit+0x68c>
 8003552:	e06d      	b.n	8003630 <HAL_PCD_EP_DB_Transmit+0x768>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2250      	movs	r2, #80	@ 0x50
 8003560:	5a9b      	ldrh	r3, [r3, r2]
 8003562:	b29b      	uxth	r3, r3
 8003564:	001a      	movs	r2, r3
 8003566:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003568:	189b      	adds	r3, r3, r2
 800356a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	00da      	lsls	r2, r3, #3
 8003572:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003574:	18d3      	adds	r3, r2, r3
 8003576:	4a1c      	ldr	r2, [pc, #112]	@ (80035e8 <HAL_PCD_EP_DB_Transmit+0x720>)
 8003578:	4694      	mov	ip, r2
 800357a:	4463      	add	r3, ip
 800357c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800357e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003580:	881b      	ldrh	r3, [r3, #0]
 8003582:	b29b      	uxth	r3, r3
 8003584:	059b      	lsls	r3, r3, #22
 8003586:	0d9b      	lsrs	r3, r3, #22
 8003588:	b29a      	uxth	r2, r3
 800358a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800358c:	801a      	strh	r2, [r3, #0]
 800358e:	238c      	movs	r3, #140	@ 0x8c
 8003590:	18fb      	adds	r3, r7, r3
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d108      	bne.n	80035aa <HAL_PCD_EP_DB_Transmit+0x6e2>
 8003598:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800359a:	881b      	ldrh	r3, [r3, #0]
 800359c:	b29b      	uxth	r3, r3
 800359e:	4a13      	ldr	r2, [pc, #76]	@ (80035ec <HAL_PCD_EP_DB_Transmit+0x724>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80035a6:	801a      	strh	r2, [r3, #0]
 80035a8:	e05e      	b.n	8003668 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80035aa:	228c      	movs	r2, #140	@ 0x8c
 80035ac:	18bb      	adds	r3, r7, r2
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80035b2:	d821      	bhi.n	80035f8 <HAL_PCD_EP_DB_Transmit+0x730>
 80035b4:	18bb      	adds	r3, r7, r2
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	085b      	lsrs	r3, r3, #1
 80035ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035bc:	18bb      	adds	r3, r7, r2
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2201      	movs	r2, #1
 80035c2:	4013      	ands	r3, r2
 80035c4:	d002      	beq.n	80035cc <HAL_PCD_EP_DB_Transmit+0x704>
 80035c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035c8:	3301      	adds	r3, #1
 80035ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	029b      	lsls	r3, r3, #10
 80035d8:	b29b      	uxth	r3, r3
 80035da:	4313      	orrs	r3, r2
 80035dc:	b29a      	uxth	r2, r3
 80035de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80035e0:	801a      	strh	r2, [r3, #0]
 80035e2:	e041      	b.n	8003668 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80035e4:	00000402 	.word	0x00000402
 80035e8:	00000406 	.word	0x00000406
 80035ec:	ffff8000 	.word	0xffff8000
 80035f0:	ffff8f8f 	.word	0xffff8f8f
 80035f4:	ffffc080 	.word	0xffffc080
 80035f8:	228c      	movs	r2, #140	@ 0x8c
 80035fa:	18bb      	adds	r3, r7, r2
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	095b      	lsrs	r3, r3, #5
 8003600:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003602:	18bb      	adds	r3, r7, r2
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	221f      	movs	r2, #31
 8003608:	4013      	ands	r3, r2
 800360a:	d102      	bne.n	8003612 <HAL_PCD_EP_DB_Transmit+0x74a>
 800360c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800360e:	3b01      	subs	r3, #1
 8003610:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003612:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003614:	881b      	ldrh	r3, [r3, #0]
 8003616:	b29a      	uxth	r2, r3
 8003618:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800361a:	b29b      	uxth	r3, r3
 800361c:	029b      	lsls	r3, r3, #10
 800361e:	b29b      	uxth	r3, r3
 8003620:	4313      	orrs	r3, r2
 8003622:	b29b      	uxth	r3, r3
 8003624:	4a2c      	ldr	r2, [pc, #176]	@ (80036d8 <HAL_PCD_EP_DB_Transmit+0x810>)
 8003626:	4313      	orrs	r3, r2
 8003628:	b29a      	uxth	r2, r3
 800362a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800362c:	801a      	strh	r2, [r3, #0]
 800362e:	e01b      	b.n	8003668 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	785b      	ldrb	r3, [r3, #1]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d117      	bne.n	8003668 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2250      	movs	r2, #80	@ 0x50
 800363e:	5a9b      	ldrh	r3, [r3, r2]
 8003640:	b29b      	uxth	r3, r3
 8003642:	001a      	movs	r2, r3
 8003644:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003646:	189b      	adds	r3, r3, r2
 8003648:	657b      	str	r3, [r7, #84]	@ 0x54
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	00da      	lsls	r2, r3, #3
 8003650:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003652:	18d3      	adds	r3, r2, r3
 8003654:	4a21      	ldr	r2, [pc, #132]	@ (80036dc <HAL_PCD_EP_DB_Transmit+0x814>)
 8003656:	4694      	mov	ip, r2
 8003658:	4463      	add	r3, ip
 800365a:	653b      	str	r3, [r7, #80]	@ 0x50
 800365c:	238c      	movs	r3, #140	@ 0x8c
 800365e:	18fb      	adds	r3, r7, r3
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	b29a      	uxth	r2, r3
 8003664:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003666:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6818      	ldr	r0, [r3, #0]
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	6959      	ldr	r1, [r3, #20]
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	895a      	ldrh	r2, [r3, #10]
 8003674:	238c      	movs	r3, #140	@ 0x8c
 8003676:	18fb      	adds	r3, r7, r3
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	b29b      	uxth	r3, r3
 800367c:	f004 f968 	bl	8007950 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	001a      	movs	r2, r3
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	18d3      	adds	r3, r2, r3
 800368e:	881b      	ldrh	r3, [r3, #0]
 8003690:	b29a      	uxth	r2, r3
 8003692:	2014      	movs	r0, #20
 8003694:	183b      	adds	r3, r7, r0
 8003696:	4912      	ldr	r1, [pc, #72]	@ (80036e0 <HAL_PCD_EP_DB_Transmit+0x818>)
 8003698:	400a      	ands	r2, r1
 800369a:	801a      	strh	r2, [r3, #0]
 800369c:	183b      	adds	r3, r7, r0
 800369e:	183a      	adds	r2, r7, r0
 80036a0:	8812      	ldrh	r2, [r2, #0]
 80036a2:	2110      	movs	r1, #16
 80036a4:	404a      	eors	r2, r1
 80036a6:	801a      	strh	r2, [r3, #0]
 80036a8:	183b      	adds	r3, r7, r0
 80036aa:	183a      	adds	r2, r7, r0
 80036ac:	8812      	ldrh	r2, [r2, #0]
 80036ae:	2120      	movs	r1, #32
 80036b0:	404a      	eors	r2, r1
 80036b2:	801a      	strh	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	001a      	movs	r2, r3
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	18d3      	adds	r3, r2, r3
 80036c2:	183a      	adds	r2, r7, r0
 80036c4:	8812      	ldrh	r2, [r2, #0]
 80036c6:	4907      	ldr	r1, [pc, #28]	@ (80036e4 <HAL_PCD_EP_DB_Transmit+0x81c>)
 80036c8:	430a      	orrs	r2, r1
 80036ca:	b292      	uxth	r2, r2
 80036cc:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	0018      	movs	r0, r3
 80036d2:	46bd      	mov	sp, r7
 80036d4:	b024      	add	sp, #144	@ 0x90
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	ffff8000 	.word	0xffff8000
 80036dc:	00000406 	.word	0x00000406
 80036e0:	ffff8fbf 	.word	0xffff8fbf
 80036e4:	ffff8080 	.word	0xffff8080

080036e8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80036e8:	b590      	push	{r4, r7, lr}
 80036ea:	b087      	sub	sp, #28
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	0008      	movs	r0, r1
 80036f2:	0011      	movs	r1, r2
 80036f4:	607b      	str	r3, [r7, #4]
 80036f6:	240a      	movs	r4, #10
 80036f8:	193b      	adds	r3, r7, r4
 80036fa:	1c02      	adds	r2, r0, #0
 80036fc:	801a      	strh	r2, [r3, #0]
 80036fe:	2308      	movs	r3, #8
 8003700:	18fb      	adds	r3, r7, r3
 8003702:	1c0a      	adds	r2, r1, #0
 8003704:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003706:	0021      	movs	r1, r4
 8003708:	187b      	adds	r3, r7, r1
 800370a:	881b      	ldrh	r3, [r3, #0]
 800370c:	2280      	movs	r2, #128	@ 0x80
 800370e:	4013      	ands	r3, r2
 8003710:	b29b      	uxth	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00c      	beq.n	8003730 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003716:	187b      	adds	r3, r7, r1
 8003718:	881b      	ldrh	r3, [r3, #0]
 800371a:	2207      	movs	r2, #7
 800371c:	401a      	ands	r2, r3
 800371e:	0013      	movs	r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	189b      	adds	r3, r3, r2
 8003724:	00db      	lsls	r3, r3, #3
 8003726:	3310      	adds	r3, #16
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	18d3      	adds	r3, r2, r3
 800372c:	617b      	str	r3, [r7, #20]
 800372e:	e00b      	b.n	8003748 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003730:	230a      	movs	r3, #10
 8003732:	18fb      	adds	r3, r7, r3
 8003734:	881a      	ldrh	r2, [r3, #0]
 8003736:	0013      	movs	r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	189b      	adds	r3, r3, r2
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	3351      	adds	r3, #81	@ 0x51
 8003740:	33ff      	adds	r3, #255	@ 0xff
 8003742:	68fa      	ldr	r2, [r7, #12]
 8003744:	18d3      	adds	r3, r2, r3
 8003746:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003748:	2308      	movs	r3, #8
 800374a:	18fb      	adds	r3, r7, r3
 800374c:	881b      	ldrh	r3, [r3, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d107      	bne.n	8003762 <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	2200      	movs	r2, #0
 8003756:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	b29a      	uxth	r2, r3
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	80da      	strh	r2, [r3, #6]
 8003760:	e00b      	b.n	800377a <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	2201      	movs	r2, #1
 8003766:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	b29a      	uxth	r2, r3
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	0c1b      	lsrs	r3, r3, #16
 8003774:	b29a      	uxth	r2, r3
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	0018      	movs	r0, r3
 800377e:	46bd      	mov	sp, r7
 8003780:	b007      	add	sp, #28
 8003782:	bd90      	pop	{r4, r7, pc}

08003784 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	23b4      	movs	r3, #180	@ 0xb4
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	2101      	movs	r1, #1
 800379a:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	23b2      	movs	r3, #178	@ 0xb2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	2100      	movs	r1, #0
 80037a4:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2254      	movs	r2, #84	@ 0x54
 80037aa:	5a9b      	ldrh	r3, [r3, r2]
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	2201      	movs	r2, #1
 80037b0:	4313      	orrs	r3, r2
 80037b2:	b299      	uxth	r1, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2254      	movs	r2, #84	@ 0x54
 80037b8:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2254      	movs	r2, #84	@ 0x54
 80037be:	5a9b      	ldrh	r3, [r3, r2]
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	2202      	movs	r2, #2
 80037c4:	4313      	orrs	r3, r2
 80037c6:	b299      	uxth	r1, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2254      	movs	r2, #84	@ 0x54
 80037cc:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	0018      	movs	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	b004      	add	sp, #16
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	000a      	movs	r2, r1
 80037e2:	1cfb      	adds	r3, r7, #3
 80037e4:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80037e6:	46c0      	nop			@ (mov r8, r8)
 80037e8:	46bd      	mov	sp, r7
 80037ea:	b002      	add	sp, #8
 80037ec:	bd80      	pop	{r7, pc}
	...

080037f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b088      	sub	sp, #32
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d102      	bne.n	8003804 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	f000 fb76 	bl	8003ef0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2201      	movs	r2, #1
 800380a:	4013      	ands	r3, r2
 800380c:	d100      	bne.n	8003810 <HAL_RCC_OscConfig+0x20>
 800380e:	e08e      	b.n	800392e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003810:	4bc5      	ldr	r3, [pc, #788]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	220c      	movs	r2, #12
 8003816:	4013      	ands	r3, r2
 8003818:	2b04      	cmp	r3, #4
 800381a:	d00e      	beq.n	800383a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800381c:	4bc2      	ldr	r3, [pc, #776]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	220c      	movs	r2, #12
 8003822:	4013      	ands	r3, r2
 8003824:	2b08      	cmp	r3, #8
 8003826:	d117      	bne.n	8003858 <HAL_RCC_OscConfig+0x68>
 8003828:	4bbf      	ldr	r3, [pc, #764]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	23c0      	movs	r3, #192	@ 0xc0
 800382e:	025b      	lsls	r3, r3, #9
 8003830:	401a      	ands	r2, r3
 8003832:	2380      	movs	r3, #128	@ 0x80
 8003834:	025b      	lsls	r3, r3, #9
 8003836:	429a      	cmp	r2, r3
 8003838:	d10e      	bne.n	8003858 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800383a:	4bbb      	ldr	r3, [pc, #748]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	2380      	movs	r3, #128	@ 0x80
 8003840:	029b      	lsls	r3, r3, #10
 8003842:	4013      	ands	r3, r2
 8003844:	d100      	bne.n	8003848 <HAL_RCC_OscConfig+0x58>
 8003846:	e071      	b.n	800392c <HAL_RCC_OscConfig+0x13c>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d000      	beq.n	8003852 <HAL_RCC_OscConfig+0x62>
 8003850:	e06c      	b.n	800392c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	f000 fb4c 	bl	8003ef0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	2b01      	cmp	r3, #1
 800385e:	d107      	bne.n	8003870 <HAL_RCC_OscConfig+0x80>
 8003860:	4bb1      	ldr	r3, [pc, #708]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	4bb0      	ldr	r3, [pc, #704]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003866:	2180      	movs	r1, #128	@ 0x80
 8003868:	0249      	lsls	r1, r1, #9
 800386a:	430a      	orrs	r2, r1
 800386c:	601a      	str	r2, [r3, #0]
 800386e:	e02f      	b.n	80038d0 <HAL_RCC_OscConfig+0xe0>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10c      	bne.n	8003892 <HAL_RCC_OscConfig+0xa2>
 8003878:	4bab      	ldr	r3, [pc, #684]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	4baa      	ldr	r3, [pc, #680]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800387e:	49ab      	ldr	r1, [pc, #684]	@ (8003b2c <HAL_RCC_OscConfig+0x33c>)
 8003880:	400a      	ands	r2, r1
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	4ba8      	ldr	r3, [pc, #672]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	4ba7      	ldr	r3, [pc, #668]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800388a:	49a9      	ldr	r1, [pc, #676]	@ (8003b30 <HAL_RCC_OscConfig+0x340>)
 800388c:	400a      	ands	r2, r1
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	e01e      	b.n	80038d0 <HAL_RCC_OscConfig+0xe0>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	2b05      	cmp	r3, #5
 8003898:	d10e      	bne.n	80038b8 <HAL_RCC_OscConfig+0xc8>
 800389a:	4ba3      	ldr	r3, [pc, #652]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	4ba2      	ldr	r3, [pc, #648]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80038a0:	2180      	movs	r1, #128	@ 0x80
 80038a2:	02c9      	lsls	r1, r1, #11
 80038a4:	430a      	orrs	r2, r1
 80038a6:	601a      	str	r2, [r3, #0]
 80038a8:	4b9f      	ldr	r3, [pc, #636]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	4b9e      	ldr	r3, [pc, #632]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80038ae:	2180      	movs	r1, #128	@ 0x80
 80038b0:	0249      	lsls	r1, r1, #9
 80038b2:	430a      	orrs	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	e00b      	b.n	80038d0 <HAL_RCC_OscConfig+0xe0>
 80038b8:	4b9b      	ldr	r3, [pc, #620]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	4b9a      	ldr	r3, [pc, #616]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80038be:	499b      	ldr	r1, [pc, #620]	@ (8003b2c <HAL_RCC_OscConfig+0x33c>)
 80038c0:	400a      	ands	r2, r1
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	4b98      	ldr	r3, [pc, #608]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	4b97      	ldr	r3, [pc, #604]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80038ca:	4999      	ldr	r1, [pc, #612]	@ (8003b30 <HAL_RCC_OscConfig+0x340>)
 80038cc:	400a      	ands	r2, r1
 80038ce:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d014      	beq.n	8003902 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d8:	f7fd fd04 	bl	80012e4 <HAL_GetTick>
 80038dc:	0003      	movs	r3, r0
 80038de:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e0:	e008      	b.n	80038f4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038e2:	f7fd fcff 	bl	80012e4 <HAL_GetTick>
 80038e6:	0002      	movs	r2, r0
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b64      	cmp	r3, #100	@ 0x64
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e2fd      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038f4:	4b8c      	ldr	r3, [pc, #560]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	2380      	movs	r3, #128	@ 0x80
 80038fa:	029b      	lsls	r3, r3, #10
 80038fc:	4013      	ands	r3, r2
 80038fe:	d0f0      	beq.n	80038e2 <HAL_RCC_OscConfig+0xf2>
 8003900:	e015      	b.n	800392e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003902:	f7fd fcef 	bl	80012e4 <HAL_GetTick>
 8003906:	0003      	movs	r3, r0
 8003908:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800390a:	e008      	b.n	800391e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800390c:	f7fd fcea 	bl	80012e4 <HAL_GetTick>
 8003910:	0002      	movs	r2, r0
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b64      	cmp	r3, #100	@ 0x64
 8003918:	d901      	bls.n	800391e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e2e8      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800391e:	4b82      	ldr	r3, [pc, #520]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	2380      	movs	r3, #128	@ 0x80
 8003924:	029b      	lsls	r3, r3, #10
 8003926:	4013      	ands	r3, r2
 8003928:	d1f0      	bne.n	800390c <HAL_RCC_OscConfig+0x11c>
 800392a:	e000      	b.n	800392e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800392c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2202      	movs	r2, #2
 8003934:	4013      	ands	r3, r2
 8003936:	d100      	bne.n	800393a <HAL_RCC_OscConfig+0x14a>
 8003938:	e06c      	b.n	8003a14 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800393a:	4b7b      	ldr	r3, [pc, #492]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	220c      	movs	r2, #12
 8003940:	4013      	ands	r3, r2
 8003942:	d00e      	beq.n	8003962 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003944:	4b78      	ldr	r3, [pc, #480]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	220c      	movs	r2, #12
 800394a:	4013      	ands	r3, r2
 800394c:	2b08      	cmp	r3, #8
 800394e:	d11f      	bne.n	8003990 <HAL_RCC_OscConfig+0x1a0>
 8003950:	4b75      	ldr	r3, [pc, #468]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	23c0      	movs	r3, #192	@ 0xc0
 8003956:	025b      	lsls	r3, r3, #9
 8003958:	401a      	ands	r2, r3
 800395a:	2380      	movs	r3, #128	@ 0x80
 800395c:	021b      	lsls	r3, r3, #8
 800395e:	429a      	cmp	r2, r3
 8003960:	d116      	bne.n	8003990 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003962:	4b71      	ldr	r3, [pc, #452]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2202      	movs	r2, #2
 8003968:	4013      	ands	r3, r2
 800396a:	d005      	beq.n	8003978 <HAL_RCC_OscConfig+0x188>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	2b01      	cmp	r3, #1
 8003972:	d001      	beq.n	8003978 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e2bb      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003978:	4b6b      	ldr	r3, [pc, #428]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	22f8      	movs	r2, #248	@ 0xf8
 800397e:	4393      	bics	r3, r2
 8003980:	0019      	movs	r1, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	691b      	ldr	r3, [r3, #16]
 8003986:	00da      	lsls	r2, r3, #3
 8003988:	4b67      	ldr	r3, [pc, #412]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800398a:	430a      	orrs	r2, r1
 800398c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800398e:	e041      	b.n	8003a14 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d024      	beq.n	80039e2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003998:	4b63      	ldr	r3, [pc, #396]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	4b62      	ldr	r3, [pc, #392]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 800399e:	2101      	movs	r1, #1
 80039a0:	430a      	orrs	r2, r1
 80039a2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a4:	f7fd fc9e 	bl	80012e4 <HAL_GetTick>
 80039a8:	0003      	movs	r3, r0
 80039aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ac:	e008      	b.n	80039c0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039ae:	f7fd fc99 	bl	80012e4 <HAL_GetTick>
 80039b2:	0002      	movs	r2, r0
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d901      	bls.n	80039c0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e297      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c0:	4b59      	ldr	r3, [pc, #356]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2202      	movs	r2, #2
 80039c6:	4013      	ands	r3, r2
 80039c8:	d0f1      	beq.n	80039ae <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ca:	4b57      	ldr	r3, [pc, #348]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	22f8      	movs	r2, #248	@ 0xf8
 80039d0:	4393      	bics	r3, r2
 80039d2:	0019      	movs	r1, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	691b      	ldr	r3, [r3, #16]
 80039d8:	00da      	lsls	r2, r3, #3
 80039da:	4b53      	ldr	r3, [pc, #332]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80039dc:	430a      	orrs	r2, r1
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	e018      	b.n	8003a14 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039e2:	4b51      	ldr	r3, [pc, #324]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	4b50      	ldr	r3, [pc, #320]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 80039e8:	2101      	movs	r1, #1
 80039ea:	438a      	bics	r2, r1
 80039ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ee:	f7fd fc79 	bl	80012e4 <HAL_GetTick>
 80039f2:	0003      	movs	r3, r0
 80039f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039f8:	f7fd fc74 	bl	80012e4 <HAL_GetTick>
 80039fc:	0002      	movs	r2, r0
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e272      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a0a:	4b47      	ldr	r3, [pc, #284]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2202      	movs	r2, #2
 8003a10:	4013      	ands	r3, r2
 8003a12:	d1f1      	bne.n	80039f8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2208      	movs	r2, #8
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	d036      	beq.n	8003a8c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d019      	beq.n	8003a5a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a26:	4b40      	ldr	r3, [pc, #256]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003a28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a2a:	4b3f      	ldr	r3, [pc, #252]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003a2c:	2101      	movs	r1, #1
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a32:	f7fd fc57 	bl	80012e4 <HAL_GetTick>
 8003a36:	0003      	movs	r3, r0
 8003a38:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a3a:	e008      	b.n	8003a4e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a3c:	f7fd fc52 	bl	80012e4 <HAL_GetTick>
 8003a40:	0002      	movs	r2, r0
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d901      	bls.n	8003a4e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e250      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a4e:	4b36      	ldr	r3, [pc, #216]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a52:	2202      	movs	r2, #2
 8003a54:	4013      	ands	r3, r2
 8003a56:	d0f1      	beq.n	8003a3c <HAL_RCC_OscConfig+0x24c>
 8003a58:	e018      	b.n	8003a8c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a5a:	4b33      	ldr	r3, [pc, #204]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003a5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a5e:	4b32      	ldr	r3, [pc, #200]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003a60:	2101      	movs	r1, #1
 8003a62:	438a      	bics	r2, r1
 8003a64:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a66:	f7fd fc3d 	bl	80012e4 <HAL_GetTick>
 8003a6a:	0003      	movs	r3, r0
 8003a6c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a70:	f7fd fc38 	bl	80012e4 <HAL_GetTick>
 8003a74:	0002      	movs	r2, r0
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e236      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a82:	4b29      	ldr	r3, [pc, #164]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a86:	2202      	movs	r2, #2
 8003a88:	4013      	ands	r3, r2
 8003a8a:	d1f1      	bne.n	8003a70 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2204      	movs	r2, #4
 8003a92:	4013      	ands	r3, r2
 8003a94:	d100      	bne.n	8003a98 <HAL_RCC_OscConfig+0x2a8>
 8003a96:	e0b5      	b.n	8003c04 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a98:	201f      	movs	r0, #31
 8003a9a:	183b      	adds	r3, r7, r0
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aa0:	4b21      	ldr	r3, [pc, #132]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003aa2:	69da      	ldr	r2, [r3, #28]
 8003aa4:	2380      	movs	r3, #128	@ 0x80
 8003aa6:	055b      	lsls	r3, r3, #21
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	d110      	bne.n	8003ace <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aac:	4b1e      	ldr	r3, [pc, #120]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003aae:	69da      	ldr	r2, [r3, #28]
 8003ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003ab2:	2180      	movs	r1, #128	@ 0x80
 8003ab4:	0549      	lsls	r1, r1, #21
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	61da      	str	r2, [r3, #28]
 8003aba:	4b1b      	ldr	r3, [pc, #108]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003abc:	69da      	ldr	r2, [r3, #28]
 8003abe:	2380      	movs	r3, #128	@ 0x80
 8003ac0:	055b      	lsls	r3, r3, #21
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	60fb      	str	r3, [r7, #12]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003ac8:	183b      	adds	r3, r7, r0
 8003aca:	2201      	movs	r2, #1
 8003acc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ace:	4b19      	ldr	r3, [pc, #100]	@ (8003b34 <HAL_RCC_OscConfig+0x344>)
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	2380      	movs	r3, #128	@ 0x80
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	d11a      	bne.n	8003b10 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ada:	4b16      	ldr	r3, [pc, #88]	@ (8003b34 <HAL_RCC_OscConfig+0x344>)
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	4b15      	ldr	r3, [pc, #84]	@ (8003b34 <HAL_RCC_OscConfig+0x344>)
 8003ae0:	2180      	movs	r1, #128	@ 0x80
 8003ae2:	0049      	lsls	r1, r1, #1
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ae8:	f7fd fbfc 	bl	80012e4 <HAL_GetTick>
 8003aec:	0003      	movs	r3, r0
 8003aee:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af0:	e008      	b.n	8003b04 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003af2:	f7fd fbf7 	bl	80012e4 <HAL_GetTick>
 8003af6:	0002      	movs	r2, r0
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	2b64      	cmp	r3, #100	@ 0x64
 8003afe:	d901      	bls.n	8003b04 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e1f5      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b04:	4b0b      	ldr	r3, [pc, #44]	@ (8003b34 <HAL_RCC_OscConfig+0x344>)
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	2380      	movs	r3, #128	@ 0x80
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	d0f0      	beq.n	8003af2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d10f      	bne.n	8003b38 <HAL_RCC_OscConfig+0x348>
 8003b18:	4b03      	ldr	r3, [pc, #12]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003b1a:	6a1a      	ldr	r2, [r3, #32]
 8003b1c:	4b02      	ldr	r3, [pc, #8]	@ (8003b28 <HAL_RCC_OscConfig+0x338>)
 8003b1e:	2101      	movs	r1, #1
 8003b20:	430a      	orrs	r2, r1
 8003b22:	621a      	str	r2, [r3, #32]
 8003b24:	e036      	b.n	8003b94 <HAL_RCC_OscConfig+0x3a4>
 8003b26:	46c0      	nop			@ (mov r8, r8)
 8003b28:	40021000 	.word	0x40021000
 8003b2c:	fffeffff 	.word	0xfffeffff
 8003b30:	fffbffff 	.word	0xfffbffff
 8003b34:	40007000 	.word	0x40007000
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10c      	bne.n	8003b5a <HAL_RCC_OscConfig+0x36a>
 8003b40:	4bca      	ldr	r3, [pc, #808]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b42:	6a1a      	ldr	r2, [r3, #32]
 8003b44:	4bc9      	ldr	r3, [pc, #804]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b46:	2101      	movs	r1, #1
 8003b48:	438a      	bics	r2, r1
 8003b4a:	621a      	str	r2, [r3, #32]
 8003b4c:	4bc7      	ldr	r3, [pc, #796]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b4e:	6a1a      	ldr	r2, [r3, #32]
 8003b50:	4bc6      	ldr	r3, [pc, #792]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b52:	2104      	movs	r1, #4
 8003b54:	438a      	bics	r2, r1
 8003b56:	621a      	str	r2, [r3, #32]
 8003b58:	e01c      	b.n	8003b94 <HAL_RCC_OscConfig+0x3a4>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	2b05      	cmp	r3, #5
 8003b60:	d10c      	bne.n	8003b7c <HAL_RCC_OscConfig+0x38c>
 8003b62:	4bc2      	ldr	r3, [pc, #776]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b64:	6a1a      	ldr	r2, [r3, #32]
 8003b66:	4bc1      	ldr	r3, [pc, #772]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b68:	2104      	movs	r1, #4
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	621a      	str	r2, [r3, #32]
 8003b6e:	4bbf      	ldr	r3, [pc, #764]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b70:	6a1a      	ldr	r2, [r3, #32]
 8003b72:	4bbe      	ldr	r3, [pc, #760]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b74:	2101      	movs	r1, #1
 8003b76:	430a      	orrs	r2, r1
 8003b78:	621a      	str	r2, [r3, #32]
 8003b7a:	e00b      	b.n	8003b94 <HAL_RCC_OscConfig+0x3a4>
 8003b7c:	4bbb      	ldr	r3, [pc, #748]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b7e:	6a1a      	ldr	r2, [r3, #32]
 8003b80:	4bba      	ldr	r3, [pc, #744]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b82:	2101      	movs	r1, #1
 8003b84:	438a      	bics	r2, r1
 8003b86:	621a      	str	r2, [r3, #32]
 8003b88:	4bb8      	ldr	r3, [pc, #736]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b8a:	6a1a      	ldr	r2, [r3, #32]
 8003b8c:	4bb7      	ldr	r3, [pc, #732]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003b8e:	2104      	movs	r1, #4
 8003b90:	438a      	bics	r2, r1
 8003b92:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d014      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b9c:	f7fd fba2 	bl	80012e4 <HAL_GetTick>
 8003ba0:	0003      	movs	r3, r0
 8003ba2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba4:	e009      	b.n	8003bba <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ba6:	f7fd fb9d 	bl	80012e4 <HAL_GetTick>
 8003baa:	0002      	movs	r2, r0
 8003bac:	69bb      	ldr	r3, [r7, #24]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	4aaf      	ldr	r2, [pc, #700]	@ (8003e70 <HAL_RCC_OscConfig+0x680>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e19a      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bba:	4bac      	ldr	r3, [pc, #688]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	d0f0      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x3b6>
 8003bc4:	e013      	b.n	8003bee <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bc6:	f7fd fb8d 	bl	80012e4 <HAL_GetTick>
 8003bca:	0003      	movs	r3, r0
 8003bcc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bce:	e009      	b.n	8003be4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bd0:	f7fd fb88 	bl	80012e4 <HAL_GetTick>
 8003bd4:	0002      	movs	r2, r0
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	4aa5      	ldr	r2, [pc, #660]	@ (8003e70 <HAL_RCC_OscConfig+0x680>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e185      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003be4:	4ba1      	ldr	r3, [pc, #644]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003be6:	6a1b      	ldr	r3, [r3, #32]
 8003be8:	2202      	movs	r2, #2
 8003bea:	4013      	ands	r3, r2
 8003bec:	d1f0      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003bee:	231f      	movs	r3, #31
 8003bf0:	18fb      	adds	r3, r7, r3
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d105      	bne.n	8003c04 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bf8:	4b9c      	ldr	r3, [pc, #624]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003bfa:	69da      	ldr	r2, [r3, #28]
 8003bfc:	4b9b      	ldr	r3, [pc, #620]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003bfe:	499d      	ldr	r1, [pc, #628]	@ (8003e74 <HAL_RCC_OscConfig+0x684>)
 8003c00:	400a      	ands	r2, r1
 8003c02:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2210      	movs	r2, #16
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d063      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d12a      	bne.n	8003c6c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003c16:	4b95      	ldr	r3, [pc, #596]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c1a:	4b94      	ldr	r3, [pc, #592]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c1c:	2104      	movs	r1, #4
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003c22:	4b92      	ldr	r3, [pc, #584]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c26:	4b91      	ldr	r3, [pc, #580]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c28:	2101      	movs	r1, #1
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2e:	f7fd fb59 	bl	80012e4 <HAL_GetTick>
 8003c32:	0003      	movs	r3, r0
 8003c34:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003c38:	f7fd fb54 	bl	80012e4 <HAL_GetTick>
 8003c3c:	0002      	movs	r2, r0
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e152      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003c4a:	4b88      	ldr	r3, [pc, #544]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c4e:	2202      	movs	r2, #2
 8003c50:	4013      	ands	r3, r2
 8003c52:	d0f1      	beq.n	8003c38 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003c54:	4b85      	ldr	r3, [pc, #532]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c58:	22f8      	movs	r2, #248	@ 0xf8
 8003c5a:	4393      	bics	r3, r2
 8003c5c:	0019      	movs	r1, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	00da      	lsls	r2, r3, #3
 8003c64:	4b81      	ldr	r3, [pc, #516]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c66:	430a      	orrs	r2, r1
 8003c68:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c6a:	e034      	b.n	8003cd6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	695b      	ldr	r3, [r3, #20]
 8003c70:	3305      	adds	r3, #5
 8003c72:	d111      	bne.n	8003c98 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003c74:	4b7d      	ldr	r3, [pc, #500]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c78:	4b7c      	ldr	r3, [pc, #496]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c7a:	2104      	movs	r1, #4
 8003c7c:	438a      	bics	r2, r1
 8003c7e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003c80:	4b7a      	ldr	r3, [pc, #488]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c84:	22f8      	movs	r2, #248	@ 0xf8
 8003c86:	4393      	bics	r3, r2
 8003c88:	0019      	movs	r1, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	00da      	lsls	r2, r3, #3
 8003c90:	4b76      	ldr	r3, [pc, #472]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c92:	430a      	orrs	r2, r1
 8003c94:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c96:	e01e      	b.n	8003cd6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003c98:	4b74      	ldr	r3, [pc, #464]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c9c:	4b73      	ldr	r3, [pc, #460]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003c9e:	2104      	movs	r1, #4
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003ca4:	4b71      	ldr	r3, [pc, #452]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003ca6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ca8:	4b70      	ldr	r3, [pc, #448]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003caa:	2101      	movs	r1, #1
 8003cac:	438a      	bics	r2, r1
 8003cae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb0:	f7fd fb18 	bl	80012e4 <HAL_GetTick>
 8003cb4:	0003      	movs	r3, r0
 8003cb6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003cb8:	e008      	b.n	8003ccc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003cba:	f7fd fb13 	bl	80012e4 <HAL_GetTick>
 8003cbe:	0002      	movs	r2, r0
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e111      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003ccc:	4b67      	ldr	r3, [pc, #412]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	d1f1      	bne.n	8003cba <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	4013      	ands	r3, r2
 8003cde:	d05c      	beq.n	8003d9a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003ce0:	4b62      	ldr	r3, [pc, #392]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	220c      	movs	r2, #12
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	2b0c      	cmp	r3, #12
 8003cea:	d00e      	beq.n	8003d0a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003cec:	4b5f      	ldr	r3, [pc, #380]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	220c      	movs	r2, #12
 8003cf2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	d114      	bne.n	8003d22 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003cf8:	4b5c      	ldr	r3, [pc, #368]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003cfa:	685a      	ldr	r2, [r3, #4]
 8003cfc:	23c0      	movs	r3, #192	@ 0xc0
 8003cfe:	025b      	lsls	r3, r3, #9
 8003d00:	401a      	ands	r2, r3
 8003d02:	23c0      	movs	r3, #192	@ 0xc0
 8003d04:	025b      	lsls	r3, r3, #9
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d10b      	bne.n	8003d22 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003d0a:	4b58      	ldr	r3, [pc, #352]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003d0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d0e:	2380      	movs	r3, #128	@ 0x80
 8003d10:	029b      	lsls	r3, r3, #10
 8003d12:	4013      	ands	r3, r2
 8003d14:	d040      	beq.n	8003d98 <HAL_RCC_OscConfig+0x5a8>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a1b      	ldr	r3, [r3, #32]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d03c      	beq.n	8003d98 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e0e6      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d01b      	beq.n	8003d62 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003d2a:	4b50      	ldr	r3, [pc, #320]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003d2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d2e:	4b4f      	ldr	r3, [pc, #316]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003d30:	2180      	movs	r1, #128	@ 0x80
 8003d32:	0249      	lsls	r1, r1, #9
 8003d34:	430a      	orrs	r2, r1
 8003d36:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d38:	f7fd fad4 	bl	80012e4 <HAL_GetTick>
 8003d3c:	0003      	movs	r3, r0
 8003d3e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003d40:	e008      	b.n	8003d54 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d42:	f7fd facf 	bl	80012e4 <HAL_GetTick>
 8003d46:	0002      	movs	r2, r0
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d901      	bls.n	8003d54 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e0cd      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003d54:	4b45      	ldr	r3, [pc, #276]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003d56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d58:	2380      	movs	r3, #128	@ 0x80
 8003d5a:	029b      	lsls	r3, r3, #10
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	d0f0      	beq.n	8003d42 <HAL_RCC_OscConfig+0x552>
 8003d60:	e01b      	b.n	8003d9a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003d62:	4b42      	ldr	r3, [pc, #264]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003d64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d66:	4b41      	ldr	r3, [pc, #260]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003d68:	4943      	ldr	r1, [pc, #268]	@ (8003e78 <HAL_RCC_OscConfig+0x688>)
 8003d6a:	400a      	ands	r2, r1
 8003d6c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d6e:	f7fd fab9 	bl	80012e4 <HAL_GetTick>
 8003d72:	0003      	movs	r3, r0
 8003d74:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d78:	f7fd fab4 	bl	80012e4 <HAL_GetTick>
 8003d7c:	0002      	movs	r2, r0
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e0b2      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003d8a:	4b38      	ldr	r3, [pc, #224]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003d8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d8e:	2380      	movs	r3, #128	@ 0x80
 8003d90:	029b      	lsls	r3, r3, #10
 8003d92:	4013      	ands	r3, r2
 8003d94:	d1f0      	bne.n	8003d78 <HAL_RCC_OscConfig+0x588>
 8003d96:	e000      	b.n	8003d9a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003d98:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d100      	bne.n	8003da4 <HAL_RCC_OscConfig+0x5b4>
 8003da2:	e0a4      	b.n	8003eee <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003da4:	4b31      	ldr	r3, [pc, #196]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	220c      	movs	r2, #12
 8003daa:	4013      	ands	r3, r2
 8003dac:	2b08      	cmp	r3, #8
 8003dae:	d100      	bne.n	8003db2 <HAL_RCC_OscConfig+0x5c2>
 8003db0:	e078      	b.n	8003ea4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d14c      	bne.n	8003e54 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dba:	4b2c      	ldr	r3, [pc, #176]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	4b2b      	ldr	r3, [pc, #172]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003dc0:	492e      	ldr	r1, [pc, #184]	@ (8003e7c <HAL_RCC_OscConfig+0x68c>)
 8003dc2:	400a      	ands	r2, r1
 8003dc4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc6:	f7fd fa8d 	bl	80012e4 <HAL_GetTick>
 8003dca:	0003      	movs	r3, r0
 8003dcc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dce:	e008      	b.n	8003de2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dd0:	f7fd fa88 	bl	80012e4 <HAL_GetTick>
 8003dd4:	0002      	movs	r2, r0
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e086      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003de2:	4b22      	ldr	r3, [pc, #136]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	2380      	movs	r3, #128	@ 0x80
 8003de8:	049b      	lsls	r3, r3, #18
 8003dea:	4013      	ands	r3, r2
 8003dec:	d1f0      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dee:	4b1f      	ldr	r3, [pc, #124]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df2:	220f      	movs	r2, #15
 8003df4:	4393      	bics	r3, r2
 8003df6:	0019      	movs	r1, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e02:	4b1a      	ldr	r3, [pc, #104]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	4a1e      	ldr	r2, [pc, #120]	@ (8003e80 <HAL_RCC_OscConfig+0x690>)
 8003e08:	4013      	ands	r3, r2
 8003e0a:	0019      	movs	r1, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e14:	431a      	orrs	r2, r3
 8003e16:	4b15      	ldr	r3, [pc, #84]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e1c:	4b13      	ldr	r3, [pc, #76]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	4b12      	ldr	r3, [pc, #72]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003e22:	2180      	movs	r1, #128	@ 0x80
 8003e24:	0449      	lsls	r1, r1, #17
 8003e26:	430a      	orrs	r2, r1
 8003e28:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2a:	f7fd fa5b 	bl	80012e4 <HAL_GetTick>
 8003e2e:	0003      	movs	r3, r0
 8003e30:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e34:	f7fd fa56 	bl	80012e4 <HAL_GetTick>
 8003e38:	0002      	movs	r2, r0
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e054      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e46:	4b09      	ldr	r3, [pc, #36]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	2380      	movs	r3, #128	@ 0x80
 8003e4c:	049b      	lsls	r3, r3, #18
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d0f0      	beq.n	8003e34 <HAL_RCC_OscConfig+0x644>
 8003e52:	e04c      	b.n	8003eee <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e54:	4b05      	ldr	r3, [pc, #20]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	4b04      	ldr	r3, [pc, #16]	@ (8003e6c <HAL_RCC_OscConfig+0x67c>)
 8003e5a:	4908      	ldr	r1, [pc, #32]	@ (8003e7c <HAL_RCC_OscConfig+0x68c>)
 8003e5c:	400a      	ands	r2, r1
 8003e5e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e60:	f7fd fa40 	bl	80012e4 <HAL_GetTick>
 8003e64:	0003      	movs	r3, r0
 8003e66:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e68:	e015      	b.n	8003e96 <HAL_RCC_OscConfig+0x6a6>
 8003e6a:	46c0      	nop			@ (mov r8, r8)
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	00001388 	.word	0x00001388
 8003e74:	efffffff 	.word	0xefffffff
 8003e78:	fffeffff 	.word	0xfffeffff
 8003e7c:	feffffff 	.word	0xfeffffff
 8003e80:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e84:	f7fd fa2e 	bl	80012e4 <HAL_GetTick>
 8003e88:	0002      	movs	r2, r0
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e02c      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e96:	4b18      	ldr	r3, [pc, #96]	@ (8003ef8 <HAL_RCC_OscConfig+0x708>)
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	2380      	movs	r3, #128	@ 0x80
 8003e9c:	049b      	lsls	r3, r3, #18
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	d1f0      	bne.n	8003e84 <HAL_RCC_OscConfig+0x694>
 8003ea2:	e024      	b.n	8003eee <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d101      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e01f      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003eb0:	4b11      	ldr	r3, [pc, #68]	@ (8003ef8 <HAL_RCC_OscConfig+0x708>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003eb6:	4b10      	ldr	r3, [pc, #64]	@ (8003ef8 <HAL_RCC_OscConfig+0x708>)
 8003eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eba:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ebc:	697a      	ldr	r2, [r7, #20]
 8003ebe:	23c0      	movs	r3, #192	@ 0xc0
 8003ec0:	025b      	lsls	r3, r3, #9
 8003ec2:	401a      	ands	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d10e      	bne.n	8003eea <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	220f      	movs	r2, #15
 8003ed0:	401a      	ands	r2, r3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d107      	bne.n	8003eea <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	23f0      	movs	r3, #240	@ 0xf0
 8003ede:	039b      	lsls	r3, r3, #14
 8003ee0:	401a      	ands	r2, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d001      	beq.n	8003eee <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e000      	b.n	8003ef0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	0018      	movs	r0, r3
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	b008      	add	sp, #32
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	40021000 	.word	0x40021000

08003efc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e0bf      	b.n	8004090 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f10:	4b61      	ldr	r3, [pc, #388]	@ (8004098 <HAL_RCC_ClockConfig+0x19c>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2201      	movs	r2, #1
 8003f16:	4013      	ands	r3, r2
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d911      	bls.n	8003f42 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1e:	4b5e      	ldr	r3, [pc, #376]	@ (8004098 <HAL_RCC_ClockConfig+0x19c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2201      	movs	r2, #1
 8003f24:	4393      	bics	r3, r2
 8003f26:	0019      	movs	r1, r3
 8003f28:	4b5b      	ldr	r3, [pc, #364]	@ (8004098 <HAL_RCC_ClockConfig+0x19c>)
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f30:	4b59      	ldr	r3, [pc, #356]	@ (8004098 <HAL_RCC_ClockConfig+0x19c>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2201      	movs	r2, #1
 8003f36:	4013      	ands	r3, r2
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d001      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e0a6      	b.n	8004090 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2202      	movs	r2, #2
 8003f48:	4013      	ands	r3, r2
 8003f4a:	d015      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2204      	movs	r2, #4
 8003f52:	4013      	ands	r3, r2
 8003f54:	d006      	beq.n	8003f64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003f56:	4b51      	ldr	r3, [pc, #324]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	4b50      	ldr	r3, [pc, #320]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8003f5c:	21e0      	movs	r1, #224	@ 0xe0
 8003f5e:	00c9      	lsls	r1, r1, #3
 8003f60:	430a      	orrs	r2, r1
 8003f62:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f64:	4b4d      	ldr	r3, [pc, #308]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	22f0      	movs	r2, #240	@ 0xf0
 8003f6a:	4393      	bics	r3, r2
 8003f6c:	0019      	movs	r1, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	689a      	ldr	r2, [r3, #8]
 8003f72:	4b4a      	ldr	r3, [pc, #296]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8003f74:	430a      	orrs	r2, r1
 8003f76:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	4013      	ands	r3, r2
 8003f80:	d04c      	beq.n	800401c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d107      	bne.n	8003f9a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f8a:	4b44      	ldr	r3, [pc, #272]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	2380      	movs	r3, #128	@ 0x80
 8003f90:	029b      	lsls	r3, r3, #10
 8003f92:	4013      	ands	r3, r2
 8003f94:	d120      	bne.n	8003fd8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e07a      	b.n	8004090 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d107      	bne.n	8003fb2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa2:	4b3e      	ldr	r3, [pc, #248]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	2380      	movs	r3, #128	@ 0x80
 8003fa8:	049b      	lsls	r3, r3, #18
 8003faa:	4013      	ands	r3, r2
 8003fac:	d114      	bne.n	8003fd8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e06e      	b.n	8004090 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	2b03      	cmp	r3, #3
 8003fb8:	d107      	bne.n	8003fca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003fba:	4b38      	ldr	r3, [pc, #224]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8003fbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003fbe:	2380      	movs	r3, #128	@ 0x80
 8003fc0:	029b      	lsls	r3, r3, #10
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	d108      	bne.n	8003fd8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e062      	b.n	8004090 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fca:	4b34      	ldr	r3, [pc, #208]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2202      	movs	r2, #2
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	d101      	bne.n	8003fd8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e05b      	b.n	8004090 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fd8:	4b30      	ldr	r3, [pc, #192]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2203      	movs	r2, #3
 8003fde:	4393      	bics	r3, r2
 8003fe0:	0019      	movs	r1, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685a      	ldr	r2, [r3, #4]
 8003fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fec:	f7fd f97a 	bl	80012e4 <HAL_GetTick>
 8003ff0:	0003      	movs	r3, r0
 8003ff2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff4:	e009      	b.n	800400a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ff6:	f7fd f975 	bl	80012e4 <HAL_GetTick>
 8003ffa:	0002      	movs	r2, r0
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	4a27      	ldr	r2, [pc, #156]	@ (80040a0 <HAL_RCC_ClockConfig+0x1a4>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d901      	bls.n	800400a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e042      	b.n	8004090 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800400a:	4b24      	ldr	r3, [pc, #144]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	220c      	movs	r2, #12
 8004010:	401a      	ands	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	429a      	cmp	r2, r3
 800401a:	d1ec      	bne.n	8003ff6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800401c:	4b1e      	ldr	r3, [pc, #120]	@ (8004098 <HAL_RCC_ClockConfig+0x19c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2201      	movs	r2, #1
 8004022:	4013      	ands	r3, r2
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	429a      	cmp	r2, r3
 8004028:	d211      	bcs.n	800404e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800402a:	4b1b      	ldr	r3, [pc, #108]	@ (8004098 <HAL_RCC_ClockConfig+0x19c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2201      	movs	r2, #1
 8004030:	4393      	bics	r3, r2
 8004032:	0019      	movs	r1, r3
 8004034:	4b18      	ldr	r3, [pc, #96]	@ (8004098 <HAL_RCC_ClockConfig+0x19c>)
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	430a      	orrs	r2, r1
 800403a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800403c:	4b16      	ldr	r3, [pc, #88]	@ (8004098 <HAL_RCC_ClockConfig+0x19c>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2201      	movs	r2, #1
 8004042:	4013      	ands	r3, r2
 8004044:	683a      	ldr	r2, [r7, #0]
 8004046:	429a      	cmp	r2, r3
 8004048:	d001      	beq.n	800404e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e020      	b.n	8004090 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2204      	movs	r2, #4
 8004054:	4013      	ands	r3, r2
 8004056:	d009      	beq.n	800406c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004058:	4b10      	ldr	r3, [pc, #64]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	4a11      	ldr	r2, [pc, #68]	@ (80040a4 <HAL_RCC_ClockConfig+0x1a8>)
 800405e:	4013      	ands	r3, r2
 8004060:	0019      	movs	r1, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	4b0d      	ldr	r3, [pc, #52]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8004068:	430a      	orrs	r2, r1
 800406a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800406c:	f000 f820 	bl	80040b0 <HAL_RCC_GetSysClockFreq>
 8004070:	0001      	movs	r1, r0
 8004072:	4b0a      	ldr	r3, [pc, #40]	@ (800409c <HAL_RCC_ClockConfig+0x1a0>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	091b      	lsrs	r3, r3, #4
 8004078:	220f      	movs	r2, #15
 800407a:	4013      	ands	r3, r2
 800407c:	4a0a      	ldr	r2, [pc, #40]	@ (80040a8 <HAL_RCC_ClockConfig+0x1ac>)
 800407e:	5cd3      	ldrb	r3, [r2, r3]
 8004080:	000a      	movs	r2, r1
 8004082:	40da      	lsrs	r2, r3
 8004084:	4b09      	ldr	r3, [pc, #36]	@ (80040ac <HAL_RCC_ClockConfig+0x1b0>)
 8004086:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004088:	2003      	movs	r0, #3
 800408a:	f7fd f8e5 	bl	8001258 <HAL_InitTick>
  
  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	0018      	movs	r0, r3
 8004092:	46bd      	mov	sp, r7
 8004094:	b004      	add	sp, #16
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40022000 	.word	0x40022000
 800409c:	40021000 	.word	0x40021000
 80040a0:	00001388 	.word	0x00001388
 80040a4:	fffff8ff 	.word	0xfffff8ff
 80040a8:	08009d90 	.word	0x08009d90
 80040ac:	20000000 	.word	0x20000000

080040b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b086      	sub	sp, #24
 80040b4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040b6:	2300      	movs	r3, #0
 80040b8:	60fb      	str	r3, [r7, #12]
 80040ba:	2300      	movs	r3, #0
 80040bc:	60bb      	str	r3, [r7, #8]
 80040be:	2300      	movs	r3, #0
 80040c0:	617b      	str	r3, [r7, #20]
 80040c2:	2300      	movs	r3, #0
 80040c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80040ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004180 <HAL_RCC_GetSysClockFreq+0xd0>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	220c      	movs	r2, #12
 80040d4:	4013      	ands	r3, r2
 80040d6:	2b0c      	cmp	r3, #12
 80040d8:	d046      	beq.n	8004168 <HAL_RCC_GetSysClockFreq+0xb8>
 80040da:	d848      	bhi.n	800416e <HAL_RCC_GetSysClockFreq+0xbe>
 80040dc:	2b04      	cmp	r3, #4
 80040de:	d002      	beq.n	80040e6 <HAL_RCC_GetSysClockFreq+0x36>
 80040e0:	2b08      	cmp	r3, #8
 80040e2:	d003      	beq.n	80040ec <HAL_RCC_GetSysClockFreq+0x3c>
 80040e4:	e043      	b.n	800416e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040e6:	4b27      	ldr	r3, [pc, #156]	@ (8004184 <HAL_RCC_GetSysClockFreq+0xd4>)
 80040e8:	613b      	str	r3, [r7, #16]
      break;
 80040ea:	e043      	b.n	8004174 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	0c9b      	lsrs	r3, r3, #18
 80040f0:	220f      	movs	r2, #15
 80040f2:	4013      	ands	r3, r2
 80040f4:	4a24      	ldr	r2, [pc, #144]	@ (8004188 <HAL_RCC_GetSysClockFreq+0xd8>)
 80040f6:	5cd3      	ldrb	r3, [r2, r3]
 80040f8:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80040fa:	4b21      	ldr	r3, [pc, #132]	@ (8004180 <HAL_RCC_GetSysClockFreq+0xd0>)
 80040fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fe:	220f      	movs	r2, #15
 8004100:	4013      	ands	r3, r2
 8004102:	4a22      	ldr	r2, [pc, #136]	@ (800418c <HAL_RCC_GetSysClockFreq+0xdc>)
 8004104:	5cd3      	ldrb	r3, [r2, r3]
 8004106:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	23c0      	movs	r3, #192	@ 0xc0
 800410c:	025b      	lsls	r3, r3, #9
 800410e:	401a      	ands	r2, r3
 8004110:	2380      	movs	r3, #128	@ 0x80
 8004112:	025b      	lsls	r3, r3, #9
 8004114:	429a      	cmp	r2, r3
 8004116:	d109      	bne.n	800412c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004118:	68b9      	ldr	r1, [r7, #8]
 800411a:	481a      	ldr	r0, [pc, #104]	@ (8004184 <HAL_RCC_GetSysClockFreq+0xd4>)
 800411c:	f7fb fff4 	bl	8000108 <__udivsi3>
 8004120:	0003      	movs	r3, r0
 8004122:	001a      	movs	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4353      	muls	r3, r2
 8004128:	617b      	str	r3, [r7, #20]
 800412a:	e01a      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	23c0      	movs	r3, #192	@ 0xc0
 8004130:	025b      	lsls	r3, r3, #9
 8004132:	401a      	ands	r2, r3
 8004134:	23c0      	movs	r3, #192	@ 0xc0
 8004136:	025b      	lsls	r3, r3, #9
 8004138:	429a      	cmp	r2, r3
 800413a:	d109      	bne.n	8004150 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800413c:	68b9      	ldr	r1, [r7, #8]
 800413e:	4814      	ldr	r0, [pc, #80]	@ (8004190 <HAL_RCC_GetSysClockFreq+0xe0>)
 8004140:	f7fb ffe2 	bl	8000108 <__udivsi3>
 8004144:	0003      	movs	r3, r0
 8004146:	001a      	movs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4353      	muls	r3, r2
 800414c:	617b      	str	r3, [r7, #20]
 800414e:	e008      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004150:	68b9      	ldr	r1, [r7, #8]
 8004152:	480c      	ldr	r0, [pc, #48]	@ (8004184 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004154:	f7fb ffd8 	bl	8000108 <__udivsi3>
 8004158:	0003      	movs	r3, r0
 800415a:	001a      	movs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4353      	muls	r3, r2
 8004160:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	613b      	str	r3, [r7, #16]
      break;
 8004166:	e005      	b.n	8004174 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8004168:	4b09      	ldr	r3, [pc, #36]	@ (8004190 <HAL_RCC_GetSysClockFreq+0xe0>)
 800416a:	613b      	str	r3, [r7, #16]
      break;
 800416c:	e002      	b.n	8004174 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800416e:	4b05      	ldr	r3, [pc, #20]	@ (8004184 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004170:	613b      	str	r3, [r7, #16]
      break;
 8004172:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004174:	693b      	ldr	r3, [r7, #16]
}
 8004176:	0018      	movs	r0, r3
 8004178:	46bd      	mov	sp, r7
 800417a:	b006      	add	sp, #24
 800417c:	bd80      	pop	{r7, pc}
 800417e:	46c0      	nop			@ (mov r8, r8)
 8004180:	40021000 	.word	0x40021000
 8004184:	007a1200 	.word	0x007a1200
 8004188:	08009da0 	.word	0x08009da0
 800418c:	08009db0 	.word	0x08009db0
 8004190:	02dc6c00 	.word	0x02dc6c00

08004194 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	2380      	movs	r3, #128	@ 0x80
 80041aa:	025b      	lsls	r3, r3, #9
 80041ac:	4013      	ands	r3, r2
 80041ae:	d100      	bne.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80041b0:	e08e      	b.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80041b2:	2017      	movs	r0, #23
 80041b4:	183b      	adds	r3, r7, r0
 80041b6:	2200      	movs	r2, #0
 80041b8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041ba:	4b6e      	ldr	r3, [pc, #440]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80041bc:	69da      	ldr	r2, [r3, #28]
 80041be:	2380      	movs	r3, #128	@ 0x80
 80041c0:	055b      	lsls	r3, r3, #21
 80041c2:	4013      	ands	r3, r2
 80041c4:	d110      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80041c6:	4b6b      	ldr	r3, [pc, #428]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80041c8:	69da      	ldr	r2, [r3, #28]
 80041ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80041cc:	2180      	movs	r1, #128	@ 0x80
 80041ce:	0549      	lsls	r1, r1, #21
 80041d0:	430a      	orrs	r2, r1
 80041d2:	61da      	str	r2, [r3, #28]
 80041d4:	4b67      	ldr	r3, [pc, #412]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80041d6:	69da      	ldr	r2, [r3, #28]
 80041d8:	2380      	movs	r3, #128	@ 0x80
 80041da:	055b      	lsls	r3, r3, #21
 80041dc:	4013      	ands	r3, r2
 80041de:	60bb      	str	r3, [r7, #8]
 80041e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041e2:	183b      	adds	r3, r7, r0
 80041e4:	2201      	movs	r2, #1
 80041e6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e8:	4b63      	ldr	r3, [pc, #396]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	2380      	movs	r3, #128	@ 0x80
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	4013      	ands	r3, r2
 80041f2:	d11a      	bne.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041f4:	4b60      	ldr	r3, [pc, #384]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	4b5f      	ldr	r3, [pc, #380]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80041fa:	2180      	movs	r1, #128	@ 0x80
 80041fc:	0049      	lsls	r1, r1, #1
 80041fe:	430a      	orrs	r2, r1
 8004200:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004202:	f7fd f86f 	bl	80012e4 <HAL_GetTick>
 8004206:	0003      	movs	r3, r0
 8004208:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800420a:	e008      	b.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800420c:	f7fd f86a 	bl	80012e4 <HAL_GetTick>
 8004210:	0002      	movs	r2, r0
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b64      	cmp	r3, #100	@ 0x64
 8004218:	d901      	bls.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e0a6      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421e:	4b56      	ldr	r3, [pc, #344]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	2380      	movs	r3, #128	@ 0x80
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	4013      	ands	r3, r2
 8004228:	d0f0      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800422a:	4b52      	ldr	r3, [pc, #328]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800422c:	6a1a      	ldr	r2, [r3, #32]
 800422e:	23c0      	movs	r3, #192	@ 0xc0
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4013      	ands	r3, r2
 8004234:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d034      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685a      	ldr	r2, [r3, #4]
 8004240:	23c0      	movs	r3, #192	@ 0xc0
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	4013      	ands	r3, r2
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	429a      	cmp	r2, r3
 800424a:	d02c      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800424c:	4b49      	ldr	r3, [pc, #292]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	4a4a      	ldr	r2, [pc, #296]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004252:	4013      	ands	r3, r2
 8004254:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004256:	4b47      	ldr	r3, [pc, #284]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004258:	6a1a      	ldr	r2, [r3, #32]
 800425a:	4b46      	ldr	r3, [pc, #280]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800425c:	2180      	movs	r1, #128	@ 0x80
 800425e:	0249      	lsls	r1, r1, #9
 8004260:	430a      	orrs	r2, r1
 8004262:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004264:	4b43      	ldr	r3, [pc, #268]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004266:	6a1a      	ldr	r2, [r3, #32]
 8004268:	4b42      	ldr	r3, [pc, #264]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800426a:	4945      	ldr	r1, [pc, #276]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800426c:	400a      	ands	r2, r1
 800426e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004270:	4b40      	ldr	r3, [pc, #256]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2201      	movs	r2, #1
 800427a:	4013      	ands	r3, r2
 800427c:	d013      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427e:	f7fd f831 	bl	80012e4 <HAL_GetTick>
 8004282:	0003      	movs	r3, r0
 8004284:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004286:	e009      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004288:	f7fd f82c 	bl	80012e4 <HAL_GetTick>
 800428c:	0002      	movs	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	4a3c      	ldr	r2, [pc, #240]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d901      	bls.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e067      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800429c:	4b35      	ldr	r3, [pc, #212]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	2202      	movs	r2, #2
 80042a2:	4013      	ands	r3, r2
 80042a4:	d0f0      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042a6:	4b33      	ldr	r3, [pc, #204]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	4a34      	ldr	r2, [pc, #208]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80042ac:	4013      	ands	r3, r2
 80042ae:	0019      	movs	r1, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685a      	ldr	r2, [r3, #4]
 80042b4:	4b2f      	ldr	r3, [pc, #188]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042b6:	430a      	orrs	r2, r1
 80042b8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80042ba:	2317      	movs	r3, #23
 80042bc:	18fb      	adds	r3, r7, r3
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d105      	bne.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042c6:	69da      	ldr	r2, [r3, #28]
 80042c8:	4b2a      	ldr	r3, [pc, #168]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042ca:	492f      	ldr	r1, [pc, #188]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80042cc:	400a      	ands	r2, r1
 80042ce:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2201      	movs	r2, #1
 80042d6:	4013      	ands	r3, r2
 80042d8:	d009      	beq.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042da:	4b26      	ldr	r3, [pc, #152]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042de:	2203      	movs	r2, #3
 80042e0:	4393      	bics	r3, r2
 80042e2:	0019      	movs	r1, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	4b22      	ldr	r3, [pc, #136]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042ea:	430a      	orrs	r2, r1
 80042ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2202      	movs	r2, #2
 80042f4:	4013      	ands	r3, r2
 80042f6:	d009      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80042fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fc:	4a23      	ldr	r2, [pc, #140]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80042fe:	4013      	ands	r3, r2
 8004300:	0019      	movs	r1, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	4b1b      	ldr	r3, [pc, #108]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004308:	430a      	orrs	r2, r1
 800430a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2220      	movs	r2, #32
 8004312:	4013      	ands	r3, r2
 8004314:	d009      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004316:	4b17      	ldr	r3, [pc, #92]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431a:	2210      	movs	r2, #16
 800431c:	4393      	bics	r3, r2
 800431e:	0019      	movs	r1, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	4b13      	ldr	r3, [pc, #76]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004326:	430a      	orrs	r2, r1
 8004328:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	2380      	movs	r3, #128	@ 0x80
 8004330:	029b      	lsls	r3, r3, #10
 8004332:	4013      	ands	r3, r2
 8004334:	d009      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004336:	4b0f      	ldr	r3, [pc, #60]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800433a:	2280      	movs	r2, #128	@ 0x80
 800433c:	4393      	bics	r3, r2
 800433e:	0019      	movs	r1, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	699a      	ldr	r2, [r3, #24]
 8004344:	4b0b      	ldr	r3, [pc, #44]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004346:	430a      	orrs	r2, r1
 8004348:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	2380      	movs	r3, #128	@ 0x80
 8004350:	00db      	lsls	r3, r3, #3
 8004352:	4013      	ands	r3, r2
 8004354:	d009      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004356:	4b07      	ldr	r3, [pc, #28]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435a:	2240      	movs	r2, #64	@ 0x40
 800435c:	4393      	bics	r3, r2
 800435e:	0019      	movs	r1, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	695a      	ldr	r2, [r3, #20]
 8004364:	4b03      	ldr	r3, [pc, #12]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004366:	430a      	orrs	r2, r1
 8004368:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	0018      	movs	r0, r3
 800436e:	46bd      	mov	sp, r7
 8004370:	b006      	add	sp, #24
 8004372:	bd80      	pop	{r7, pc}
 8004374:	40021000 	.word	0x40021000
 8004378:	40007000 	.word	0x40007000
 800437c:	fffffcff 	.word	0xfffffcff
 8004380:	fffeffff 	.word	0xfffeffff
 8004384:	00001388 	.word	0x00001388
 8004388:	efffffff 	.word	0xefffffff
 800438c:	fffcffff 	.word	0xfffcffff

08004390 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e042      	b.n	8004428 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	223d      	movs	r2, #61	@ 0x3d
 80043a6:	5c9b      	ldrb	r3, [r3, r2]
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d107      	bne.n	80043be <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	223c      	movs	r2, #60	@ 0x3c
 80043b2:	2100      	movs	r1, #0
 80043b4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	0018      	movs	r0, r3
 80043ba:	f7fc fdaf 	bl	8000f1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	223d      	movs	r2, #61	@ 0x3d
 80043c2:	2102      	movs	r1, #2
 80043c4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	3304      	adds	r3, #4
 80043ce:	0019      	movs	r1, r3
 80043d0:	0010      	movs	r0, r2
 80043d2:	f000 fee9 	bl	80051a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2246      	movs	r2, #70	@ 0x46
 80043da:	2101      	movs	r1, #1
 80043dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	223e      	movs	r2, #62	@ 0x3e
 80043e2:	2101      	movs	r1, #1
 80043e4:	5499      	strb	r1, [r3, r2]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	223f      	movs	r2, #63	@ 0x3f
 80043ea:	2101      	movs	r1, #1
 80043ec:	5499      	strb	r1, [r3, r2]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2240      	movs	r2, #64	@ 0x40
 80043f2:	2101      	movs	r1, #1
 80043f4:	5499      	strb	r1, [r3, r2]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2241      	movs	r2, #65	@ 0x41
 80043fa:	2101      	movs	r1, #1
 80043fc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2242      	movs	r2, #66	@ 0x42
 8004402:	2101      	movs	r1, #1
 8004404:	5499      	strb	r1, [r3, r2]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2243      	movs	r2, #67	@ 0x43
 800440a:	2101      	movs	r1, #1
 800440c:	5499      	strb	r1, [r3, r2]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2244      	movs	r2, #68	@ 0x44
 8004412:	2101      	movs	r1, #1
 8004414:	5499      	strb	r1, [r3, r2]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2245      	movs	r2, #69	@ 0x45
 800441a:	2101      	movs	r1, #1
 800441c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	223d      	movs	r2, #61	@ 0x3d
 8004422:	2101      	movs	r1, #1
 8004424:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	0018      	movs	r0, r3
 800442a:	46bd      	mov	sp, r7
 800442c:	b002      	add	sp, #8
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	223d      	movs	r2, #61	@ 0x3d
 800443c:	5c9b      	ldrb	r3, [r3, r2]
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b01      	cmp	r3, #1
 8004442:	d001      	beq.n	8004448 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e03b      	b.n	80044c0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	223d      	movs	r2, #61	@ 0x3d
 800444c:	2102      	movs	r1, #2
 800444e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68da      	ldr	r2, [r3, #12]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2101      	movs	r1, #1
 800445c:	430a      	orrs	r2, r1
 800445e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a18      	ldr	r2, [pc, #96]	@ (80044c8 <HAL_TIM_Base_Start_IT+0x98>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d00f      	beq.n	800448a <HAL_TIM_Base_Start_IT+0x5a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	2380      	movs	r3, #128	@ 0x80
 8004470:	05db      	lsls	r3, r3, #23
 8004472:	429a      	cmp	r2, r3
 8004474:	d009      	beq.n	800448a <HAL_TIM_Base_Start_IT+0x5a>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a14      	ldr	r2, [pc, #80]	@ (80044cc <HAL_TIM_Base_Start_IT+0x9c>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d004      	beq.n	800448a <HAL_TIM_Base_Start_IT+0x5a>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a12      	ldr	r2, [pc, #72]	@ (80044d0 <HAL_TIM_Base_Start_IT+0xa0>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d111      	bne.n	80044ae <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	2207      	movs	r2, #7
 8004492:	4013      	ands	r3, r2
 8004494:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2b06      	cmp	r3, #6
 800449a:	d010      	beq.n	80044be <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2101      	movs	r1, #1
 80044a8:	430a      	orrs	r2, r1
 80044aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ac:	e007      	b.n	80044be <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2101      	movs	r1, #1
 80044ba:	430a      	orrs	r2, r1
 80044bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	0018      	movs	r0, r3
 80044c2:	46bd      	mov	sp, r7
 80044c4:	b004      	add	sp, #16
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	40012c00 	.word	0x40012c00
 80044cc:	40000400 	.word	0x40000400
 80044d0:	40014000 	.word	0x40014000

080044d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b082      	sub	sp, #8
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e042      	b.n	800456c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	223d      	movs	r2, #61	@ 0x3d
 80044ea:	5c9b      	ldrb	r3, [r3, r2]
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d107      	bne.n	8004502 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	223c      	movs	r2, #60	@ 0x3c
 80044f6:	2100      	movs	r1, #0
 80044f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	0018      	movs	r0, r3
 80044fe:	f000 f839 	bl	8004574 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	223d      	movs	r2, #61	@ 0x3d
 8004506:	2102      	movs	r1, #2
 8004508:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	3304      	adds	r3, #4
 8004512:	0019      	movs	r1, r3
 8004514:	0010      	movs	r0, r2
 8004516:	f000 fe47 	bl	80051a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2246      	movs	r2, #70	@ 0x46
 800451e:	2101      	movs	r1, #1
 8004520:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	223e      	movs	r2, #62	@ 0x3e
 8004526:	2101      	movs	r1, #1
 8004528:	5499      	strb	r1, [r3, r2]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	223f      	movs	r2, #63	@ 0x3f
 800452e:	2101      	movs	r1, #1
 8004530:	5499      	strb	r1, [r3, r2]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2240      	movs	r2, #64	@ 0x40
 8004536:	2101      	movs	r1, #1
 8004538:	5499      	strb	r1, [r3, r2]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2241      	movs	r2, #65	@ 0x41
 800453e:	2101      	movs	r1, #1
 8004540:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2242      	movs	r2, #66	@ 0x42
 8004546:	2101      	movs	r1, #1
 8004548:	5499      	strb	r1, [r3, r2]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2243      	movs	r2, #67	@ 0x43
 800454e:	2101      	movs	r1, #1
 8004550:	5499      	strb	r1, [r3, r2]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2244      	movs	r2, #68	@ 0x44
 8004556:	2101      	movs	r1, #1
 8004558:	5499      	strb	r1, [r3, r2]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2245      	movs	r2, #69	@ 0x45
 800455e:	2101      	movs	r1, #1
 8004560:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	223d      	movs	r2, #61	@ 0x3d
 8004566:	2101      	movs	r1, #1
 8004568:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800456a:	2300      	movs	r3, #0
}
 800456c:	0018      	movs	r0, r3
 800456e:	46bd      	mov	sp, r7
 8004570:	b002      	add	sp, #8
 8004572:	bd80      	pop	{r7, pc}

08004574 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800457c:	46c0      	nop			@ (mov r8, r8)
 800457e:	46bd      	mov	sp, r7
 8004580:	b002      	add	sp, #8
 8004582:	bd80      	pop	{r7, pc}

08004584 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
 8004590:	001a      	movs	r2, r3
 8004592:	1cbb      	adds	r3, r7, #2
 8004594:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004596:	2317      	movs	r3, #23
 8004598:	18fb      	adds	r3, r7, r3
 800459a:	2200      	movs	r2, #0
 800459c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d108      	bne.n	80045b6 <HAL_TIM_PWM_Start_DMA+0x32>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	223e      	movs	r2, #62	@ 0x3e
 80045a8:	5c9b      	ldrb	r3, [r3, r2]
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	3b02      	subs	r3, #2
 80045ae:	425a      	negs	r2, r3
 80045b0:	4153      	adcs	r3, r2
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	e01f      	b.n	80045f6 <HAL_TIM_PWM_Start_DMA+0x72>
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2b04      	cmp	r3, #4
 80045ba:	d108      	bne.n	80045ce <HAL_TIM_PWM_Start_DMA+0x4a>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	223f      	movs	r2, #63	@ 0x3f
 80045c0:	5c9b      	ldrb	r3, [r3, r2]
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	3b02      	subs	r3, #2
 80045c6:	425a      	negs	r2, r3
 80045c8:	4153      	adcs	r3, r2
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	e013      	b.n	80045f6 <HAL_TIM_PWM_Start_DMA+0x72>
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2b08      	cmp	r3, #8
 80045d2:	d108      	bne.n	80045e6 <HAL_TIM_PWM_Start_DMA+0x62>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2240      	movs	r2, #64	@ 0x40
 80045d8:	5c9b      	ldrb	r3, [r3, r2]
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	3b02      	subs	r3, #2
 80045de:	425a      	negs	r2, r3
 80045e0:	4153      	adcs	r3, r2
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	e007      	b.n	80045f6 <HAL_TIM_PWM_Start_DMA+0x72>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2241      	movs	r2, #65	@ 0x41
 80045ea:	5c9b      	ldrb	r3, [r3, r2]
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	3b02      	subs	r3, #2
 80045f0:	425a      	negs	r2, r3
 80045f2:	4153      	adcs	r3, r2
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d001      	beq.n	80045fe <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80045fa:	2302      	movs	r3, #2
 80045fc:	e164      	b.n	80048c8 <HAL_TIM_PWM_Start_DMA+0x344>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d108      	bne.n	8004616 <HAL_TIM_PWM_Start_DMA+0x92>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	223e      	movs	r2, #62	@ 0x3e
 8004608:	5c9b      	ldrb	r3, [r3, r2]
 800460a:	b2db      	uxtb	r3, r3
 800460c:	3b01      	subs	r3, #1
 800460e:	425a      	negs	r2, r3
 8004610:	4153      	adcs	r3, r2
 8004612:	b2db      	uxtb	r3, r3
 8004614:	e01f      	b.n	8004656 <HAL_TIM_PWM_Start_DMA+0xd2>
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2b04      	cmp	r3, #4
 800461a:	d108      	bne.n	800462e <HAL_TIM_PWM_Start_DMA+0xaa>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	223f      	movs	r2, #63	@ 0x3f
 8004620:	5c9b      	ldrb	r3, [r3, r2]
 8004622:	b2db      	uxtb	r3, r3
 8004624:	3b01      	subs	r3, #1
 8004626:	425a      	negs	r2, r3
 8004628:	4153      	adcs	r3, r2
 800462a:	b2db      	uxtb	r3, r3
 800462c:	e013      	b.n	8004656 <HAL_TIM_PWM_Start_DMA+0xd2>
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	2b08      	cmp	r3, #8
 8004632:	d108      	bne.n	8004646 <HAL_TIM_PWM_Start_DMA+0xc2>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2240      	movs	r2, #64	@ 0x40
 8004638:	5c9b      	ldrb	r3, [r3, r2]
 800463a:	b2db      	uxtb	r3, r3
 800463c:	3b01      	subs	r3, #1
 800463e:	425a      	negs	r2, r3
 8004640:	4153      	adcs	r3, r2
 8004642:	b2db      	uxtb	r3, r3
 8004644:	e007      	b.n	8004656 <HAL_TIM_PWM_Start_DMA+0xd2>
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2241      	movs	r2, #65	@ 0x41
 800464a:	5c9b      	ldrb	r3, [r3, r2]
 800464c:	b2db      	uxtb	r3, r3
 800464e:	3b01      	subs	r3, #1
 8004650:	425a      	negs	r2, r3
 8004652:	4153      	adcs	r3, r2
 8004654:	b2db      	uxtb	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d025      	beq.n	80046a6 <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) || (Length == 0U))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d003      	beq.n	8004668 <HAL_TIM_PWM_Start_DMA+0xe4>
 8004660:	1cbb      	adds	r3, r7, #2
 8004662:	881b      	ldrh	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d101      	bne.n	800466c <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e12d      	b.n	80048c8 <HAL_TIM_PWM_Start_DMA+0x344>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d104      	bne.n	800467c <HAL_TIM_PWM_Start_DMA+0xf8>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	223e      	movs	r2, #62	@ 0x3e
 8004676:	2102      	movs	r1, #2
 8004678:	5499      	strb	r1, [r3, r2]
 800467a:	e016      	b.n	80046aa <HAL_TIM_PWM_Start_DMA+0x126>
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	2b04      	cmp	r3, #4
 8004680:	d104      	bne.n	800468c <HAL_TIM_PWM_Start_DMA+0x108>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	223f      	movs	r2, #63	@ 0x3f
 8004686:	2102      	movs	r1, #2
 8004688:	5499      	strb	r1, [r3, r2]
 800468a:	e00e      	b.n	80046aa <HAL_TIM_PWM_Start_DMA+0x126>
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b08      	cmp	r3, #8
 8004690:	d104      	bne.n	800469c <HAL_TIM_PWM_Start_DMA+0x118>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2240      	movs	r2, #64	@ 0x40
 8004696:	2102      	movs	r1, #2
 8004698:	5499      	strb	r1, [r3, r2]
 800469a:	e006      	b.n	80046aa <HAL_TIM_PWM_Start_DMA+0x126>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2241      	movs	r2, #65	@ 0x41
 80046a0:	2102      	movs	r1, #2
 80046a2:	5499      	strb	r1, [r3, r2]
 80046a4:	e001      	b.n	80046aa <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e10e      	b.n	80048c8 <HAL_TIM_PWM_Start_DMA+0x344>
  }

  switch (Channel)
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	2b0c      	cmp	r3, #12
 80046ae:	d100      	bne.n	80046b2 <HAL_TIM_PWM_Start_DMA+0x12e>
 80046b0:	e080      	b.n	80047b4 <HAL_TIM_PWM_Start_DMA+0x230>
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	2b0c      	cmp	r3, #12
 80046b6:	d900      	bls.n	80046ba <HAL_TIM_PWM_Start_DMA+0x136>
 80046b8:	e0a1      	b.n	80047fe <HAL_TIM_PWM_Start_DMA+0x27a>
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	2b08      	cmp	r3, #8
 80046be:	d054      	beq.n	800476a <HAL_TIM_PWM_Start_DMA+0x1e6>
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2b08      	cmp	r3, #8
 80046c4:	d900      	bls.n	80046c8 <HAL_TIM_PWM_Start_DMA+0x144>
 80046c6:	e09a      	b.n	80047fe <HAL_TIM_PWM_Start_DMA+0x27a>
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_TIM_PWM_Start_DMA+0x152>
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	2b04      	cmp	r3, #4
 80046d2:	d025      	beq.n	8004720 <HAL_TIM_PWM_Start_DMA+0x19c>
 80046d4:	e093      	b.n	80047fe <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046da:	4a7d      	ldr	r2, [pc, #500]	@ (80048d0 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80046dc:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e2:	4a7c      	ldr	r2, [pc, #496]	@ (80048d4 <HAL_TIM_PWM_Start_DMA+0x350>)
 80046e4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ea:	4a7b      	ldr	r2, [pc, #492]	@ (80048d8 <HAL_TIM_PWM_Start_DMA+0x354>)
 80046ec:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	3334      	adds	r3, #52	@ 0x34
 80046fa:	001a      	movs	r2, r3
 80046fc:	1cbb      	adds	r3, r7, #2
 80046fe:	881b      	ldrh	r3, [r3, #0]
 8004700:	f7fc ff20 	bl	8001544 <HAL_DMA_Start_IT>
 8004704:	1e03      	subs	r3, r0, #0
 8004706:	d001      	beq.n	800470c <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e0dd      	b.n	80048c8 <HAL_TIM_PWM_Start_DMA+0x344>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2180      	movs	r1, #128	@ 0x80
 8004718:	0089      	lsls	r1, r1, #2
 800471a:	430a      	orrs	r2, r1
 800471c:	60da      	str	r2, [r3, #12]
      break;
 800471e:	e073      	b.n	8004808 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004724:	4a6a      	ldr	r2, [pc, #424]	@ (80048d0 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8004726:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800472c:	4a69      	ldr	r2, [pc, #420]	@ (80048d4 <HAL_TIM_PWM_Start_DMA+0x350>)
 800472e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004734:	4a68      	ldr	r2, [pc, #416]	@ (80048d8 <HAL_TIM_PWM_Start_DMA+0x354>)
 8004736:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800473c:	6879      	ldr	r1, [r7, #4]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	3338      	adds	r3, #56	@ 0x38
 8004744:	001a      	movs	r2, r3
 8004746:	1cbb      	adds	r3, r7, #2
 8004748:	881b      	ldrh	r3, [r3, #0]
 800474a:	f7fc fefb 	bl	8001544 <HAL_DMA_Start_IT>
 800474e:	1e03      	subs	r3, r0, #0
 8004750:	d001      	beq.n	8004756 <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e0b8      	b.n	80048c8 <HAL_TIM_PWM_Start_DMA+0x344>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68da      	ldr	r2, [r3, #12]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2180      	movs	r1, #128	@ 0x80
 8004762:	00c9      	lsls	r1, r1, #3
 8004764:	430a      	orrs	r2, r1
 8004766:	60da      	str	r2, [r3, #12]
      break;
 8004768:	e04e      	b.n	8004808 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800476e:	4a58      	ldr	r2, [pc, #352]	@ (80048d0 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8004770:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004776:	4a57      	ldr	r2, [pc, #348]	@ (80048d4 <HAL_TIM_PWM_Start_DMA+0x350>)
 8004778:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800477e:	4a56      	ldr	r2, [pc, #344]	@ (80048d8 <HAL_TIM_PWM_Start_DMA+0x354>)
 8004780:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004786:	6879      	ldr	r1, [r7, #4]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	333c      	adds	r3, #60	@ 0x3c
 800478e:	001a      	movs	r2, r3
 8004790:	1cbb      	adds	r3, r7, #2
 8004792:	881b      	ldrh	r3, [r3, #0]
 8004794:	f7fc fed6 	bl	8001544 <HAL_DMA_Start_IT>
 8004798:	1e03      	subs	r3, r0, #0
 800479a:	d001      	beq.n	80047a0 <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e093      	b.n	80048c8 <HAL_TIM_PWM_Start_DMA+0x344>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68da      	ldr	r2, [r3, #12]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2180      	movs	r1, #128	@ 0x80
 80047ac:	0109      	lsls	r1, r1, #4
 80047ae:	430a      	orrs	r2, r1
 80047b0:	60da      	str	r2, [r3, #12]
      break;
 80047b2:	e029      	b.n	8004808 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b8:	4a45      	ldr	r2, [pc, #276]	@ (80048d0 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80047ba:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c0:	4a44      	ldr	r2, [pc, #272]	@ (80048d4 <HAL_TIM_PWM_Start_DMA+0x350>)
 80047c2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c8:	4a43      	ldr	r2, [pc, #268]	@ (80048d8 <HAL_TIM_PWM_Start_DMA+0x354>)
 80047ca:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80047d0:	6879      	ldr	r1, [r7, #4]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	3340      	adds	r3, #64	@ 0x40
 80047d8:	001a      	movs	r2, r3
 80047da:	1cbb      	adds	r3, r7, #2
 80047dc:	881b      	ldrh	r3, [r3, #0]
 80047de:	f7fc feb1 	bl	8001544 <HAL_DMA_Start_IT>
 80047e2:	1e03      	subs	r3, r0, #0
 80047e4:	d001      	beq.n	80047ea <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e06e      	b.n	80048c8 <HAL_TIM_PWM_Start_DMA+0x344>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68da      	ldr	r2, [r3, #12]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2180      	movs	r1, #128	@ 0x80
 80047f6:	0149      	lsls	r1, r1, #5
 80047f8:	430a      	orrs	r2, r1
 80047fa:	60da      	str	r2, [r3, #12]
      break;
 80047fc:	e004      	b.n	8004808 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 80047fe:	2317      	movs	r3, #23
 8004800:	18fb      	adds	r3, r7, r3
 8004802:	2201      	movs	r2, #1
 8004804:	701a      	strb	r2, [r3, #0]
      break;
 8004806:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8004808:	2317      	movs	r3, #23
 800480a:	18fb      	adds	r3, r7, r3
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d157      	bne.n	80048c2 <HAL_TIM_PWM_Start_DMA+0x33e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68b9      	ldr	r1, [r7, #8]
 8004818:	2201      	movs	r2, #1
 800481a:	0018      	movs	r0, r3
 800481c:	f000 ffe8 	bl	80057f0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a2d      	ldr	r2, [pc, #180]	@ (80048dc <HAL_TIM_PWM_Start_DMA+0x358>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d00e      	beq.n	8004848 <HAL_TIM_PWM_Start_DMA+0x2c4>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a2c      	ldr	r2, [pc, #176]	@ (80048e0 <HAL_TIM_PWM_Start_DMA+0x35c>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d009      	beq.n	8004848 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a2a      	ldr	r2, [pc, #168]	@ (80048e4 <HAL_TIM_PWM_Start_DMA+0x360>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d004      	beq.n	8004848 <HAL_TIM_PWM_Start_DMA+0x2c4>
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a29      	ldr	r2, [pc, #164]	@ (80048e8 <HAL_TIM_PWM_Start_DMA+0x364>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d101      	bne.n	800484c <HAL_TIM_PWM_Start_DMA+0x2c8>
 8004848:	2301      	movs	r3, #1
 800484a:	e000      	b.n	800484e <HAL_TIM_PWM_Start_DMA+0x2ca>
 800484c:	2300      	movs	r3, #0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d008      	beq.n	8004864 <HAL_TIM_PWM_Start_DMA+0x2e0>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2180      	movs	r1, #128	@ 0x80
 800485e:	0209      	lsls	r1, r1, #8
 8004860:	430a      	orrs	r2, r1
 8004862:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a1c      	ldr	r2, [pc, #112]	@ (80048dc <HAL_TIM_PWM_Start_DMA+0x358>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d00f      	beq.n	800488e <HAL_TIM_PWM_Start_DMA+0x30a>
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	2380      	movs	r3, #128	@ 0x80
 8004874:	05db      	lsls	r3, r3, #23
 8004876:	429a      	cmp	r2, r3
 8004878:	d009      	beq.n	800488e <HAL_TIM_PWM_Start_DMA+0x30a>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a1b      	ldr	r2, [pc, #108]	@ (80048ec <HAL_TIM_PWM_Start_DMA+0x368>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d004      	beq.n	800488e <HAL_TIM_PWM_Start_DMA+0x30a>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a15      	ldr	r2, [pc, #84]	@ (80048e0 <HAL_TIM_PWM_Start_DMA+0x35c>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d111      	bne.n	80048b2 <HAL_TIM_PWM_Start_DMA+0x32e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	2207      	movs	r2, #7
 8004896:	4013      	ands	r3, r2
 8004898:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	2b06      	cmp	r3, #6
 800489e:	d010      	beq.n	80048c2 <HAL_TIM_PWM_Start_DMA+0x33e>
      {
        __HAL_TIM_ENABLE(htim);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2101      	movs	r1, #1
 80048ac:	430a      	orrs	r2, r1
 80048ae:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048b0:	e007      	b.n	80048c2 <HAL_TIM_PWM_Start_DMA+0x33e>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2101      	movs	r1, #1
 80048be:	430a      	orrs	r2, r1
 80048c0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80048c2:	2317      	movs	r3, #23
 80048c4:	18fb      	adds	r3, r7, r3
 80048c6:	781b      	ldrb	r3, [r3, #0]
}
 80048c8:	0018      	movs	r0, r3
 80048ca:	46bd      	mov	sp, r7
 80048cc:	b006      	add	sp, #24
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	08005095 	.word	0x08005095
 80048d4:	0800513f 	.word	0x0800513f
 80048d8:	08005001 	.word	0x08005001
 80048dc:	40012c00 	.word	0x40012c00
 80048e0:	40014000 	.word	0x40014000
 80048e4:	40014400 	.word	0x40014400
 80048e8:	40014800 	.word	0x40014800
 80048ec:	40000400 	.word	0x40000400

080048f0 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048fa:	230f      	movs	r3, #15
 80048fc:	18fb      	adds	r3, r7, r3
 80048fe:	2200      	movs	r2, #0
 8004900:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b0c      	cmp	r3, #12
 8004906:	d039      	beq.n	800497c <HAL_TIM_PWM_Stop_DMA+0x8c>
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	2b0c      	cmp	r3, #12
 800490c:	d844      	bhi.n	8004998 <HAL_TIM_PWM_Stop_DMA+0xa8>
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	2b08      	cmp	r3, #8
 8004912:	d025      	beq.n	8004960 <HAL_TIM_PWM_Stop_DMA+0x70>
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	2b08      	cmp	r3, #8
 8004918:	d83e      	bhi.n	8004998 <HAL_TIM_PWM_Stop_DMA+0xa8>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d003      	beq.n	8004928 <HAL_TIM_PWM_Stop_DMA+0x38>
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	2b04      	cmp	r3, #4
 8004924:	d00e      	beq.n	8004944 <HAL_TIM_PWM_Stop_DMA+0x54>
 8004926:	e037      	b.n	8004998 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68da      	ldr	r2, [r3, #12]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4954      	ldr	r1, [pc, #336]	@ (8004a84 <HAL_TIM_PWM_Stop_DMA+0x194>)
 8004934:	400a      	ands	r2, r1
 8004936:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800493c:	0018      	movs	r0, r3
 800493e:	f7fc fe67 	bl	8001610 <HAL_DMA_Abort_IT>
      break;
 8004942:	e02e      	b.n	80049a2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68da      	ldr	r2, [r3, #12]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	494e      	ldr	r1, [pc, #312]	@ (8004a88 <HAL_TIM_PWM_Stop_DMA+0x198>)
 8004950:	400a      	ands	r2, r1
 8004952:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004958:	0018      	movs	r0, r3
 800495a:	f7fc fe59 	bl	8001610 <HAL_DMA_Abort_IT>
      break;
 800495e:	e020      	b.n	80049a2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68da      	ldr	r2, [r3, #12]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4948      	ldr	r1, [pc, #288]	@ (8004a8c <HAL_TIM_PWM_Stop_DMA+0x19c>)
 800496c:	400a      	ands	r2, r1
 800496e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004974:	0018      	movs	r0, r3
 8004976:	f7fc fe4b 	bl	8001610 <HAL_DMA_Abort_IT>
      break;
 800497a:	e012      	b.n	80049a2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68da      	ldr	r2, [r3, #12]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4942      	ldr	r1, [pc, #264]	@ (8004a90 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 8004988:	400a      	ands	r2, r1
 800498a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004990:	0018      	movs	r0, r3
 8004992:	f7fc fe3d 	bl	8001610 <HAL_DMA_Abort_IT>
      break;
 8004996:	e004      	b.n	80049a2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8004998:	230f      	movs	r3, #15
 800499a:	18fb      	adds	r3, r7, r3
 800499c:	2201      	movs	r2, #1
 800499e:	701a      	strb	r2, [r3, #0]
      break;
 80049a0:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80049a2:	230f      	movs	r3, #15
 80049a4:	18fb      	adds	r3, r7, r3
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d000      	beq.n	80049ae <HAL_TIM_PWM_Stop_DMA+0xbe>
 80049ac:	e063      	b.n	8004a76 <HAL_TIM_PWM_Stop_DMA+0x186>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6839      	ldr	r1, [r7, #0]
 80049b4:	2200      	movs	r2, #0
 80049b6:	0018      	movs	r0, r3
 80049b8:	f000 ff1a 	bl	80057f0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a34      	ldr	r2, [pc, #208]	@ (8004a94 <HAL_TIM_PWM_Stop_DMA+0x1a4>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d00e      	beq.n	80049e4 <HAL_TIM_PWM_Stop_DMA+0xf4>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a33      	ldr	r2, [pc, #204]	@ (8004a98 <HAL_TIM_PWM_Stop_DMA+0x1a8>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d009      	beq.n	80049e4 <HAL_TIM_PWM_Stop_DMA+0xf4>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a31      	ldr	r2, [pc, #196]	@ (8004a9c <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d004      	beq.n	80049e4 <HAL_TIM_PWM_Stop_DMA+0xf4>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a30      	ldr	r2, [pc, #192]	@ (8004aa0 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d101      	bne.n	80049e8 <HAL_TIM_PWM_Stop_DMA+0xf8>
 80049e4:	2301      	movs	r3, #1
 80049e6:	e000      	b.n	80049ea <HAL_TIM_PWM_Stop_DMA+0xfa>
 80049e8:	2300      	movs	r3, #0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d013      	beq.n	8004a16 <HAL_TIM_PWM_Stop_DMA+0x126>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	4a2b      	ldr	r2, [pc, #172]	@ (8004aa4 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 80049f6:	4013      	ands	r3, r2
 80049f8:	d10d      	bne.n	8004a16 <HAL_TIM_PWM_Stop_DMA+0x126>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	6a1b      	ldr	r3, [r3, #32]
 8004a00:	4a29      	ldr	r2, [pc, #164]	@ (8004aa8 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8004a02:	4013      	ands	r3, r2
 8004a04:	d107      	bne.n	8004a16 <HAL_TIM_PWM_Stop_DMA+0x126>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4926      	ldr	r1, [pc, #152]	@ (8004aac <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 8004a12:	400a      	ands	r2, r1
 8004a14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	4a21      	ldr	r2, [pc, #132]	@ (8004aa4 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 8004a1e:	4013      	ands	r3, r2
 8004a20:	d10d      	bne.n	8004a3e <HAL_TIM_PWM_Stop_DMA+0x14e>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa8 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	d107      	bne.n	8004a3e <HAL_TIM_PWM_Stop_DMA+0x14e>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2101      	movs	r1, #1
 8004a3a:	438a      	bics	r2, r1
 8004a3c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d104      	bne.n	8004a4e <HAL_TIM_PWM_Stop_DMA+0x15e>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	223e      	movs	r2, #62	@ 0x3e
 8004a48:	2101      	movs	r1, #1
 8004a4a:	5499      	strb	r1, [r3, r2]
 8004a4c:	e013      	b.n	8004a76 <HAL_TIM_PWM_Stop_DMA+0x186>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b04      	cmp	r3, #4
 8004a52:	d104      	bne.n	8004a5e <HAL_TIM_PWM_Stop_DMA+0x16e>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	223f      	movs	r2, #63	@ 0x3f
 8004a58:	2101      	movs	r1, #1
 8004a5a:	5499      	strb	r1, [r3, r2]
 8004a5c:	e00b      	b.n	8004a76 <HAL_TIM_PWM_Stop_DMA+0x186>
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	2b08      	cmp	r3, #8
 8004a62:	d104      	bne.n	8004a6e <HAL_TIM_PWM_Stop_DMA+0x17e>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2240      	movs	r2, #64	@ 0x40
 8004a68:	2101      	movs	r1, #1
 8004a6a:	5499      	strb	r1, [r3, r2]
 8004a6c:	e003      	b.n	8004a76 <HAL_TIM_PWM_Stop_DMA+0x186>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2241      	movs	r2, #65	@ 0x41
 8004a72:	2101      	movs	r1, #1
 8004a74:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8004a76:	230f      	movs	r3, #15
 8004a78:	18fb      	adds	r3, r7, r3
 8004a7a:	781b      	ldrb	r3, [r3, #0]
}
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	b004      	add	sp, #16
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	fffffdff 	.word	0xfffffdff
 8004a88:	fffffbff 	.word	0xfffffbff
 8004a8c:	fffff7ff 	.word	0xfffff7ff
 8004a90:	ffffefff 	.word	0xffffefff
 8004a94:	40012c00 	.word	0x40012c00
 8004a98:	40014000 	.word	0x40014000
 8004a9c:	40014400 	.word	0x40014400
 8004aa0:	40014800 	.word	0x40014800
 8004aa4:	00001111 	.word	0x00001111
 8004aa8:	00000444 	.word	0x00000444
 8004aac:	ffff7fff 	.word	0xffff7fff

08004ab0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2202      	movs	r2, #2
 8004acc:	4013      	ands	r3, r2
 8004ace:	d021      	beq.n	8004b14 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	d01d      	beq.n	8004b14 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2203      	movs	r2, #3
 8004ade:	4252      	negs	r2, r2
 8004ae0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	2203      	movs	r2, #3
 8004af0:	4013      	ands	r3, r2
 8004af2:	d004      	beq.n	8004afe <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	0018      	movs	r0, r3
 8004af8:	f000 fa6a 	bl	8004fd0 <HAL_TIM_IC_CaptureCallback>
 8004afc:	e007      	b.n	8004b0e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	0018      	movs	r0, r3
 8004b02:	f000 fa5d 	bl	8004fc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	0018      	movs	r0, r3
 8004b0a:	f7fc f929 	bl	8000d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	2204      	movs	r2, #4
 8004b18:	4013      	ands	r3, r2
 8004b1a:	d022      	beq.n	8004b62 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2204      	movs	r2, #4
 8004b20:	4013      	ands	r3, r2
 8004b22:	d01e      	beq.n	8004b62 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2205      	movs	r2, #5
 8004b2a:	4252      	negs	r2, r2
 8004b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2202      	movs	r2, #2
 8004b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	699a      	ldr	r2, [r3, #24]
 8004b3a:	23c0      	movs	r3, #192	@ 0xc0
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d004      	beq.n	8004b4c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	0018      	movs	r0, r3
 8004b46:	f000 fa43 	bl	8004fd0 <HAL_TIM_IC_CaptureCallback>
 8004b4a:	e007      	b.n	8004b5c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	0018      	movs	r0, r3
 8004b50:	f000 fa36 	bl	8004fc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	0018      	movs	r0, r3
 8004b58:	f7fc f902 	bl	8000d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	2208      	movs	r2, #8
 8004b66:	4013      	ands	r3, r2
 8004b68:	d021      	beq.n	8004bae <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2208      	movs	r2, #8
 8004b6e:	4013      	ands	r3, r2
 8004b70:	d01d      	beq.n	8004bae <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2209      	movs	r2, #9
 8004b78:	4252      	negs	r2, r2
 8004b7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2204      	movs	r2, #4
 8004b80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	2203      	movs	r2, #3
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	d004      	beq.n	8004b98 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	0018      	movs	r0, r3
 8004b92:	f000 fa1d 	bl	8004fd0 <HAL_TIM_IC_CaptureCallback>
 8004b96:	e007      	b.n	8004ba8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	0018      	movs	r0, r3
 8004b9c:	f000 fa10 	bl	8004fc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f7fc f8dc 	bl	8000d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	2210      	movs	r2, #16
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	d022      	beq.n	8004bfc <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2210      	movs	r2, #16
 8004bba:	4013      	ands	r3, r2
 8004bbc:	d01e      	beq.n	8004bfc <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2211      	movs	r2, #17
 8004bc4:	4252      	negs	r2, r2
 8004bc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2208      	movs	r2, #8
 8004bcc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	69da      	ldr	r2, [r3, #28]
 8004bd4:	23c0      	movs	r3, #192	@ 0xc0
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	4013      	ands	r3, r2
 8004bda:	d004      	beq.n	8004be6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	0018      	movs	r0, r3
 8004be0:	f000 f9f6 	bl	8004fd0 <HAL_TIM_IC_CaptureCallback>
 8004be4:	e007      	b.n	8004bf6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	0018      	movs	r0, r3
 8004bea:	f000 f9e9 	bl	8004fc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f7fc f8b5 	bl	8000d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	4013      	ands	r3, r2
 8004c02:	d00c      	beq.n	8004c1e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2201      	movs	r2, #1
 8004c08:	4013      	ands	r3, r2
 8004c0a:	d008      	beq.n	8004c1e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2202      	movs	r2, #2
 8004c12:	4252      	negs	r2, r2
 8004c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	0018      	movs	r0, r3
 8004c1a:	f7fc f92f 	bl	8000e7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2280      	movs	r2, #128	@ 0x80
 8004c22:	4013      	ands	r3, r2
 8004c24:	d00c      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2280      	movs	r2, #128	@ 0x80
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	d008      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2281      	movs	r2, #129	@ 0x81
 8004c34:	4252      	negs	r2, r2
 8004c36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	0018      	movs	r0, r3
 8004c3c:	f000 fe62 	bl	8005904 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	2240      	movs	r2, #64	@ 0x40
 8004c44:	4013      	ands	r3, r2
 8004c46:	d00c      	beq.n	8004c62 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2240      	movs	r2, #64	@ 0x40
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	d008      	beq.n	8004c62 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2241      	movs	r2, #65	@ 0x41
 8004c56:	4252      	negs	r2, r2
 8004c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	0018      	movs	r0, r3
 8004c5e:	f000 f9bf 	bl	8004fe0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	2220      	movs	r2, #32
 8004c66:	4013      	ands	r3, r2
 8004c68:	d00c      	beq.n	8004c84 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	4013      	ands	r3, r2
 8004c70:	d008      	beq.n	8004c84 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	2221      	movs	r2, #33	@ 0x21
 8004c78:	4252      	negs	r2, r2
 8004c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	0018      	movs	r0, r3
 8004c80:	f000 fe38 	bl	80058f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c84:	46c0      	nop			@ (mov r8, r8)
 8004c86:	46bd      	mov	sp, r7
 8004c88:	b004      	add	sp, #16
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c98:	2317      	movs	r3, #23
 8004c9a:	18fb      	adds	r3, r7, r3
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	223c      	movs	r2, #60	@ 0x3c
 8004ca4:	5c9b      	ldrb	r3, [r3, r2]
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d101      	bne.n	8004cae <HAL_TIM_PWM_ConfigChannel+0x22>
 8004caa:	2302      	movs	r3, #2
 8004cac:	e0ad      	b.n	8004e0a <HAL_TIM_PWM_ConfigChannel+0x17e>
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	223c      	movs	r2, #60	@ 0x3c
 8004cb2:	2101      	movs	r1, #1
 8004cb4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b0c      	cmp	r3, #12
 8004cba:	d100      	bne.n	8004cbe <HAL_TIM_PWM_ConfigChannel+0x32>
 8004cbc:	e076      	b.n	8004dac <HAL_TIM_PWM_ConfigChannel+0x120>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2b0c      	cmp	r3, #12
 8004cc2:	d900      	bls.n	8004cc6 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004cc4:	e095      	b.n	8004df2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2b08      	cmp	r3, #8
 8004cca:	d04e      	beq.n	8004d6a <HAL_TIM_PWM_ConfigChannel+0xde>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b08      	cmp	r3, #8
 8004cd0:	d900      	bls.n	8004cd4 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004cd2:	e08e      	b.n	8004df2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d003      	beq.n	8004ce2 <HAL_TIM_PWM_ConfigChannel+0x56>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2b04      	cmp	r3, #4
 8004cde:	d021      	beq.n	8004d24 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004ce0:	e087      	b.n	8004df2 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	68ba      	ldr	r2, [r7, #8]
 8004ce8:	0011      	movs	r1, r2
 8004cea:	0018      	movs	r0, r3
 8004cec:	f000 faea 	bl	80052c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	699a      	ldr	r2, [r3, #24]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2108      	movs	r1, #8
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	699a      	ldr	r2, [r3, #24]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2104      	movs	r1, #4
 8004d0c:	438a      	bics	r2, r1
 8004d0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6999      	ldr	r1, [r3, #24]
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	691a      	ldr	r2, [r3, #16]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	619a      	str	r2, [r3, #24]
      break;
 8004d22:	e06b      	b.n	8004dfc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68ba      	ldr	r2, [r7, #8]
 8004d2a:	0011      	movs	r1, r2
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	f000 fb51 	bl	80053d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	699a      	ldr	r2, [r3, #24]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2180      	movs	r1, #128	@ 0x80
 8004d3e:	0109      	lsls	r1, r1, #4
 8004d40:	430a      	orrs	r2, r1
 8004d42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4931      	ldr	r1, [pc, #196]	@ (8004e14 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004d50:	400a      	ands	r2, r1
 8004d52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	6999      	ldr	r1, [r3, #24]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	021a      	lsls	r2, r3, #8
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	430a      	orrs	r2, r1
 8004d66:	619a      	str	r2, [r3, #24]
      break;
 8004d68:	e048      	b.n	8004dfc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68ba      	ldr	r2, [r7, #8]
 8004d70:	0011      	movs	r1, r2
 8004d72:	0018      	movs	r0, r3
 8004d74:	f000 fbb2 	bl	80054dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	69da      	ldr	r2, [r3, #28]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2108      	movs	r1, #8
 8004d84:	430a      	orrs	r2, r1
 8004d86:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	69da      	ldr	r2, [r3, #28]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2104      	movs	r1, #4
 8004d94:	438a      	bics	r2, r1
 8004d96:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	69d9      	ldr	r1, [r3, #28]
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	691a      	ldr	r2, [r3, #16]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	430a      	orrs	r2, r1
 8004da8:	61da      	str	r2, [r3, #28]
      break;
 8004daa:	e027      	b.n	8004dfc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	0011      	movs	r1, r2
 8004db4:	0018      	movs	r0, r3
 8004db6:	f000 fc17 	bl	80055e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	69da      	ldr	r2, [r3, #28]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2180      	movs	r1, #128	@ 0x80
 8004dc6:	0109      	lsls	r1, r1, #4
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	69da      	ldr	r2, [r3, #28]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	490f      	ldr	r1, [pc, #60]	@ (8004e14 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004dd8:	400a      	ands	r2, r1
 8004dda:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	69d9      	ldr	r1, [r3, #28]
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	021a      	lsls	r2, r3, #8
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	430a      	orrs	r2, r1
 8004dee:	61da      	str	r2, [r3, #28]
      break;
 8004df0:	e004      	b.n	8004dfc <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004df2:	2317      	movs	r3, #23
 8004df4:	18fb      	adds	r3, r7, r3
 8004df6:	2201      	movs	r2, #1
 8004df8:	701a      	strb	r2, [r3, #0]
      break;
 8004dfa:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	223c      	movs	r2, #60	@ 0x3c
 8004e00:	2100      	movs	r1, #0
 8004e02:	5499      	strb	r1, [r3, r2]

  return status;
 8004e04:	2317      	movs	r3, #23
 8004e06:	18fb      	adds	r3, r7, r3
 8004e08:	781b      	ldrb	r3, [r3, #0]
}
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	b006      	add	sp, #24
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	46c0      	nop			@ (mov r8, r8)
 8004e14:	fffffbff 	.word	0xfffffbff

08004e18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e22:	230f      	movs	r3, #15
 8004e24:	18fb      	adds	r3, r7, r3
 8004e26:	2200      	movs	r2, #0
 8004e28:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	223c      	movs	r2, #60	@ 0x3c
 8004e2e:	5c9b      	ldrb	r3, [r3, r2]
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <HAL_TIM_ConfigClockSource+0x20>
 8004e34:	2302      	movs	r3, #2
 8004e36:	e0bc      	b.n	8004fb2 <HAL_TIM_ConfigClockSource+0x19a>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	223c      	movs	r2, #60	@ 0x3c
 8004e3c:	2101      	movs	r1, #1
 8004e3e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	223d      	movs	r2, #61	@ 0x3d
 8004e44:	2102      	movs	r1, #2
 8004e46:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2277      	movs	r2, #119	@ 0x77
 8004e54:	4393      	bics	r3, r2
 8004e56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	4a58      	ldr	r2, [pc, #352]	@ (8004fbc <HAL_TIM_ConfigClockSource+0x1a4>)
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68ba      	ldr	r2, [r7, #8]
 8004e66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2280      	movs	r2, #128	@ 0x80
 8004e6e:	0192      	lsls	r2, r2, #6
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d040      	beq.n	8004ef6 <HAL_TIM_ConfigClockSource+0xde>
 8004e74:	2280      	movs	r2, #128	@ 0x80
 8004e76:	0192      	lsls	r2, r2, #6
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d900      	bls.n	8004e7e <HAL_TIM_ConfigClockSource+0x66>
 8004e7c:	e088      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004e7e:	2280      	movs	r2, #128	@ 0x80
 8004e80:	0152      	lsls	r2, r2, #5
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d100      	bne.n	8004e88 <HAL_TIM_ConfigClockSource+0x70>
 8004e86:	e088      	b.n	8004f9a <HAL_TIM_ConfigClockSource+0x182>
 8004e88:	2280      	movs	r2, #128	@ 0x80
 8004e8a:	0152      	lsls	r2, r2, #5
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d900      	bls.n	8004e92 <HAL_TIM_ConfigClockSource+0x7a>
 8004e90:	e07e      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004e92:	2b70      	cmp	r3, #112	@ 0x70
 8004e94:	d018      	beq.n	8004ec8 <HAL_TIM_ConfigClockSource+0xb0>
 8004e96:	d900      	bls.n	8004e9a <HAL_TIM_ConfigClockSource+0x82>
 8004e98:	e07a      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004e9a:	2b60      	cmp	r3, #96	@ 0x60
 8004e9c:	d04f      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x126>
 8004e9e:	d900      	bls.n	8004ea2 <HAL_TIM_ConfigClockSource+0x8a>
 8004ea0:	e076      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004ea2:	2b50      	cmp	r3, #80	@ 0x50
 8004ea4:	d03b      	beq.n	8004f1e <HAL_TIM_ConfigClockSource+0x106>
 8004ea6:	d900      	bls.n	8004eaa <HAL_TIM_ConfigClockSource+0x92>
 8004ea8:	e072      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004eaa:	2b40      	cmp	r3, #64	@ 0x40
 8004eac:	d057      	beq.n	8004f5e <HAL_TIM_ConfigClockSource+0x146>
 8004eae:	d900      	bls.n	8004eb2 <HAL_TIM_ConfigClockSource+0x9a>
 8004eb0:	e06e      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004eb2:	2b30      	cmp	r3, #48	@ 0x30
 8004eb4:	d063      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x166>
 8004eb6:	d86b      	bhi.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004eb8:	2b20      	cmp	r3, #32
 8004eba:	d060      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x166>
 8004ebc:	d868      	bhi.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d05d      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x166>
 8004ec2:	2b10      	cmp	r3, #16
 8004ec4:	d05b      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x166>
 8004ec6:	e063      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ed8:	f000 fc6a 	bl	80057b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2277      	movs	r2, #119	@ 0x77
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68ba      	ldr	r2, [r7, #8]
 8004ef2:	609a      	str	r2, [r3, #8]
      break;
 8004ef4:	e052      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f06:	f000 fc53 	bl	80057b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	689a      	ldr	r2, [r3, #8]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2180      	movs	r1, #128	@ 0x80
 8004f16:	01c9      	lsls	r1, r1, #7
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	609a      	str	r2, [r3, #8]
      break;
 8004f1c:	e03e      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f2a:	001a      	movs	r2, r3
 8004f2c:	f000 fbc6 	bl	80056bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2150      	movs	r1, #80	@ 0x50
 8004f36:	0018      	movs	r0, r3
 8004f38:	f000 fc20 	bl	800577c <TIM_ITRx_SetConfig>
      break;
 8004f3c:	e02e      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f4a:	001a      	movs	r2, r3
 8004f4c:	f000 fbe4 	bl	8005718 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2160      	movs	r1, #96	@ 0x60
 8004f56:	0018      	movs	r0, r3
 8004f58:	f000 fc10 	bl	800577c <TIM_ITRx_SetConfig>
      break;
 8004f5c:	e01e      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f6a:	001a      	movs	r2, r3
 8004f6c:	f000 fba6 	bl	80056bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2140      	movs	r1, #64	@ 0x40
 8004f76:	0018      	movs	r0, r3
 8004f78:	f000 fc00 	bl	800577c <TIM_ITRx_SetConfig>
      break;
 8004f7c:	e00e      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	0019      	movs	r1, r3
 8004f88:	0010      	movs	r0, r2
 8004f8a:	f000 fbf7 	bl	800577c <TIM_ITRx_SetConfig>
      break;
 8004f8e:	e005      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004f90:	230f      	movs	r3, #15
 8004f92:	18fb      	adds	r3, r7, r3
 8004f94:	2201      	movs	r2, #1
 8004f96:	701a      	strb	r2, [r3, #0]
      break;
 8004f98:	e000      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004f9a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	223d      	movs	r2, #61	@ 0x3d
 8004fa0:	2101      	movs	r1, #1
 8004fa2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	223c      	movs	r2, #60	@ 0x3c
 8004fa8:	2100      	movs	r1, #0
 8004faa:	5499      	strb	r1, [r3, r2]

  return status;
 8004fac:	230f      	movs	r3, #15
 8004fae:	18fb      	adds	r3, r7, r3
 8004fb0:	781b      	ldrb	r3, [r3, #0]
}
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	b004      	add	sp, #16
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	46c0      	nop			@ (mov r8, r8)
 8004fbc:	ffff00ff 	.word	0xffff00ff

08004fc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fc8:	46c0      	nop			@ (mov r8, r8)
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	b002      	add	sp, #8
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b082      	sub	sp, #8
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fd8:	46c0      	nop			@ (mov r8, r8)
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	b002      	add	sp, #8
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fe8:	46c0      	nop			@ (mov r8, r8)
 8004fea:	46bd      	mov	sp, r7
 8004fec:	b002      	add	sp, #8
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004ff8:	46c0      	nop			@ (mov r8, r8)
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	b002      	add	sp, #8
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b084      	sub	sp, #16
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	429a      	cmp	r2, r3
 8005016:	d107      	bne.n	8005028 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2201      	movs	r2, #1
 800501c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	223e      	movs	r2, #62	@ 0x3e
 8005022:	2101      	movs	r1, #1
 8005024:	5499      	strb	r1, [r3, r2]
 8005026:	e02a      	b.n	800507e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	429a      	cmp	r2, r3
 8005030:	d107      	bne.n	8005042 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2202      	movs	r2, #2
 8005036:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	223f      	movs	r2, #63	@ 0x3f
 800503c:	2101      	movs	r1, #1
 800503e:	5499      	strb	r1, [r3, r2]
 8005040:	e01d      	b.n	800507e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	429a      	cmp	r2, r3
 800504a:	d107      	bne.n	800505c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2204      	movs	r2, #4
 8005050:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2240      	movs	r2, #64	@ 0x40
 8005056:	2101      	movs	r1, #1
 8005058:	5499      	strb	r1, [r3, r2]
 800505a:	e010      	b.n	800507e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	429a      	cmp	r2, r3
 8005064:	d107      	bne.n	8005076 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2208      	movs	r2, #8
 800506a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2241      	movs	r2, #65	@ 0x41
 8005070:	2101      	movs	r1, #1
 8005072:	5499      	strb	r1, [r3, r2]
 8005074:	e003      	b.n	800507e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	223d      	movs	r2, #61	@ 0x3d
 800507a:	2101      	movs	r1, #1
 800507c:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	0018      	movs	r0, r3
 8005082:	f7ff ffb5 	bl	8004ff0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	771a      	strb	r2, [r3, #28]
}
 800508c:	46c0      	nop			@ (mov r8, r8)
 800508e:	46bd      	mov	sp, r7
 8005090:	b004      	add	sp, #16
 8005092:	bd80      	pop	{r7, pc}

08005094 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d10b      	bne.n	80050c4 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2201      	movs	r2, #1
 80050b0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	699b      	ldr	r3, [r3, #24]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d136      	bne.n	8005128 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	223e      	movs	r2, #62	@ 0x3e
 80050be:	2101      	movs	r1, #1
 80050c0:	5499      	strb	r1, [r3, r2]
 80050c2:	e031      	b.n	8005128 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d10b      	bne.n	80050e6 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2202      	movs	r2, #2
 80050d2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d125      	bne.n	8005128 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	223f      	movs	r2, #63	@ 0x3f
 80050e0:	2101      	movs	r1, #1
 80050e2:	5499      	strb	r1, [r3, r2]
 80050e4:	e020      	b.n	8005128 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d10b      	bne.n	8005108 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2204      	movs	r2, #4
 80050f4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d114      	bne.n	8005128 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2240      	movs	r2, #64	@ 0x40
 8005102:	2101      	movs	r1, #1
 8005104:	5499      	strb	r1, [r3, r2]
 8005106:	e00f      	b.n	8005128 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	429a      	cmp	r2, r3
 8005110:	d10a      	bne.n	8005128 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2208      	movs	r2, #8
 8005116:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	699b      	ldr	r3, [r3, #24]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d103      	bne.n	8005128 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2241      	movs	r2, #65	@ 0x41
 8005124:	2101      	movs	r1, #1
 8005126:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	0018      	movs	r0, r3
 800512c:	f7fb fe18 	bl	8000d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	771a      	strb	r2, [r3, #28]
}
 8005136:	46c0      	nop			@ (mov r8, r8)
 8005138:	46bd      	mov	sp, r7
 800513a:	b004      	add	sp, #16
 800513c:	bd80      	pop	{r7, pc}

0800513e <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800513e:	b580      	push	{r7, lr}
 8005140:	b084      	sub	sp, #16
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	429a      	cmp	r2, r3
 8005154:	d103      	bne.n	800515e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2201      	movs	r2, #1
 800515a:	771a      	strb	r2, [r3, #28]
 800515c:	e019      	b.n	8005192 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	429a      	cmp	r2, r3
 8005166:	d103      	bne.n	8005170 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2202      	movs	r2, #2
 800516c:	771a      	strb	r2, [r3, #28]
 800516e:	e010      	b.n	8005192 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	429a      	cmp	r2, r3
 8005178:	d103      	bne.n	8005182 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2204      	movs	r2, #4
 800517e:	771a      	strb	r2, [r3, #28]
 8005180:	e007      	b.n	8005192 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	429a      	cmp	r2, r3
 800518a:	d102      	bne.n	8005192 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2208      	movs	r2, #8
 8005190:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	0018      	movs	r0, r3
 8005196:	f7fb fd5f 	bl	8000c58 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	771a      	strb	r2, [r3, #28]
}
 80051a0:	46c0      	nop			@ (mov r8, r8)
 80051a2:	46bd      	mov	sp, r7
 80051a4:	b004      	add	sp, #16
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a3b      	ldr	r2, [pc, #236]	@ (80052a8 <TIM_Base_SetConfig+0x100>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d008      	beq.n	80051d2 <TIM_Base_SetConfig+0x2a>
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	2380      	movs	r3, #128	@ 0x80
 80051c4:	05db      	lsls	r3, r3, #23
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d003      	beq.n	80051d2 <TIM_Base_SetConfig+0x2a>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a37      	ldr	r2, [pc, #220]	@ (80052ac <TIM_Base_SetConfig+0x104>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d108      	bne.n	80051e4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2270      	movs	r2, #112	@ 0x70
 80051d6:	4393      	bics	r3, r2
 80051d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a30      	ldr	r2, [pc, #192]	@ (80052a8 <TIM_Base_SetConfig+0x100>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d018      	beq.n	800521e <TIM_Base_SetConfig+0x76>
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	2380      	movs	r3, #128	@ 0x80
 80051f0:	05db      	lsls	r3, r3, #23
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d013      	beq.n	800521e <TIM_Base_SetConfig+0x76>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a2c      	ldr	r2, [pc, #176]	@ (80052ac <TIM_Base_SetConfig+0x104>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00f      	beq.n	800521e <TIM_Base_SetConfig+0x76>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a2b      	ldr	r2, [pc, #172]	@ (80052b0 <TIM_Base_SetConfig+0x108>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d00b      	beq.n	800521e <TIM_Base_SetConfig+0x76>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a2a      	ldr	r2, [pc, #168]	@ (80052b4 <TIM_Base_SetConfig+0x10c>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d007      	beq.n	800521e <TIM_Base_SetConfig+0x76>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a29      	ldr	r2, [pc, #164]	@ (80052b8 <TIM_Base_SetConfig+0x110>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d003      	beq.n	800521e <TIM_Base_SetConfig+0x76>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a28      	ldr	r2, [pc, #160]	@ (80052bc <TIM_Base_SetConfig+0x114>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d108      	bne.n	8005230 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	4a27      	ldr	r2, [pc, #156]	@ (80052c0 <TIM_Base_SetConfig+0x118>)
 8005222:	4013      	ands	r3, r2
 8005224:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	4313      	orrs	r3, r2
 800522e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2280      	movs	r2, #128	@ 0x80
 8005234:	4393      	bics	r3, r2
 8005236:	001a      	movs	r2, r3
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	695b      	ldr	r3, [r3, #20]
 800523c:	4313      	orrs	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	689a      	ldr	r2, [r3, #8]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a13      	ldr	r2, [pc, #76]	@ (80052a8 <TIM_Base_SetConfig+0x100>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d00b      	beq.n	8005276 <TIM_Base_SetConfig+0xce>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a14      	ldr	r2, [pc, #80]	@ (80052b4 <TIM_Base_SetConfig+0x10c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d007      	beq.n	8005276 <TIM_Base_SetConfig+0xce>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a13      	ldr	r2, [pc, #76]	@ (80052b8 <TIM_Base_SetConfig+0x110>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d003      	beq.n	8005276 <TIM_Base_SetConfig+0xce>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a12      	ldr	r2, [pc, #72]	@ (80052bc <TIM_Base_SetConfig+0x114>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d103      	bne.n	800527e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	691a      	ldr	r2, [r3, #16]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2201      	movs	r2, #1
 8005282:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	2201      	movs	r2, #1
 800528a:	4013      	ands	r3, r2
 800528c:	2b01      	cmp	r3, #1
 800528e:	d106      	bne.n	800529e <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	2201      	movs	r2, #1
 8005296:	4393      	bics	r3, r2
 8005298:	001a      	movs	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	611a      	str	r2, [r3, #16]
  }
}
 800529e:	46c0      	nop			@ (mov r8, r8)
 80052a0:	46bd      	mov	sp, r7
 80052a2:	b004      	add	sp, #16
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	46c0      	nop			@ (mov r8, r8)
 80052a8:	40012c00 	.word	0x40012c00
 80052ac:	40000400 	.word	0x40000400
 80052b0:	40002000 	.word	0x40002000
 80052b4:	40014000 	.word	0x40014000
 80052b8:	40014400 	.word	0x40014400
 80052bc:	40014800 	.word	0x40014800
 80052c0:	fffffcff 	.word	0xfffffcff

080052c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b086      	sub	sp, #24
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	2201      	movs	r2, #1
 80052da:	4393      	bics	r3, r2
 80052dc:	001a      	movs	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2270      	movs	r2, #112	@ 0x70
 80052f2:	4393      	bics	r3, r2
 80052f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2203      	movs	r2, #3
 80052fa:	4393      	bics	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	4313      	orrs	r3, r2
 8005306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	2202      	movs	r2, #2
 800530c:	4393      	bics	r3, r2
 800530e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	697a      	ldr	r2, [r7, #20]
 8005316:	4313      	orrs	r3, r2
 8005318:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a27      	ldr	r2, [pc, #156]	@ (80053bc <TIM_OC1_SetConfig+0xf8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d00b      	beq.n	800533a <TIM_OC1_SetConfig+0x76>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a26      	ldr	r2, [pc, #152]	@ (80053c0 <TIM_OC1_SetConfig+0xfc>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d007      	beq.n	800533a <TIM_OC1_SetConfig+0x76>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a25      	ldr	r2, [pc, #148]	@ (80053c4 <TIM_OC1_SetConfig+0x100>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d003      	beq.n	800533a <TIM_OC1_SetConfig+0x76>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a24      	ldr	r2, [pc, #144]	@ (80053c8 <TIM_OC1_SetConfig+0x104>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d10c      	bne.n	8005354 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	2208      	movs	r2, #8
 800533e:	4393      	bics	r3, r2
 8005340:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	697a      	ldr	r2, [r7, #20]
 8005348:	4313      	orrs	r3, r2
 800534a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	2204      	movs	r2, #4
 8005350:	4393      	bics	r3, r2
 8005352:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a19      	ldr	r2, [pc, #100]	@ (80053bc <TIM_OC1_SetConfig+0xf8>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d00b      	beq.n	8005374 <TIM_OC1_SetConfig+0xb0>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a18      	ldr	r2, [pc, #96]	@ (80053c0 <TIM_OC1_SetConfig+0xfc>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d007      	beq.n	8005374 <TIM_OC1_SetConfig+0xb0>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a17      	ldr	r2, [pc, #92]	@ (80053c4 <TIM_OC1_SetConfig+0x100>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d003      	beq.n	8005374 <TIM_OC1_SetConfig+0xb0>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a16      	ldr	r2, [pc, #88]	@ (80053c8 <TIM_OC1_SetConfig+0x104>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d111      	bne.n	8005398 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	4a15      	ldr	r2, [pc, #84]	@ (80053cc <TIM_OC1_SetConfig+0x108>)
 8005378:	4013      	ands	r3, r2
 800537a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	4a14      	ldr	r2, [pc, #80]	@ (80053d0 <TIM_OC1_SetConfig+0x10c>)
 8005380:	4013      	ands	r3, r2
 8005382:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	4313      	orrs	r3, r2
 800538c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	4313      	orrs	r3, r2
 8005396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	621a      	str	r2, [r3, #32]
}
 80053b2:	46c0      	nop			@ (mov r8, r8)
 80053b4:	46bd      	mov	sp, r7
 80053b6:	b006      	add	sp, #24
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	46c0      	nop			@ (mov r8, r8)
 80053bc:	40012c00 	.word	0x40012c00
 80053c0:	40014000 	.word	0x40014000
 80053c4:	40014400 	.word	0x40014400
 80053c8:	40014800 	.word	0x40014800
 80053cc:	fffffeff 	.word	0xfffffeff
 80053d0:	fffffdff 	.word	0xfffffdff

080053d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b086      	sub	sp, #24
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a1b      	ldr	r3, [r3, #32]
 80053e8:	2210      	movs	r2, #16
 80053ea:	4393      	bics	r3, r2
 80053ec:	001a      	movs	r2, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	4a2e      	ldr	r2, [pc, #184]	@ (80054bc <TIM_OC2_SetConfig+0xe8>)
 8005402:	4013      	ands	r3, r2
 8005404:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	4a2d      	ldr	r2, [pc, #180]	@ (80054c0 <TIM_OC2_SetConfig+0xec>)
 800540a:	4013      	ands	r3, r2
 800540c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	021b      	lsls	r3, r3, #8
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	4313      	orrs	r3, r2
 8005418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	2220      	movs	r2, #32
 800541e:	4393      	bics	r3, r2
 8005420:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	011b      	lsls	r3, r3, #4
 8005428:	697a      	ldr	r2, [r7, #20]
 800542a:	4313      	orrs	r3, r2
 800542c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a24      	ldr	r2, [pc, #144]	@ (80054c4 <TIM_OC2_SetConfig+0xf0>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d10d      	bne.n	8005452 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	2280      	movs	r2, #128	@ 0x80
 800543a:	4393      	bics	r3, r2
 800543c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	011b      	lsls	r3, r3, #4
 8005444:	697a      	ldr	r2, [r7, #20]
 8005446:	4313      	orrs	r3, r2
 8005448:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	2240      	movs	r2, #64	@ 0x40
 800544e:	4393      	bics	r3, r2
 8005450:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a1b      	ldr	r2, [pc, #108]	@ (80054c4 <TIM_OC2_SetConfig+0xf0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d00b      	beq.n	8005472 <TIM_OC2_SetConfig+0x9e>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a1a      	ldr	r2, [pc, #104]	@ (80054c8 <TIM_OC2_SetConfig+0xf4>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d007      	beq.n	8005472 <TIM_OC2_SetConfig+0x9e>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a19      	ldr	r2, [pc, #100]	@ (80054cc <TIM_OC2_SetConfig+0xf8>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d003      	beq.n	8005472 <TIM_OC2_SetConfig+0x9e>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a18      	ldr	r2, [pc, #96]	@ (80054d0 <TIM_OC2_SetConfig+0xfc>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d113      	bne.n	800549a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	4a17      	ldr	r2, [pc, #92]	@ (80054d4 <TIM_OC2_SetConfig+0x100>)
 8005476:	4013      	ands	r3, r2
 8005478:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	4a16      	ldr	r2, [pc, #88]	@ (80054d8 <TIM_OC2_SetConfig+0x104>)
 800547e:	4013      	ands	r3, r2
 8005480:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	4313      	orrs	r3, r2
 800548c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	4313      	orrs	r3, r2
 8005498:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	685a      	ldr	r2, [r3, #4]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	621a      	str	r2, [r3, #32]
}
 80054b4:	46c0      	nop			@ (mov r8, r8)
 80054b6:	46bd      	mov	sp, r7
 80054b8:	b006      	add	sp, #24
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	ffff8fff 	.word	0xffff8fff
 80054c0:	fffffcff 	.word	0xfffffcff
 80054c4:	40012c00 	.word	0x40012c00
 80054c8:	40014000 	.word	0x40014000
 80054cc:	40014400 	.word	0x40014400
 80054d0:	40014800 	.word	0x40014800
 80054d4:	fffffbff 	.word	0xfffffbff
 80054d8:	fffff7ff 	.word	0xfffff7ff

080054dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b086      	sub	sp, #24
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a1b      	ldr	r3, [r3, #32]
 80054ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a1b      	ldr	r3, [r3, #32]
 80054f0:	4a33      	ldr	r2, [pc, #204]	@ (80055c0 <TIM_OC3_SetConfig+0xe4>)
 80054f2:	401a      	ands	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2270      	movs	r2, #112	@ 0x70
 8005508:	4393      	bics	r3, r2
 800550a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2203      	movs	r2, #3
 8005510:	4393      	bics	r3, r2
 8005512:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	4313      	orrs	r3, r2
 800551c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	4a28      	ldr	r2, [pc, #160]	@ (80055c4 <TIM_OC3_SetConfig+0xe8>)
 8005522:	4013      	ands	r3, r2
 8005524:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	021b      	lsls	r3, r3, #8
 800552c:	697a      	ldr	r2, [r7, #20]
 800552e:	4313      	orrs	r3, r2
 8005530:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a24      	ldr	r2, [pc, #144]	@ (80055c8 <TIM_OC3_SetConfig+0xec>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d10d      	bne.n	8005556 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	4a23      	ldr	r2, [pc, #140]	@ (80055cc <TIM_OC3_SetConfig+0xf0>)
 800553e:	4013      	ands	r3, r2
 8005540:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	021b      	lsls	r3, r3, #8
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	4a1f      	ldr	r2, [pc, #124]	@ (80055d0 <TIM_OC3_SetConfig+0xf4>)
 8005552:	4013      	ands	r3, r2
 8005554:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a1b      	ldr	r2, [pc, #108]	@ (80055c8 <TIM_OC3_SetConfig+0xec>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d00b      	beq.n	8005576 <TIM_OC3_SetConfig+0x9a>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a1c      	ldr	r2, [pc, #112]	@ (80055d4 <TIM_OC3_SetConfig+0xf8>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d007      	beq.n	8005576 <TIM_OC3_SetConfig+0x9a>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a1b      	ldr	r2, [pc, #108]	@ (80055d8 <TIM_OC3_SetConfig+0xfc>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d003      	beq.n	8005576 <TIM_OC3_SetConfig+0x9a>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a1a      	ldr	r2, [pc, #104]	@ (80055dc <TIM_OC3_SetConfig+0x100>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d113      	bne.n	800559e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	4a19      	ldr	r2, [pc, #100]	@ (80055e0 <TIM_OC3_SetConfig+0x104>)
 800557a:	4013      	ands	r3, r2
 800557c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	4a18      	ldr	r2, [pc, #96]	@ (80055e4 <TIM_OC3_SetConfig+0x108>)
 8005582:	4013      	ands	r3, r2
 8005584:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	011b      	lsls	r3, r3, #4
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	4313      	orrs	r3, r2
 800559c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	693a      	ldr	r2, [r7, #16]
 80055a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	621a      	str	r2, [r3, #32]
}
 80055b8:	46c0      	nop			@ (mov r8, r8)
 80055ba:	46bd      	mov	sp, r7
 80055bc:	b006      	add	sp, #24
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	fffffeff 	.word	0xfffffeff
 80055c4:	fffffdff 	.word	0xfffffdff
 80055c8:	40012c00 	.word	0x40012c00
 80055cc:	fffff7ff 	.word	0xfffff7ff
 80055d0:	fffffbff 	.word	0xfffffbff
 80055d4:	40014000 	.word	0x40014000
 80055d8:	40014400 	.word	0x40014400
 80055dc:	40014800 	.word	0x40014800
 80055e0:	ffffefff 	.word	0xffffefff
 80055e4:	ffffdfff 	.word	0xffffdfff

080055e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b086      	sub	sp, #24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	4a26      	ldr	r2, [pc, #152]	@ (8005698 <TIM_OC4_SetConfig+0xb0>)
 80055fe:	401a      	ands	r2, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	69db      	ldr	r3, [r3, #28]
 800560e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	4a22      	ldr	r2, [pc, #136]	@ (800569c <TIM_OC4_SetConfig+0xb4>)
 8005614:	4013      	ands	r3, r2
 8005616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	4a21      	ldr	r2, [pc, #132]	@ (80056a0 <TIM_OC4_SetConfig+0xb8>)
 800561c:	4013      	ands	r3, r2
 800561e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	021b      	lsls	r3, r3, #8
 8005626:	68fa      	ldr	r2, [r7, #12]
 8005628:	4313      	orrs	r3, r2
 800562a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	4a1d      	ldr	r2, [pc, #116]	@ (80056a4 <TIM_OC4_SetConfig+0xbc>)
 8005630:	4013      	ands	r3, r2
 8005632:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	031b      	lsls	r3, r3, #12
 800563a:	693a      	ldr	r2, [r7, #16]
 800563c:	4313      	orrs	r3, r2
 800563e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a19      	ldr	r2, [pc, #100]	@ (80056a8 <TIM_OC4_SetConfig+0xc0>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d00b      	beq.n	8005660 <TIM_OC4_SetConfig+0x78>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a18      	ldr	r2, [pc, #96]	@ (80056ac <TIM_OC4_SetConfig+0xc4>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d007      	beq.n	8005660 <TIM_OC4_SetConfig+0x78>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a17      	ldr	r2, [pc, #92]	@ (80056b0 <TIM_OC4_SetConfig+0xc8>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d003      	beq.n	8005660 <TIM_OC4_SetConfig+0x78>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a16      	ldr	r2, [pc, #88]	@ (80056b4 <TIM_OC4_SetConfig+0xcc>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d109      	bne.n	8005674 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	4a15      	ldr	r2, [pc, #84]	@ (80056b8 <TIM_OC4_SetConfig+0xd0>)
 8005664:	4013      	ands	r3, r2
 8005666:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	019b      	lsls	r3, r3, #6
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	4313      	orrs	r3, r2
 8005672:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	621a      	str	r2, [r3, #32]
}
 800568e:	46c0      	nop			@ (mov r8, r8)
 8005690:	46bd      	mov	sp, r7
 8005692:	b006      	add	sp, #24
 8005694:	bd80      	pop	{r7, pc}
 8005696:	46c0      	nop			@ (mov r8, r8)
 8005698:	ffffefff 	.word	0xffffefff
 800569c:	ffff8fff 	.word	0xffff8fff
 80056a0:	fffffcff 	.word	0xfffffcff
 80056a4:	ffffdfff 	.word	0xffffdfff
 80056a8:	40012c00 	.word	0x40012c00
 80056ac:	40014000 	.word	0x40014000
 80056b0:	40014400 	.word	0x40014400
 80056b4:	40014800 	.word	0x40014800
 80056b8:	ffffbfff 	.word	0xffffbfff

080056bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6a1b      	ldr	r3, [r3, #32]
 80056cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a1b      	ldr	r3, [r3, #32]
 80056d2:	2201      	movs	r2, #1
 80056d4:	4393      	bics	r3, r2
 80056d6:	001a      	movs	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	22f0      	movs	r2, #240	@ 0xf0
 80056e6:	4393      	bics	r3, r2
 80056e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	011b      	lsls	r3, r3, #4
 80056ee:	693a      	ldr	r2, [r7, #16]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	220a      	movs	r2, #10
 80056f8:	4393      	bics	r3, r2
 80056fa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	4313      	orrs	r3, r2
 8005702:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	697a      	ldr	r2, [r7, #20]
 800570e:	621a      	str	r2, [r3, #32]
}
 8005710:	46c0      	nop			@ (mov r8, r8)
 8005712:	46bd      	mov	sp, r7
 8005714:	b006      	add	sp, #24
 8005716:	bd80      	pop	{r7, pc}

08005718 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6a1b      	ldr	r3, [r3, #32]
 8005728:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6a1b      	ldr	r3, [r3, #32]
 800572e:	2210      	movs	r2, #16
 8005730:	4393      	bics	r3, r2
 8005732:	001a      	movs	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	699b      	ldr	r3, [r3, #24]
 800573c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	4a0d      	ldr	r2, [pc, #52]	@ (8005778 <TIM_TI2_ConfigInputStage+0x60>)
 8005742:	4013      	ands	r3, r2
 8005744:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	031b      	lsls	r3, r3, #12
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	4313      	orrs	r3, r2
 800574e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	22a0      	movs	r2, #160	@ 0xa0
 8005754:	4393      	bics	r3, r2
 8005756:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	011b      	lsls	r3, r3, #4
 800575c:	697a      	ldr	r2, [r7, #20]
 800575e:	4313      	orrs	r3, r2
 8005760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	693a      	ldr	r2, [r7, #16]
 8005766:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	697a      	ldr	r2, [r7, #20]
 800576c:	621a      	str	r2, [r3, #32]
}
 800576e:	46c0      	nop			@ (mov r8, r8)
 8005770:	46bd      	mov	sp, r7
 8005772:	b006      	add	sp, #24
 8005774:	bd80      	pop	{r7, pc}
 8005776:	46c0      	nop			@ (mov r8, r8)
 8005778:	ffff0fff 	.word	0xffff0fff

0800577c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2270      	movs	r2, #112	@ 0x70
 8005790:	4393      	bics	r3, r2
 8005792:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005794:	683a      	ldr	r2, [r7, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	4313      	orrs	r3, r2
 800579a:	2207      	movs	r2, #7
 800579c:	4313      	orrs	r3, r2
 800579e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	609a      	str	r2, [r3, #8]
}
 80057a6:	46c0      	nop			@ (mov r8, r8)
 80057a8:	46bd      	mov	sp, r7
 80057aa:	b004      	add	sp, #16
 80057ac:	bd80      	pop	{r7, pc}
	...

080057b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b086      	sub	sp, #24
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	60b9      	str	r1, [r7, #8]
 80057ba:	607a      	str	r2, [r7, #4]
 80057bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	4a09      	ldr	r2, [pc, #36]	@ (80057ec <TIM_ETR_SetConfig+0x3c>)
 80057c8:	4013      	ands	r3, r2
 80057ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	021a      	lsls	r2, r3, #8
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	431a      	orrs	r2, r3
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	697a      	ldr	r2, [r7, #20]
 80057da:	4313      	orrs	r3, r2
 80057dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	697a      	ldr	r2, [r7, #20]
 80057e2:	609a      	str	r2, [r3, #8]
}
 80057e4:	46c0      	nop			@ (mov r8, r8)
 80057e6:	46bd      	mov	sp, r7
 80057e8:	b006      	add	sp, #24
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	ffff00ff 	.word	0xffff00ff

080057f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b086      	sub	sp, #24
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	221f      	movs	r2, #31
 8005800:	4013      	ands	r3, r2
 8005802:	2201      	movs	r2, #1
 8005804:	409a      	lsls	r2, r3
 8005806:	0013      	movs	r3, r2
 8005808:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	43d2      	mvns	r2, r2
 8005812:	401a      	ands	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6a1a      	ldr	r2, [r3, #32]
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	211f      	movs	r1, #31
 8005820:	400b      	ands	r3, r1
 8005822:	6879      	ldr	r1, [r7, #4]
 8005824:	4099      	lsls	r1, r3
 8005826:	000b      	movs	r3, r1
 8005828:	431a      	orrs	r2, r3
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	621a      	str	r2, [r3, #32]
}
 800582e:	46c0      	nop			@ (mov r8, r8)
 8005830:	46bd      	mov	sp, r7
 8005832:	b006      	add	sp, #24
 8005834:	bd80      	pop	{r7, pc}
	...

08005838 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	223c      	movs	r2, #60	@ 0x3c
 8005846:	5c9b      	ldrb	r3, [r3, r2]
 8005848:	2b01      	cmp	r3, #1
 800584a:	d101      	bne.n	8005850 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800584c:	2302      	movs	r3, #2
 800584e:	e047      	b.n	80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	223c      	movs	r2, #60	@ 0x3c
 8005854:	2101      	movs	r1, #1
 8005856:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	223d      	movs	r2, #61	@ 0x3d
 800585c:	2102      	movs	r1, #2
 800585e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2270      	movs	r2, #112	@ 0x70
 8005874:	4393      	bics	r3, r2
 8005876:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	4313      	orrs	r3, r2
 8005880:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a16      	ldr	r2, [pc, #88]	@ (80058e8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d00f      	beq.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	2380      	movs	r3, #128	@ 0x80
 800589a:	05db      	lsls	r3, r3, #23
 800589c:	429a      	cmp	r2, r3
 800589e:	d009      	beq.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a11      	ldr	r2, [pc, #68]	@ (80058ec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d004      	beq.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a10      	ldr	r2, [pc, #64]	@ (80058f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d10c      	bne.n	80058ce <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	2280      	movs	r2, #128	@ 0x80
 80058b8:	4393      	bics	r3, r2
 80058ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	223d      	movs	r2, #61	@ 0x3d
 80058d2:	2101      	movs	r1, #1
 80058d4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	223c      	movs	r2, #60	@ 0x3c
 80058da:	2100      	movs	r1, #0
 80058dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	0018      	movs	r0, r3
 80058e2:	46bd      	mov	sp, r7
 80058e4:	b004      	add	sp, #16
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	40012c00 	.word	0x40012c00
 80058ec:	40000400 	.word	0x40000400
 80058f0:	40014000 	.word	0x40014000

080058f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b082      	sub	sp, #8
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058fc:	46c0      	nop			@ (mov r8, r8)
 80058fe:	46bd      	mov	sp, r7
 8005900:	b002      	add	sp, #8
 8005902:	bd80      	pop	{r7, pc}

08005904 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800590c:	46c0      	nop			@ (mov r8, r8)
 800590e:	46bd      	mov	sp, r7
 8005910:	b002      	add	sp, #8
 8005912:	bd80      	pop	{r7, pc}

08005914 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2244      	movs	r2, #68	@ 0x44
 8005920:	2100      	movs	r1, #0
 8005922:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005924:	4b05      	ldr	r3, [pc, #20]	@ (800593c <USB_EnableGlobalInt+0x28>)
 8005926:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	b299      	uxth	r1, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2240      	movs	r2, #64	@ 0x40
 8005930:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005932:	2300      	movs	r3, #0
}
 8005934:	0018      	movs	r0, r3
 8005936:	46bd      	mov	sp, r7
 8005938:	b004      	add	sp, #16
 800593a:	bd80      	pop	{r7, pc}
 800593c:	0000bf80 	.word	0x0000bf80

08005940 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005948:	4b09      	ldr	r3, [pc, #36]	@ (8005970 <USB_DisableGlobalInt+0x30>)
 800594a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2240      	movs	r2, #64	@ 0x40
 8005950:	5a9b      	ldrh	r3, [r3, r2]
 8005952:	b29b      	uxth	r3, r3
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	b292      	uxth	r2, r2
 8005958:	43d2      	mvns	r2, r2
 800595a:	b292      	uxth	r2, r2
 800595c:	4013      	ands	r3, r2
 800595e:	b299      	uxth	r1, r3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2240      	movs	r2, #64	@ 0x40
 8005964:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	0018      	movs	r0, r3
 800596a:	46bd      	mov	sp, r7
 800596c:	b004      	add	sp, #16
 800596e:	bd80      	pop	{r7, pc}
 8005970:	0000bf80 	.word	0x0000bf80

08005974 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	1d3b      	adds	r3, r7, #4
 800597e:	6019      	str	r1, [r3, #0]
 8005980:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2240      	movs	r2, #64	@ 0x40
 8005986:	2101      	movs	r1, #1
 8005988:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2240      	movs	r2, #64	@ 0x40
 800598e:	2100      	movs	r1, #0
 8005990:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2244      	movs	r2, #68	@ 0x44
 8005996:	2100      	movs	r1, #0
 8005998:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2250      	movs	r2, #80	@ 0x50
 800599e:	2100      	movs	r1, #0
 80059a0:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	0018      	movs	r0, r3
 80059a6:	46bd      	mov	sp, r7
 80059a8:	b004      	add	sp, #16
 80059aa:	bd80      	pop	{r7, pc}

080059ac <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b09c      	sub	sp, #112	@ 0x70
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80059b6:	236f      	movs	r3, #111	@ 0x6f
 80059b8:	18fb      	adds	r3, r7, r3
 80059ba:	2200      	movs	r2, #0
 80059bc:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	781b      	ldrb	r3, [r3, #0]
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	18d3      	adds	r3, r2, r3
 80059c8:	881b      	ldrh	r3, [r3, #0]
 80059ca:	b29a      	uxth	r2, r3
 80059cc:	236c      	movs	r3, #108	@ 0x6c
 80059ce:	18fb      	adds	r3, r7, r3
 80059d0:	49a1      	ldr	r1, [pc, #644]	@ (8005c58 <USB_ActivateEndpoint+0x2ac>)
 80059d2:	400a      	ands	r2, r1
 80059d4:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	78db      	ldrb	r3, [r3, #3]
 80059da:	2b03      	cmp	r3, #3
 80059dc:	d017      	beq.n	8005a0e <USB_ActivateEndpoint+0x62>
 80059de:	dc28      	bgt.n	8005a32 <USB_ActivateEndpoint+0x86>
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d00e      	beq.n	8005a02 <USB_ActivateEndpoint+0x56>
 80059e4:	dc25      	bgt.n	8005a32 <USB_ActivateEndpoint+0x86>
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d002      	beq.n	80059f0 <USB_ActivateEndpoint+0x44>
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d018      	beq.n	8005a20 <USB_ActivateEndpoint+0x74>
 80059ee:	e020      	b.n	8005a32 <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80059f0:	226c      	movs	r2, #108	@ 0x6c
 80059f2:	18bb      	adds	r3, r7, r2
 80059f4:	18ba      	adds	r2, r7, r2
 80059f6:	8812      	ldrh	r2, [r2, #0]
 80059f8:	2180      	movs	r1, #128	@ 0x80
 80059fa:	0089      	lsls	r1, r1, #2
 80059fc:	430a      	orrs	r2, r1
 80059fe:	801a      	strh	r2, [r3, #0]
      break;
 8005a00:	e01c      	b.n	8005a3c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 8005a02:	226c      	movs	r2, #108	@ 0x6c
 8005a04:	18bb      	adds	r3, r7, r2
 8005a06:	18ba      	adds	r2, r7, r2
 8005a08:	8812      	ldrh	r2, [r2, #0]
 8005a0a:	801a      	strh	r2, [r3, #0]
      break;
 8005a0c:	e016      	b.n	8005a3c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005a0e:	226c      	movs	r2, #108	@ 0x6c
 8005a10:	18bb      	adds	r3, r7, r2
 8005a12:	18ba      	adds	r2, r7, r2
 8005a14:	8812      	ldrh	r2, [r2, #0]
 8005a16:	21c0      	movs	r1, #192	@ 0xc0
 8005a18:	00c9      	lsls	r1, r1, #3
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	801a      	strh	r2, [r3, #0]
      break;
 8005a1e:	e00d      	b.n	8005a3c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005a20:	226c      	movs	r2, #108	@ 0x6c
 8005a22:	18bb      	adds	r3, r7, r2
 8005a24:	18ba      	adds	r2, r7, r2
 8005a26:	8812      	ldrh	r2, [r2, #0]
 8005a28:	2180      	movs	r1, #128	@ 0x80
 8005a2a:	00c9      	lsls	r1, r1, #3
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	801a      	strh	r2, [r3, #0]
      break;
 8005a30:	e004      	b.n	8005a3c <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 8005a32:	236f      	movs	r3, #111	@ 0x6f
 8005a34:	18fb      	adds	r3, r7, r3
 8005a36:	2201      	movs	r2, #1
 8005a38:	701a      	strb	r2, [r3, #0]
      break;
 8005a3a:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	781b      	ldrb	r3, [r3, #0]
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	18d3      	adds	r3, r2, r3
 8005a46:	226c      	movs	r2, #108	@ 0x6c
 8005a48:	18ba      	adds	r2, r7, r2
 8005a4a:	8812      	ldrh	r2, [r2, #0]
 8005a4c:	4983      	ldr	r1, [pc, #524]	@ (8005c5c <USB_ActivateEndpoint+0x2b0>)
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	b292      	uxth	r2, r2
 8005a52:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	18d3      	adds	r3, r2, r3
 8005a5e:	881b      	ldrh	r3, [r3, #0]
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	b21b      	sxth	r3, r3
 8005a64:	4a7e      	ldr	r2, [pc, #504]	@ (8005c60 <USB_ActivateEndpoint+0x2b4>)
 8005a66:	4013      	ands	r3, r2
 8005a68:	b21a      	sxth	r2, r3
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	b21b      	sxth	r3, r3
 8005a70:	4313      	orrs	r3, r2
 8005a72:	b21a      	sxth	r2, r3
 8005a74:	2166      	movs	r1, #102	@ 0x66
 8005a76:	187b      	adds	r3, r7, r1
 8005a78:	801a      	strh	r2, [r3, #0]
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	781b      	ldrb	r3, [r3, #0]
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	18d3      	adds	r3, r2, r3
 8005a84:	187a      	adds	r2, r7, r1
 8005a86:	8812      	ldrh	r2, [r2, #0]
 8005a88:	4974      	ldr	r1, [pc, #464]	@ (8005c5c <USB_ActivateEndpoint+0x2b0>)
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	b292      	uxth	r2, r2
 8005a8e:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	7b1b      	ldrb	r3, [r3, #12]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d000      	beq.n	8005a9a <USB_ActivateEndpoint+0xee>
 8005a98:	e177      	b.n	8005d8a <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	785b      	ldrb	r3, [r3, #1]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d100      	bne.n	8005aa4 <USB_ActivateEndpoint+0xf8>
 8005aa2:	e07a      	b.n	8005b9a <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	61bb      	str	r3, [r7, #24]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2250      	movs	r2, #80	@ 0x50
 8005aac:	5a9b      	ldrh	r3, [r3, r2]
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	001a      	movs	r2, r3
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	189b      	adds	r3, r3, r2
 8005ab6:	61bb      	str	r3, [r7, #24]
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	00da      	lsls	r2, r3, #3
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	18d3      	adds	r3, r2, r3
 8005ac2:	2280      	movs	r2, #128	@ 0x80
 8005ac4:	00d2      	lsls	r2, r2, #3
 8005ac6:	4694      	mov	ip, r2
 8005ac8:	4463      	add	r3, ip
 8005aca:	617b      	str	r3, [r7, #20]
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	88db      	ldrh	r3, [r3, #6]
 8005ad0:	085b      	lsrs	r3, r3, #1
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	18db      	adds	r3, r3, r3
 8005ad6:	b29a      	uxth	r2, r3
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005adc:	687a      	ldr	r2, [r7, #4]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	18d2      	adds	r2, r2, r3
 8005ae6:	2112      	movs	r1, #18
 8005ae8:	187b      	adds	r3, r7, r1
 8005aea:	8812      	ldrh	r2, [r2, #0]
 8005aec:	801a      	strh	r2, [r3, #0]
 8005aee:	187b      	adds	r3, r7, r1
 8005af0:	881b      	ldrh	r3, [r3, #0]
 8005af2:	2240      	movs	r2, #64	@ 0x40
 8005af4:	4013      	ands	r3, r2
 8005af6:	d016      	beq.n	8005b26 <USB_ActivateEndpoint+0x17a>
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	781b      	ldrb	r3, [r3, #0]
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	18d3      	adds	r3, r2, r3
 8005b02:	881b      	ldrh	r3, [r3, #0]
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	2010      	movs	r0, #16
 8005b08:	183b      	adds	r3, r7, r0
 8005b0a:	4955      	ldr	r1, [pc, #340]	@ (8005c60 <USB_ActivateEndpoint+0x2b4>)
 8005b0c:	400a      	ands	r2, r1
 8005b0e:	801a      	strh	r2, [r3, #0]
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	781b      	ldrb	r3, [r3, #0]
 8005b16:	009b      	lsls	r3, r3, #2
 8005b18:	18d3      	adds	r3, r2, r3
 8005b1a:	183a      	adds	r2, r7, r0
 8005b1c:	8812      	ldrh	r2, [r2, #0]
 8005b1e:	4951      	ldr	r1, [pc, #324]	@ (8005c64 <USB_ActivateEndpoint+0x2b8>)
 8005b20:	430a      	orrs	r2, r1
 8005b22:	b292      	uxth	r2, r2
 8005b24:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	78db      	ldrb	r3, [r3, #3]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d01d      	beq.n	8005b6a <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	18d3      	adds	r3, r2, r3
 8005b38:	881b      	ldrh	r3, [r3, #0]
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	200c      	movs	r0, #12
 8005b3e:	183b      	adds	r3, r7, r0
 8005b40:	4949      	ldr	r1, [pc, #292]	@ (8005c68 <USB_ActivateEndpoint+0x2bc>)
 8005b42:	400a      	ands	r2, r1
 8005b44:	801a      	strh	r2, [r3, #0]
 8005b46:	183b      	adds	r3, r7, r0
 8005b48:	183a      	adds	r2, r7, r0
 8005b4a:	8812      	ldrh	r2, [r2, #0]
 8005b4c:	2120      	movs	r1, #32
 8005b4e:	404a      	eors	r2, r1
 8005b50:	801a      	strh	r2, [r3, #0]
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	18d3      	adds	r3, r2, r3
 8005b5c:	183a      	adds	r2, r7, r0
 8005b5e:	8812      	ldrh	r2, [r2, #0]
 8005b60:	493e      	ldr	r1, [pc, #248]	@ (8005c5c <USB_ActivateEndpoint+0x2b0>)
 8005b62:	430a      	orrs	r2, r1
 8005b64:	b292      	uxth	r2, r2
 8005b66:	801a      	strh	r2, [r3, #0]
 8005b68:	e2b5      	b.n	80060d6 <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	18d3      	adds	r3, r2, r3
 8005b74:	881b      	ldrh	r3, [r3, #0]
 8005b76:	b29a      	uxth	r2, r3
 8005b78:	200e      	movs	r0, #14
 8005b7a:	183b      	adds	r3, r7, r0
 8005b7c:	493a      	ldr	r1, [pc, #232]	@ (8005c68 <USB_ActivateEndpoint+0x2bc>)
 8005b7e:	400a      	ands	r2, r1
 8005b80:	801a      	strh	r2, [r3, #0]
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	18d3      	adds	r3, r2, r3
 8005b8c:	183a      	adds	r2, r7, r0
 8005b8e:	8812      	ldrh	r2, [r2, #0]
 8005b90:	4932      	ldr	r1, [pc, #200]	@ (8005c5c <USB_ActivateEndpoint+0x2b0>)
 8005b92:	430a      	orrs	r2, r1
 8005b94:	b292      	uxth	r2, r2
 8005b96:	801a      	strh	r2, [r3, #0]
 8005b98:	e29d      	b.n	80060d6 <USB_ActivateEndpoint+0x72a>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2250      	movs	r2, #80	@ 0x50
 8005ba2:	5a9b      	ldrh	r3, [r3, r2]
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	001a      	movs	r2, r3
 8005ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005baa:	189b      	adds	r3, r3, r2
 8005bac:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	781b      	ldrb	r3, [r3, #0]
 8005bb2:	00da      	lsls	r2, r3, #3
 8005bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb6:	18d3      	adds	r3, r2, r3
 8005bb8:	4a2c      	ldr	r2, [pc, #176]	@ (8005c6c <USB_ActivateEndpoint+0x2c0>)
 8005bba:	4694      	mov	ip, r2
 8005bbc:	4463      	add	r3, ip
 8005bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	88db      	ldrh	r3, [r3, #6]
 8005bc4:	085b      	lsrs	r3, r3, #1
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	18db      	adds	r3, r3, r3
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bce:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2250      	movs	r2, #80	@ 0x50
 8005bd8:	5a9b      	ldrh	r3, [r3, r2]
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	001a      	movs	r2, r3
 8005bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be0:	189b      	adds	r3, r3, r2
 8005be2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	781b      	ldrb	r3, [r3, #0]
 8005be8:	00da      	lsls	r2, r3, #3
 8005bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bec:	18d3      	adds	r3, r2, r3
 8005bee:	4a20      	ldr	r2, [pc, #128]	@ (8005c70 <USB_ActivateEndpoint+0x2c4>)
 8005bf0:	4694      	mov	ip, r2
 8005bf2:	4463      	add	r3, ip
 8005bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf8:	881b      	ldrh	r3, [r3, #0]
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	059b      	lsls	r3, r3, #22
 8005bfe:	0d9b      	lsrs	r3, r3, #22
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c04:	801a      	strh	r2, [r3, #0]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d108      	bne.n	8005c20 <USB_ActivateEndpoint+0x274>
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c10:	881b      	ldrh	r3, [r3, #0]
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	4a17      	ldr	r2, [pc, #92]	@ (8005c74 <USB_ActivateEndpoint+0x2c8>)
 8005c16:	4313      	orrs	r3, r2
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1c:	801a      	strh	r2, [r3, #0]
 8005c1e:	e045      	b.n	8005cac <USB_ActivateEndpoint+0x300>
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	2b3e      	cmp	r3, #62	@ 0x3e
 8005c26:	d827      	bhi.n	8005c78 <USB_ActivateEndpoint+0x2cc>
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	085b      	lsrs	r3, r3, #1
 8005c2e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	2201      	movs	r2, #1
 8005c36:	4013      	ands	r3, r2
 8005c38:	d002      	beq.n	8005c40 <USB_ActivateEndpoint+0x294>
 8005c3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c42:	881b      	ldrh	r3, [r3, #0]
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c48:	b29b      	uxth	r3, r3
 8005c4a:	029b      	lsls	r3, r3, #10
 8005c4c:	b29b      	uxth	r3, r3
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	b29a      	uxth	r2, r3
 8005c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c54:	801a      	strh	r2, [r3, #0]
 8005c56:	e029      	b.n	8005cac <USB_ActivateEndpoint+0x300>
 8005c58:	ffff898f 	.word	0xffff898f
 8005c5c:	ffff8080 	.word	0xffff8080
 8005c60:	ffff8f8f 	.word	0xffff8f8f
 8005c64:	ffff80c0 	.word	0xffff80c0
 8005c68:	ffff8fbf 	.word	0xffff8fbf
 8005c6c:	00000404 	.word	0x00000404
 8005c70:	00000406 	.word	0x00000406
 8005c74:	ffff8000 	.word	0xffff8000
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	691b      	ldr	r3, [r3, #16]
 8005c7c:	095b      	lsrs	r3, r3, #5
 8005c7e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	221f      	movs	r2, #31
 8005c86:	4013      	ands	r3, r2
 8005c88:	d102      	bne.n	8005c90 <USB_ActivateEndpoint+0x2e4>
 8005c8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c92:	881b      	ldrh	r3, [r3, #0]
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	029b      	lsls	r3, r3, #10
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	4ab5      	ldr	r2, [pc, #724]	@ (8005f78 <USB_ActivateEndpoint+0x5cc>)
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005caa:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	18d2      	adds	r2, r2, r3
 8005cb6:	2122      	movs	r1, #34	@ 0x22
 8005cb8:	187b      	adds	r3, r7, r1
 8005cba:	8812      	ldrh	r2, [r2, #0]
 8005cbc:	801a      	strh	r2, [r3, #0]
 8005cbe:	187b      	adds	r3, r7, r1
 8005cc0:	881a      	ldrh	r2, [r3, #0]
 8005cc2:	2380      	movs	r3, #128	@ 0x80
 8005cc4:	01db      	lsls	r3, r3, #7
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	d016      	beq.n	8005cf8 <USB_ActivateEndpoint+0x34c>
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	18d3      	adds	r3, r2, r3
 8005cd4:	881b      	ldrh	r3, [r3, #0]
 8005cd6:	b29a      	uxth	r2, r3
 8005cd8:	2020      	movs	r0, #32
 8005cda:	183b      	adds	r3, r7, r0
 8005cdc:	49a7      	ldr	r1, [pc, #668]	@ (8005f7c <USB_ActivateEndpoint+0x5d0>)
 8005cde:	400a      	ands	r2, r1
 8005ce0:	801a      	strh	r2, [r3, #0]
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	18d3      	adds	r3, r2, r3
 8005cec:	183a      	adds	r2, r7, r0
 8005cee:	8812      	ldrh	r2, [r2, #0]
 8005cf0:	49a3      	ldr	r1, [pc, #652]	@ (8005f80 <USB_ActivateEndpoint+0x5d4>)
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	b292      	uxth	r2, r2
 8005cf6:	801a      	strh	r2, [r3, #0]

      if (ep->num == 0U)
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d125      	bne.n	8005d4c <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	18d3      	adds	r3, r2, r3
 8005d0a:	881b      	ldrh	r3, [r3, #0]
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	201c      	movs	r0, #28
 8005d10:	183b      	adds	r3, r7, r0
 8005d12:	499c      	ldr	r1, [pc, #624]	@ (8005f84 <USB_ActivateEndpoint+0x5d8>)
 8005d14:	400a      	ands	r2, r1
 8005d16:	801a      	strh	r2, [r3, #0]
 8005d18:	183b      	adds	r3, r7, r0
 8005d1a:	183a      	adds	r2, r7, r0
 8005d1c:	8812      	ldrh	r2, [r2, #0]
 8005d1e:	2180      	movs	r1, #128	@ 0x80
 8005d20:	0149      	lsls	r1, r1, #5
 8005d22:	404a      	eors	r2, r1
 8005d24:	801a      	strh	r2, [r3, #0]
 8005d26:	183b      	adds	r3, r7, r0
 8005d28:	183a      	adds	r2, r7, r0
 8005d2a:	8812      	ldrh	r2, [r2, #0]
 8005d2c:	2180      	movs	r1, #128	@ 0x80
 8005d2e:	0189      	lsls	r1, r1, #6
 8005d30:	404a      	eors	r2, r1
 8005d32:	801a      	strh	r2, [r3, #0]
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	781b      	ldrb	r3, [r3, #0]
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	18d3      	adds	r3, r2, r3
 8005d3e:	183a      	adds	r2, r7, r0
 8005d40:	8812      	ldrh	r2, [r2, #0]
 8005d42:	4991      	ldr	r1, [pc, #580]	@ (8005f88 <USB_ActivateEndpoint+0x5dc>)
 8005d44:	430a      	orrs	r2, r1
 8005d46:	b292      	uxth	r2, r2
 8005d48:	801a      	strh	r2, [r3, #0]
 8005d4a:	e1c4      	b.n	80060d6 <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	18d3      	adds	r3, r2, r3
 8005d56:	881b      	ldrh	r3, [r3, #0]
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	201e      	movs	r0, #30
 8005d5c:	183b      	adds	r3, r7, r0
 8005d5e:	4989      	ldr	r1, [pc, #548]	@ (8005f84 <USB_ActivateEndpoint+0x5d8>)
 8005d60:	400a      	ands	r2, r1
 8005d62:	801a      	strh	r2, [r3, #0]
 8005d64:	183b      	adds	r3, r7, r0
 8005d66:	183a      	adds	r2, r7, r0
 8005d68:	8812      	ldrh	r2, [r2, #0]
 8005d6a:	2180      	movs	r1, #128	@ 0x80
 8005d6c:	0189      	lsls	r1, r1, #6
 8005d6e:	404a      	eors	r2, r1
 8005d70:	801a      	strh	r2, [r3, #0]
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	781b      	ldrb	r3, [r3, #0]
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	18d3      	adds	r3, r2, r3
 8005d7c:	183a      	adds	r2, r7, r0
 8005d7e:	8812      	ldrh	r2, [r2, #0]
 8005d80:	4981      	ldr	r1, [pc, #516]	@ (8005f88 <USB_ActivateEndpoint+0x5dc>)
 8005d82:	430a      	orrs	r2, r1
 8005d84:	b292      	uxth	r2, r2
 8005d86:	801a      	strh	r2, [r3, #0]
 8005d88:	e1a5      	b.n	80060d6 <USB_ActivateEndpoint+0x72a>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	78db      	ldrb	r3, [r3, #3]
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d117      	bne.n	8005dc2 <USB_ActivateEndpoint+0x416>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	18d3      	adds	r3, r2, r3
 8005d9c:	881b      	ldrh	r3, [r3, #0]
 8005d9e:	b29a      	uxth	r2, r3
 8005da0:	2062      	movs	r0, #98	@ 0x62
 8005da2:	183b      	adds	r3, r7, r0
 8005da4:	4975      	ldr	r1, [pc, #468]	@ (8005f7c <USB_ActivateEndpoint+0x5d0>)
 8005da6:	400a      	ands	r2, r1
 8005da8:	801a      	strh	r2, [r3, #0]
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	781b      	ldrb	r3, [r3, #0]
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	18d3      	adds	r3, r2, r3
 8005db4:	183a      	adds	r2, r7, r0
 8005db6:	8812      	ldrh	r2, [r2, #0]
 8005db8:	4974      	ldr	r1, [pc, #464]	@ (8005f8c <USB_ActivateEndpoint+0x5e0>)
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	b292      	uxth	r2, r2
 8005dbe:	801a      	strh	r2, [r3, #0]
 8005dc0:	e016      	b.n	8005df0 <USB_ActivateEndpoint+0x444>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	18d3      	adds	r3, r2, r3
 8005dcc:	881b      	ldrh	r3, [r3, #0]
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	2064      	movs	r0, #100	@ 0x64
 8005dd2:	183b      	adds	r3, r7, r0
 8005dd4:	496e      	ldr	r1, [pc, #440]	@ (8005f90 <USB_ActivateEndpoint+0x5e4>)
 8005dd6:	400a      	ands	r2, r1
 8005dd8:	801a      	strh	r2, [r3, #0]
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	18d3      	adds	r3, r2, r3
 8005de4:	183a      	adds	r2, r7, r0
 8005de6:	8812      	ldrh	r2, [r2, #0]
 8005de8:	4967      	ldr	r1, [pc, #412]	@ (8005f88 <USB_ActivateEndpoint+0x5dc>)
 8005dea:	430a      	orrs	r2, r1
 8005dec:	b292      	uxth	r2, r2
 8005dee:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2250      	movs	r2, #80	@ 0x50
 8005df8:	5a9b      	ldrh	r3, [r3, r2]
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	001a      	movs	r2, r3
 8005dfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e00:	189b      	adds	r3, r3, r2
 8005e02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	781b      	ldrb	r3, [r3, #0]
 8005e08:	00da      	lsls	r2, r3, #3
 8005e0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e0c:	18d3      	adds	r3, r2, r3
 8005e0e:	2280      	movs	r2, #128	@ 0x80
 8005e10:	00d2      	lsls	r2, r2, #3
 8005e12:	4694      	mov	ip, r2
 8005e14:	4463      	add	r3, ip
 8005e16:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	891b      	ldrh	r3, [r3, #8]
 8005e1c:	085b      	lsrs	r3, r3, #1
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	18db      	adds	r3, r3, r3
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e26:	801a      	strh	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2250      	movs	r2, #80	@ 0x50
 8005e30:	5a9b      	ldrh	r3, [r3, r2]
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	001a      	movs	r2, r3
 8005e36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e38:	189b      	adds	r3, r3, r2
 8005e3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	781b      	ldrb	r3, [r3, #0]
 8005e40:	00da      	lsls	r2, r3, #3
 8005e42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e44:	18d3      	adds	r3, r2, r3
 8005e46:	4a53      	ldr	r2, [pc, #332]	@ (8005f94 <USB_ActivateEndpoint+0x5e8>)
 8005e48:	4694      	mov	ip, r2
 8005e4a:	4463      	add	r3, ip
 8005e4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	895b      	ldrh	r3, [r3, #10]
 8005e52:	085b      	lsrs	r3, r3, #1
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	18db      	adds	r3, r3, r3
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e5c:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	785b      	ldrb	r3, [r3, #1]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d000      	beq.n	8005e68 <USB_ActivateEndpoint+0x4bc>
 8005e66:	e09b      	b.n	8005fa0 <USB_ActivateEndpoint+0x5f4>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	781b      	ldrb	r3, [r3, #0]
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	18d2      	adds	r2, r2, r3
 8005e72:	2140      	movs	r1, #64	@ 0x40
 8005e74:	187b      	adds	r3, r7, r1
 8005e76:	8812      	ldrh	r2, [r2, #0]
 8005e78:	801a      	strh	r2, [r3, #0]
 8005e7a:	187b      	adds	r3, r7, r1
 8005e7c:	881a      	ldrh	r2, [r3, #0]
 8005e7e:	2380      	movs	r3, #128	@ 0x80
 8005e80:	01db      	lsls	r3, r3, #7
 8005e82:	4013      	ands	r3, r2
 8005e84:	d016      	beq.n	8005eb4 <USB_ActivateEndpoint+0x508>
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	18d3      	adds	r3, r2, r3
 8005e90:	881b      	ldrh	r3, [r3, #0]
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	203e      	movs	r0, #62	@ 0x3e
 8005e96:	183b      	adds	r3, r7, r0
 8005e98:	4938      	ldr	r1, [pc, #224]	@ (8005f7c <USB_ActivateEndpoint+0x5d0>)
 8005e9a:	400a      	ands	r2, r1
 8005e9c:	801a      	strh	r2, [r3, #0]
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	18d3      	adds	r3, r2, r3
 8005ea8:	183a      	adds	r2, r7, r0
 8005eaa:	8812      	ldrh	r2, [r2, #0]
 8005eac:	4934      	ldr	r1, [pc, #208]	@ (8005f80 <USB_ActivateEndpoint+0x5d4>)
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	b292      	uxth	r2, r2
 8005eb2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	18d2      	adds	r2, r2, r3
 8005ebe:	213c      	movs	r1, #60	@ 0x3c
 8005ec0:	187b      	adds	r3, r7, r1
 8005ec2:	8812      	ldrh	r2, [r2, #0]
 8005ec4:	801a      	strh	r2, [r3, #0]
 8005ec6:	187b      	adds	r3, r7, r1
 8005ec8:	881b      	ldrh	r3, [r3, #0]
 8005eca:	2240      	movs	r2, #64	@ 0x40
 8005ecc:	4013      	ands	r3, r2
 8005ece:	d016      	beq.n	8005efe <USB_ActivateEndpoint+0x552>
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	781b      	ldrb	r3, [r3, #0]
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	18d3      	adds	r3, r2, r3
 8005eda:	881b      	ldrh	r3, [r3, #0]
 8005edc:	b29a      	uxth	r2, r3
 8005ede:	203a      	movs	r0, #58	@ 0x3a
 8005ee0:	183b      	adds	r3, r7, r0
 8005ee2:	4926      	ldr	r1, [pc, #152]	@ (8005f7c <USB_ActivateEndpoint+0x5d0>)
 8005ee4:	400a      	ands	r2, r1
 8005ee6:	801a      	strh	r2, [r3, #0]
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	18d3      	adds	r3, r2, r3
 8005ef2:	183a      	adds	r2, r7, r0
 8005ef4:	8812      	ldrh	r2, [r2, #0]
 8005ef6:	4928      	ldr	r1, [pc, #160]	@ (8005f98 <USB_ActivateEndpoint+0x5ec>)
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	b292      	uxth	r2, r2
 8005efc:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	18d3      	adds	r3, r2, r3
 8005f08:	881b      	ldrh	r3, [r3, #0]
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	2038      	movs	r0, #56	@ 0x38
 8005f0e:	183b      	adds	r3, r7, r0
 8005f10:	491c      	ldr	r1, [pc, #112]	@ (8005f84 <USB_ActivateEndpoint+0x5d8>)
 8005f12:	400a      	ands	r2, r1
 8005f14:	801a      	strh	r2, [r3, #0]
 8005f16:	183b      	adds	r3, r7, r0
 8005f18:	183a      	adds	r2, r7, r0
 8005f1a:	8812      	ldrh	r2, [r2, #0]
 8005f1c:	2180      	movs	r1, #128	@ 0x80
 8005f1e:	0149      	lsls	r1, r1, #5
 8005f20:	404a      	eors	r2, r1
 8005f22:	801a      	strh	r2, [r3, #0]
 8005f24:	183b      	adds	r3, r7, r0
 8005f26:	183a      	adds	r2, r7, r0
 8005f28:	8812      	ldrh	r2, [r2, #0]
 8005f2a:	2180      	movs	r1, #128	@ 0x80
 8005f2c:	0189      	lsls	r1, r1, #6
 8005f2e:	404a      	eors	r2, r1
 8005f30:	801a      	strh	r2, [r3, #0]
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	009b      	lsls	r3, r3, #2
 8005f3a:	18d3      	adds	r3, r2, r3
 8005f3c:	183a      	adds	r2, r7, r0
 8005f3e:	8812      	ldrh	r2, [r2, #0]
 8005f40:	4911      	ldr	r1, [pc, #68]	@ (8005f88 <USB_ActivateEndpoint+0x5dc>)
 8005f42:	430a      	orrs	r2, r1
 8005f44:	b292      	uxth	r2, r2
 8005f46:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	781b      	ldrb	r3, [r3, #0]
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	18d3      	adds	r3, r2, r3
 8005f52:	881b      	ldrh	r3, [r3, #0]
 8005f54:	b29a      	uxth	r2, r3
 8005f56:	2036      	movs	r0, #54	@ 0x36
 8005f58:	183b      	adds	r3, r7, r0
 8005f5a:	4910      	ldr	r1, [pc, #64]	@ (8005f9c <USB_ActivateEndpoint+0x5f0>)
 8005f5c:	400a      	ands	r2, r1
 8005f5e:	801a      	strh	r2, [r3, #0]
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	009b      	lsls	r3, r3, #2
 8005f68:	18d3      	adds	r3, r2, r3
 8005f6a:	183a      	adds	r2, r7, r0
 8005f6c:	8812      	ldrh	r2, [r2, #0]
 8005f6e:	4906      	ldr	r1, [pc, #24]	@ (8005f88 <USB_ActivateEndpoint+0x5dc>)
 8005f70:	430a      	orrs	r2, r1
 8005f72:	b292      	uxth	r2, r2
 8005f74:	801a      	strh	r2, [r3, #0]
 8005f76:	e0ae      	b.n	80060d6 <USB_ActivateEndpoint+0x72a>
 8005f78:	ffff8000 	.word	0xffff8000
 8005f7c:	ffff8f8f 	.word	0xffff8f8f
 8005f80:	ffffc080 	.word	0xffffc080
 8005f84:	ffffbf8f 	.word	0xffffbf8f
 8005f88:	ffff8080 	.word	0xffff8080
 8005f8c:	ffff8180 	.word	0xffff8180
 8005f90:	ffff8e8f 	.word	0xffff8e8f
 8005f94:	00000404 	.word	0x00000404
 8005f98:	ffff80c0 	.word	0xffff80c0
 8005f9c:	ffff8fbf 	.word	0xffff8fbf
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	18d2      	adds	r2, r2, r3
 8005faa:	214e      	movs	r1, #78	@ 0x4e
 8005fac:	187b      	adds	r3, r7, r1
 8005fae:	8812      	ldrh	r2, [r2, #0]
 8005fb0:	801a      	strh	r2, [r3, #0]
 8005fb2:	187b      	adds	r3, r7, r1
 8005fb4:	881a      	ldrh	r2, [r3, #0]
 8005fb6:	2380      	movs	r3, #128	@ 0x80
 8005fb8:	01db      	lsls	r3, r3, #7
 8005fba:	4013      	ands	r3, r2
 8005fbc:	d016      	beq.n	8005fec <USB_ActivateEndpoint+0x640>
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	18d3      	adds	r3, r2, r3
 8005fc8:	881b      	ldrh	r3, [r3, #0]
 8005fca:	b29a      	uxth	r2, r3
 8005fcc:	204c      	movs	r0, #76	@ 0x4c
 8005fce:	183b      	adds	r3, r7, r0
 8005fd0:	4944      	ldr	r1, [pc, #272]	@ (80060e4 <USB_ActivateEndpoint+0x738>)
 8005fd2:	400a      	ands	r2, r1
 8005fd4:	801a      	strh	r2, [r3, #0]
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	781b      	ldrb	r3, [r3, #0]
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	18d3      	adds	r3, r2, r3
 8005fe0:	183a      	adds	r2, r7, r0
 8005fe2:	8812      	ldrh	r2, [r2, #0]
 8005fe4:	4940      	ldr	r1, [pc, #256]	@ (80060e8 <USB_ActivateEndpoint+0x73c>)
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	b292      	uxth	r2, r2
 8005fea:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	781b      	ldrb	r3, [r3, #0]
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	18d2      	adds	r2, r2, r3
 8005ff6:	214a      	movs	r1, #74	@ 0x4a
 8005ff8:	187b      	adds	r3, r7, r1
 8005ffa:	8812      	ldrh	r2, [r2, #0]
 8005ffc:	801a      	strh	r2, [r3, #0]
 8005ffe:	187b      	adds	r3, r7, r1
 8006000:	881b      	ldrh	r3, [r3, #0]
 8006002:	2240      	movs	r2, #64	@ 0x40
 8006004:	4013      	ands	r3, r2
 8006006:	d016      	beq.n	8006036 <USB_ActivateEndpoint+0x68a>
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	18d3      	adds	r3, r2, r3
 8006012:	881b      	ldrh	r3, [r3, #0]
 8006014:	b29a      	uxth	r2, r3
 8006016:	2048      	movs	r0, #72	@ 0x48
 8006018:	183b      	adds	r3, r7, r0
 800601a:	4932      	ldr	r1, [pc, #200]	@ (80060e4 <USB_ActivateEndpoint+0x738>)
 800601c:	400a      	ands	r2, r1
 800601e:	801a      	strh	r2, [r3, #0]
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	18d3      	adds	r3, r2, r3
 800602a:	183a      	adds	r2, r7, r0
 800602c:	8812      	ldrh	r2, [r2, #0]
 800602e:	492f      	ldr	r1, [pc, #188]	@ (80060ec <USB_ActivateEndpoint+0x740>)
 8006030:	430a      	orrs	r2, r1
 8006032:	b292      	uxth	r2, r2
 8006034:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	78db      	ldrb	r3, [r3, #3]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d01d      	beq.n	800607a <USB_ActivateEndpoint+0x6ce>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	18d3      	adds	r3, r2, r3
 8006048:	881b      	ldrh	r3, [r3, #0]
 800604a:	b29a      	uxth	r2, r3
 800604c:	2044      	movs	r0, #68	@ 0x44
 800604e:	183b      	adds	r3, r7, r0
 8006050:	4927      	ldr	r1, [pc, #156]	@ (80060f0 <USB_ActivateEndpoint+0x744>)
 8006052:	400a      	ands	r2, r1
 8006054:	801a      	strh	r2, [r3, #0]
 8006056:	183b      	adds	r3, r7, r0
 8006058:	183a      	adds	r2, r7, r0
 800605a:	8812      	ldrh	r2, [r2, #0]
 800605c:	2120      	movs	r1, #32
 800605e:	404a      	eors	r2, r1
 8006060:	801a      	strh	r2, [r3, #0]
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	18d3      	adds	r3, r2, r3
 800606c:	183a      	adds	r2, r7, r0
 800606e:	8812      	ldrh	r2, [r2, #0]
 8006070:	4920      	ldr	r1, [pc, #128]	@ (80060f4 <USB_ActivateEndpoint+0x748>)
 8006072:	430a      	orrs	r2, r1
 8006074:	b292      	uxth	r2, r2
 8006076:	801a      	strh	r2, [r3, #0]
 8006078:	e016      	b.n	80060a8 <USB_ActivateEndpoint+0x6fc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	781b      	ldrb	r3, [r3, #0]
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	18d3      	adds	r3, r2, r3
 8006084:	881b      	ldrh	r3, [r3, #0]
 8006086:	b29a      	uxth	r2, r3
 8006088:	2046      	movs	r0, #70	@ 0x46
 800608a:	183b      	adds	r3, r7, r0
 800608c:	4918      	ldr	r1, [pc, #96]	@ (80060f0 <USB_ActivateEndpoint+0x744>)
 800608e:	400a      	ands	r2, r1
 8006090:	801a      	strh	r2, [r3, #0]
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	18d3      	adds	r3, r2, r3
 800609c:	183a      	adds	r2, r7, r0
 800609e:	8812      	ldrh	r2, [r2, #0]
 80060a0:	4914      	ldr	r1, [pc, #80]	@ (80060f4 <USB_ActivateEndpoint+0x748>)
 80060a2:	430a      	orrs	r2, r1
 80060a4:	b292      	uxth	r2, r2
 80060a6:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	781b      	ldrb	r3, [r3, #0]
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	18d3      	adds	r3, r2, r3
 80060b2:	881b      	ldrh	r3, [r3, #0]
 80060b4:	b29a      	uxth	r2, r3
 80060b6:	2042      	movs	r0, #66	@ 0x42
 80060b8:	183b      	adds	r3, r7, r0
 80060ba:	490f      	ldr	r1, [pc, #60]	@ (80060f8 <USB_ActivateEndpoint+0x74c>)
 80060bc:	400a      	ands	r2, r1
 80060be:	801a      	strh	r2, [r3, #0]
 80060c0:	687a      	ldr	r2, [r7, #4]
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	781b      	ldrb	r3, [r3, #0]
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	18d3      	adds	r3, r2, r3
 80060ca:	183a      	adds	r2, r7, r0
 80060cc:	8812      	ldrh	r2, [r2, #0]
 80060ce:	4909      	ldr	r1, [pc, #36]	@ (80060f4 <USB_ActivateEndpoint+0x748>)
 80060d0:	430a      	orrs	r2, r1
 80060d2:	b292      	uxth	r2, r2
 80060d4:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80060d6:	236f      	movs	r3, #111	@ 0x6f
 80060d8:	18fb      	adds	r3, r7, r3
 80060da:	781b      	ldrb	r3, [r3, #0]
}
 80060dc:	0018      	movs	r0, r3
 80060de:	46bd      	mov	sp, r7
 80060e0:	b01c      	add	sp, #112	@ 0x70
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	ffff8f8f 	.word	0xffff8f8f
 80060e8:	ffffc080 	.word	0xffffc080
 80060ec:	ffff80c0 	.word	0xffff80c0
 80060f0:	ffff8fbf 	.word	0xffff8fbf
 80060f4:	ffff8080 	.word	0xffff8080
 80060f8:	ffffbf8f 	.word	0xffffbf8f

080060fc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b08c      	sub	sp, #48	@ 0x30
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	7b1b      	ldrb	r3, [r3, #12]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d000      	beq.n	8006110 <USB_DeactivateEndpoint+0x14>
 800610e:	e07e      	b.n	800620e <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	785b      	ldrb	r3, [r3, #1]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d03c      	beq.n	8006192 <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	781b      	ldrb	r3, [r3, #0]
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	18d2      	adds	r2, r2, r3
 8006122:	210c      	movs	r1, #12
 8006124:	187b      	adds	r3, r7, r1
 8006126:	8812      	ldrh	r2, [r2, #0]
 8006128:	801a      	strh	r2, [r3, #0]
 800612a:	187b      	adds	r3, r7, r1
 800612c:	881b      	ldrh	r3, [r3, #0]
 800612e:	2240      	movs	r2, #64	@ 0x40
 8006130:	4013      	ands	r3, r2
 8006132:	d016      	beq.n	8006162 <USB_DeactivateEndpoint+0x66>
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	18d3      	adds	r3, r2, r3
 800613e:	881b      	ldrh	r3, [r3, #0]
 8006140:	b29a      	uxth	r2, r3
 8006142:	200a      	movs	r0, #10
 8006144:	183b      	adds	r3, r7, r0
 8006146:	49c7      	ldr	r1, [pc, #796]	@ (8006464 <USB_DeactivateEndpoint+0x368>)
 8006148:	400a      	ands	r2, r1
 800614a:	801a      	strh	r2, [r3, #0]
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	18d3      	adds	r3, r2, r3
 8006156:	183a      	adds	r2, r7, r0
 8006158:	8812      	ldrh	r2, [r2, #0]
 800615a:	49c3      	ldr	r1, [pc, #780]	@ (8006468 <USB_DeactivateEndpoint+0x36c>)
 800615c:	430a      	orrs	r2, r1
 800615e:	b292      	uxth	r2, r2
 8006160:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	009b      	lsls	r3, r3, #2
 800616a:	18d3      	adds	r3, r2, r3
 800616c:	881b      	ldrh	r3, [r3, #0]
 800616e:	b29a      	uxth	r2, r3
 8006170:	2008      	movs	r0, #8
 8006172:	183b      	adds	r3, r7, r0
 8006174:	49bd      	ldr	r1, [pc, #756]	@ (800646c <USB_DeactivateEndpoint+0x370>)
 8006176:	400a      	ands	r2, r1
 8006178:	801a      	strh	r2, [r3, #0]
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	18d3      	adds	r3, r2, r3
 8006184:	183a      	adds	r2, r7, r0
 8006186:	8812      	ldrh	r2, [r2, #0]
 8006188:	49b9      	ldr	r1, [pc, #740]	@ (8006470 <USB_DeactivateEndpoint+0x374>)
 800618a:	430a      	orrs	r2, r1
 800618c:	b292      	uxth	r2, r2
 800618e:	801a      	strh	r2, [r3, #0]
 8006190:	e163      	b.n	800645a <USB_DeactivateEndpoint+0x35e>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	009b      	lsls	r3, r3, #2
 800619a:	18d2      	adds	r2, r2, r3
 800619c:	2112      	movs	r1, #18
 800619e:	187b      	adds	r3, r7, r1
 80061a0:	8812      	ldrh	r2, [r2, #0]
 80061a2:	801a      	strh	r2, [r3, #0]
 80061a4:	187b      	adds	r3, r7, r1
 80061a6:	881a      	ldrh	r2, [r3, #0]
 80061a8:	2380      	movs	r3, #128	@ 0x80
 80061aa:	01db      	lsls	r3, r3, #7
 80061ac:	4013      	ands	r3, r2
 80061ae:	d016      	beq.n	80061de <USB_DeactivateEndpoint+0xe2>
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	18d3      	adds	r3, r2, r3
 80061ba:	881b      	ldrh	r3, [r3, #0]
 80061bc:	b29a      	uxth	r2, r3
 80061be:	2010      	movs	r0, #16
 80061c0:	183b      	adds	r3, r7, r0
 80061c2:	49a8      	ldr	r1, [pc, #672]	@ (8006464 <USB_DeactivateEndpoint+0x368>)
 80061c4:	400a      	ands	r2, r1
 80061c6:	801a      	strh	r2, [r3, #0]
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	18d3      	adds	r3, r2, r3
 80061d2:	183a      	adds	r2, r7, r0
 80061d4:	8812      	ldrh	r2, [r2, #0]
 80061d6:	49a7      	ldr	r1, [pc, #668]	@ (8006474 <USB_DeactivateEndpoint+0x378>)
 80061d8:	430a      	orrs	r2, r1
 80061da:	b292      	uxth	r2, r2
 80061dc:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	009b      	lsls	r3, r3, #2
 80061e6:	18d3      	adds	r3, r2, r3
 80061e8:	881b      	ldrh	r3, [r3, #0]
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	200e      	movs	r0, #14
 80061ee:	183b      	adds	r3, r7, r0
 80061f0:	49a1      	ldr	r1, [pc, #644]	@ (8006478 <USB_DeactivateEndpoint+0x37c>)
 80061f2:	400a      	ands	r2, r1
 80061f4:	801a      	strh	r2, [r3, #0]
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	781b      	ldrb	r3, [r3, #0]
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	18d3      	adds	r3, r2, r3
 8006200:	183a      	adds	r2, r7, r0
 8006202:	8812      	ldrh	r2, [r2, #0]
 8006204:	499a      	ldr	r1, [pc, #616]	@ (8006470 <USB_DeactivateEndpoint+0x374>)
 8006206:	430a      	orrs	r2, r1
 8006208:	b292      	uxth	r2, r2
 800620a:	801a      	strh	r2, [r3, #0]
 800620c:	e125      	b.n	800645a <USB_DeactivateEndpoint+0x35e>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	785b      	ldrb	r3, [r3, #1]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d000      	beq.n	8006218 <USB_DeactivateEndpoint+0x11c>
 8006216:	e090      	b.n	800633a <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	18d2      	adds	r2, r2, r3
 8006222:	2120      	movs	r1, #32
 8006224:	187b      	adds	r3, r7, r1
 8006226:	8812      	ldrh	r2, [r2, #0]
 8006228:	801a      	strh	r2, [r3, #0]
 800622a:	187b      	adds	r3, r7, r1
 800622c:	881a      	ldrh	r2, [r3, #0]
 800622e:	2380      	movs	r3, #128	@ 0x80
 8006230:	01db      	lsls	r3, r3, #7
 8006232:	4013      	ands	r3, r2
 8006234:	d016      	beq.n	8006264 <USB_DeactivateEndpoint+0x168>
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	18d3      	adds	r3, r2, r3
 8006240:	881b      	ldrh	r3, [r3, #0]
 8006242:	b29a      	uxth	r2, r3
 8006244:	201e      	movs	r0, #30
 8006246:	183b      	adds	r3, r7, r0
 8006248:	4986      	ldr	r1, [pc, #536]	@ (8006464 <USB_DeactivateEndpoint+0x368>)
 800624a:	400a      	ands	r2, r1
 800624c:	801a      	strh	r2, [r3, #0]
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	781b      	ldrb	r3, [r3, #0]
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	18d3      	adds	r3, r2, r3
 8006258:	183a      	adds	r2, r7, r0
 800625a:	8812      	ldrh	r2, [r2, #0]
 800625c:	4985      	ldr	r1, [pc, #532]	@ (8006474 <USB_DeactivateEndpoint+0x378>)
 800625e:	430a      	orrs	r2, r1
 8006260:	b292      	uxth	r2, r2
 8006262:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	781b      	ldrb	r3, [r3, #0]
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	18d2      	adds	r2, r2, r3
 800626e:	211c      	movs	r1, #28
 8006270:	187b      	adds	r3, r7, r1
 8006272:	8812      	ldrh	r2, [r2, #0]
 8006274:	801a      	strh	r2, [r3, #0]
 8006276:	187b      	adds	r3, r7, r1
 8006278:	881b      	ldrh	r3, [r3, #0]
 800627a:	2240      	movs	r2, #64	@ 0x40
 800627c:	4013      	ands	r3, r2
 800627e:	d016      	beq.n	80062ae <USB_DeactivateEndpoint+0x1b2>
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	18d3      	adds	r3, r2, r3
 800628a:	881b      	ldrh	r3, [r3, #0]
 800628c:	b29a      	uxth	r2, r3
 800628e:	201a      	movs	r0, #26
 8006290:	183b      	adds	r3, r7, r0
 8006292:	4974      	ldr	r1, [pc, #464]	@ (8006464 <USB_DeactivateEndpoint+0x368>)
 8006294:	400a      	ands	r2, r1
 8006296:	801a      	strh	r2, [r3, #0]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	781b      	ldrb	r3, [r3, #0]
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	18d3      	adds	r3, r2, r3
 80062a2:	183a      	adds	r2, r7, r0
 80062a4:	8812      	ldrh	r2, [r2, #0]
 80062a6:	4970      	ldr	r1, [pc, #448]	@ (8006468 <USB_DeactivateEndpoint+0x36c>)
 80062a8:	430a      	orrs	r2, r1
 80062aa:	b292      	uxth	r2, r2
 80062ac:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	009b      	lsls	r3, r3, #2
 80062b6:	18d3      	adds	r3, r2, r3
 80062b8:	881b      	ldrh	r3, [r3, #0]
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	2018      	movs	r0, #24
 80062be:	183b      	adds	r3, r7, r0
 80062c0:	4968      	ldr	r1, [pc, #416]	@ (8006464 <USB_DeactivateEndpoint+0x368>)
 80062c2:	400a      	ands	r2, r1
 80062c4:	801a      	strh	r2, [r3, #0]
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	009b      	lsls	r3, r3, #2
 80062ce:	18d3      	adds	r3, r2, r3
 80062d0:	183a      	adds	r2, r7, r0
 80062d2:	8812      	ldrh	r2, [r2, #0]
 80062d4:	4964      	ldr	r1, [pc, #400]	@ (8006468 <USB_DeactivateEndpoint+0x36c>)
 80062d6:	430a      	orrs	r2, r1
 80062d8:	b292      	uxth	r2, r2
 80062da:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	18d3      	adds	r3, r2, r3
 80062e6:	881b      	ldrh	r3, [r3, #0]
 80062e8:	b29a      	uxth	r2, r3
 80062ea:	2016      	movs	r0, #22
 80062ec:	183b      	adds	r3, r7, r0
 80062ee:	4962      	ldr	r1, [pc, #392]	@ (8006478 <USB_DeactivateEndpoint+0x37c>)
 80062f0:	400a      	ands	r2, r1
 80062f2:	801a      	strh	r2, [r3, #0]
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	18d3      	adds	r3, r2, r3
 80062fe:	183a      	adds	r2, r7, r0
 8006300:	8812      	ldrh	r2, [r2, #0]
 8006302:	495b      	ldr	r1, [pc, #364]	@ (8006470 <USB_DeactivateEndpoint+0x374>)
 8006304:	430a      	orrs	r2, r1
 8006306:	b292      	uxth	r2, r2
 8006308:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	781b      	ldrb	r3, [r3, #0]
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	18d3      	adds	r3, r2, r3
 8006314:	881b      	ldrh	r3, [r3, #0]
 8006316:	b29a      	uxth	r2, r3
 8006318:	2014      	movs	r0, #20
 800631a:	183b      	adds	r3, r7, r0
 800631c:	4953      	ldr	r1, [pc, #332]	@ (800646c <USB_DeactivateEndpoint+0x370>)
 800631e:	400a      	ands	r2, r1
 8006320:	801a      	strh	r2, [r3, #0]
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	009b      	lsls	r3, r3, #2
 800632a:	18d3      	adds	r3, r2, r3
 800632c:	183a      	adds	r2, r7, r0
 800632e:	8812      	ldrh	r2, [r2, #0]
 8006330:	494f      	ldr	r1, [pc, #316]	@ (8006470 <USB_DeactivateEndpoint+0x374>)
 8006332:	430a      	orrs	r2, r1
 8006334:	b292      	uxth	r2, r2
 8006336:	801a      	strh	r2, [r3, #0]
 8006338:	e08f      	b.n	800645a <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	18d2      	adds	r2, r2, r3
 8006344:	212e      	movs	r1, #46	@ 0x2e
 8006346:	187b      	adds	r3, r7, r1
 8006348:	8812      	ldrh	r2, [r2, #0]
 800634a:	801a      	strh	r2, [r3, #0]
 800634c:	187b      	adds	r3, r7, r1
 800634e:	881a      	ldrh	r2, [r3, #0]
 8006350:	2380      	movs	r3, #128	@ 0x80
 8006352:	01db      	lsls	r3, r3, #7
 8006354:	4013      	ands	r3, r2
 8006356:	d016      	beq.n	8006386 <USB_DeactivateEndpoint+0x28a>
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	18d3      	adds	r3, r2, r3
 8006362:	881b      	ldrh	r3, [r3, #0]
 8006364:	b29a      	uxth	r2, r3
 8006366:	202c      	movs	r0, #44	@ 0x2c
 8006368:	183b      	adds	r3, r7, r0
 800636a:	493e      	ldr	r1, [pc, #248]	@ (8006464 <USB_DeactivateEndpoint+0x368>)
 800636c:	400a      	ands	r2, r1
 800636e:	801a      	strh	r2, [r3, #0]
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	18d3      	adds	r3, r2, r3
 800637a:	183a      	adds	r2, r7, r0
 800637c:	8812      	ldrh	r2, [r2, #0]
 800637e:	493d      	ldr	r1, [pc, #244]	@ (8006474 <USB_DeactivateEndpoint+0x378>)
 8006380:	430a      	orrs	r2, r1
 8006382:	b292      	uxth	r2, r2
 8006384:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	18d2      	adds	r2, r2, r3
 8006390:	212a      	movs	r1, #42	@ 0x2a
 8006392:	187b      	adds	r3, r7, r1
 8006394:	8812      	ldrh	r2, [r2, #0]
 8006396:	801a      	strh	r2, [r3, #0]
 8006398:	187b      	adds	r3, r7, r1
 800639a:	881b      	ldrh	r3, [r3, #0]
 800639c:	2240      	movs	r2, #64	@ 0x40
 800639e:	4013      	ands	r3, r2
 80063a0:	d016      	beq.n	80063d0 <USB_DeactivateEndpoint+0x2d4>
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	781b      	ldrb	r3, [r3, #0]
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	18d3      	adds	r3, r2, r3
 80063ac:	881b      	ldrh	r3, [r3, #0]
 80063ae:	b29a      	uxth	r2, r3
 80063b0:	2028      	movs	r0, #40	@ 0x28
 80063b2:	183b      	adds	r3, r7, r0
 80063b4:	492b      	ldr	r1, [pc, #172]	@ (8006464 <USB_DeactivateEndpoint+0x368>)
 80063b6:	400a      	ands	r2, r1
 80063b8:	801a      	strh	r2, [r3, #0]
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	18d3      	adds	r3, r2, r3
 80063c4:	183a      	adds	r2, r7, r0
 80063c6:	8812      	ldrh	r2, [r2, #0]
 80063c8:	4927      	ldr	r1, [pc, #156]	@ (8006468 <USB_DeactivateEndpoint+0x36c>)
 80063ca:	430a      	orrs	r2, r1
 80063cc:	b292      	uxth	r2, r2
 80063ce:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	18d3      	adds	r3, r2, r3
 80063da:	881b      	ldrh	r3, [r3, #0]
 80063dc:	b29a      	uxth	r2, r3
 80063de:	2026      	movs	r0, #38	@ 0x26
 80063e0:	183b      	adds	r3, r7, r0
 80063e2:	4920      	ldr	r1, [pc, #128]	@ (8006464 <USB_DeactivateEndpoint+0x368>)
 80063e4:	400a      	ands	r2, r1
 80063e6:	801a      	strh	r2, [r3, #0]
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	781b      	ldrb	r3, [r3, #0]
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	18d3      	adds	r3, r2, r3
 80063f2:	183a      	adds	r2, r7, r0
 80063f4:	8812      	ldrh	r2, [r2, #0]
 80063f6:	491f      	ldr	r1, [pc, #124]	@ (8006474 <USB_DeactivateEndpoint+0x378>)
 80063f8:	430a      	orrs	r2, r1
 80063fa:	b292      	uxth	r2, r2
 80063fc:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	18d3      	adds	r3, r2, r3
 8006408:	881b      	ldrh	r3, [r3, #0]
 800640a:	b29a      	uxth	r2, r3
 800640c:	2024      	movs	r0, #36	@ 0x24
 800640e:	183b      	adds	r3, r7, r0
 8006410:	4916      	ldr	r1, [pc, #88]	@ (800646c <USB_DeactivateEndpoint+0x370>)
 8006412:	400a      	ands	r2, r1
 8006414:	801a      	strh	r2, [r3, #0]
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	781b      	ldrb	r3, [r3, #0]
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	18d3      	adds	r3, r2, r3
 8006420:	183a      	adds	r2, r7, r0
 8006422:	8812      	ldrh	r2, [r2, #0]
 8006424:	4912      	ldr	r1, [pc, #72]	@ (8006470 <USB_DeactivateEndpoint+0x374>)
 8006426:	430a      	orrs	r2, r1
 8006428:	b292      	uxth	r2, r2
 800642a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	18d3      	adds	r3, r2, r3
 8006436:	881b      	ldrh	r3, [r3, #0]
 8006438:	b29a      	uxth	r2, r3
 800643a:	2022      	movs	r0, #34	@ 0x22
 800643c:	183b      	adds	r3, r7, r0
 800643e:	490e      	ldr	r1, [pc, #56]	@ (8006478 <USB_DeactivateEndpoint+0x37c>)
 8006440:	400a      	ands	r2, r1
 8006442:	801a      	strh	r2, [r3, #0]
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	781b      	ldrb	r3, [r3, #0]
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	18d3      	adds	r3, r2, r3
 800644e:	183a      	adds	r2, r7, r0
 8006450:	8812      	ldrh	r2, [r2, #0]
 8006452:	4907      	ldr	r1, [pc, #28]	@ (8006470 <USB_DeactivateEndpoint+0x374>)
 8006454:	430a      	orrs	r2, r1
 8006456:	b292      	uxth	r2, r2
 8006458:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800645a:	2300      	movs	r3, #0
}
 800645c:	0018      	movs	r0, r3
 800645e:	46bd      	mov	sp, r7
 8006460:	b00c      	add	sp, #48	@ 0x30
 8006462:	bd80      	pop	{r7, pc}
 8006464:	ffff8f8f 	.word	0xffff8f8f
 8006468:	ffff80c0 	.word	0xffff80c0
 800646c:	ffff8fbf 	.word	0xffff8fbf
 8006470:	ffff8080 	.word	0xffff8080
 8006474:	ffffc080 	.word	0xffffc080
 8006478:	ffffbf8f 	.word	0xffffbf8f

0800647c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800647c:	b590      	push	{r4, r7, lr}
 800647e:	b0c3      	sub	sp, #268	@ 0x10c
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	785b      	ldrb	r3, [r3, #1]
 800648a:	2b01      	cmp	r3, #1
 800648c:	d001      	beq.n	8006492 <USB_EPStartXfer+0x16>
 800648e:	f000 fd2d 	bl	8006eec <USB_EPStartXfer+0xa70>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	699a      	ldr	r2, [r3, #24]
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	429a      	cmp	r2, r3
 800649c:	d905      	bls.n	80064aa <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	1d7a      	adds	r2, r7, #5
 80064a4:	32ff      	adds	r2, #255	@ 0xff
 80064a6:	6013      	str	r3, [r2, #0]
 80064a8:	e004      	b.n	80064b4 <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	1d7a      	adds	r2, r7, #5
 80064b0:	32ff      	adds	r2, #255	@ 0xff
 80064b2:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	7b1b      	ldrb	r3, [r3, #12]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d125      	bne.n	8006508 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	6959      	ldr	r1, [r3, #20]
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	88da      	ldrh	r2, [r3, #6]
 80064c4:	1d7b      	adds	r3, r7, #5
 80064c6:	33ff      	adds	r3, #255	@ 0xff
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f001 fa3f 	bl	8007950 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	613b      	str	r3, [r7, #16]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2250      	movs	r2, #80	@ 0x50
 80064da:	5a9b      	ldrh	r3, [r3, r2]
 80064dc:	b29b      	uxth	r3, r3
 80064de:	001a      	movs	r2, r3
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	189b      	adds	r3, r3, r2
 80064e4:	613b      	str	r3, [r7, #16]
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	00da      	lsls	r2, r3, #3
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	18d3      	adds	r3, r2, r3
 80064f0:	4ad7      	ldr	r2, [pc, #860]	@ (8006850 <USB_EPStartXfer+0x3d4>)
 80064f2:	4694      	mov	ip, r2
 80064f4:	4463      	add	r3, ip
 80064f6:	60fb      	str	r3, [r7, #12]
 80064f8:	1d7b      	adds	r3, r7, #5
 80064fa:	33ff      	adds	r3, #255	@ 0xff
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	b29a      	uxth	r2, r3
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	801a      	strh	r2, [r3, #0]
 8006504:	f000 fccd 	bl	8006ea2 <USB_EPStartXfer+0xa26>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	78db      	ldrb	r3, [r3, #3]
 800650c:	2b02      	cmp	r3, #2
 800650e:	d000      	beq.n	8006512 <USB_EPStartXfer+0x96>
 8006510:	e362      	b.n	8006bd8 <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	6a1a      	ldr	r2, [r3, #32]
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	691b      	ldr	r3, [r3, #16]
 800651a:	429a      	cmp	r2, r3
 800651c:	d800      	bhi.n	8006520 <USB_EPStartXfer+0xa4>
 800651e:	e309      	b.n	8006b34 <USB_EPStartXfer+0x6b8>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	18d3      	adds	r3, r2, r3
 800652a:	881b      	ldrh	r3, [r3, #0]
 800652c:	b29a      	uxth	r2, r3
 800652e:	2056      	movs	r0, #86	@ 0x56
 8006530:	183b      	adds	r3, r7, r0
 8006532:	49c8      	ldr	r1, [pc, #800]	@ (8006854 <USB_EPStartXfer+0x3d8>)
 8006534:	400a      	ands	r2, r1
 8006536:	801a      	strh	r2, [r3, #0]
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	18d3      	adds	r3, r2, r3
 8006542:	183a      	adds	r2, r7, r0
 8006544:	8812      	ldrh	r2, [r2, #0]
 8006546:	49c4      	ldr	r1, [pc, #784]	@ (8006858 <USB_EPStartXfer+0x3dc>)
 8006548:	430a      	orrs	r2, r1
 800654a:	b292      	uxth	r2, r2
 800654c:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	6a1a      	ldr	r2, [r3, #32]
 8006552:	1d7b      	adds	r3, r7, #5
 8006554:	33ff      	adds	r3, #255	@ 0xff
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	1ad2      	subs	r2, r2, r3
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	18d3      	adds	r3, r2, r3
 8006568:	881b      	ldrh	r3, [r3, #0]
 800656a:	b29b      	uxth	r3, r3
 800656c:	001a      	movs	r2, r3
 800656e:	2340      	movs	r3, #64	@ 0x40
 8006570:	4013      	ands	r3, r2
 8006572:	d100      	bne.n	8006576 <USB_EPStartXfer+0xfa>
 8006574:	e176      	b.n	8006864 <USB_EPStartXfer+0x3e8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	633b      	str	r3, [r7, #48]	@ 0x30
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	785b      	ldrb	r3, [r3, #1]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d000      	beq.n	8006584 <USB_EPStartXfer+0x108>
 8006582:	e074      	b.n	800666e <USB_EPStartXfer+0x1f2>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2250      	movs	r2, #80	@ 0x50
 800658c:	5a9b      	ldrh	r3, [r3, r2]
 800658e:	b29b      	uxth	r3, r3
 8006590:	001a      	movs	r2, r3
 8006592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006594:	189b      	adds	r3, r3, r2
 8006596:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	00da      	lsls	r2, r3, #3
 800659e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a0:	18d3      	adds	r3, r2, r3
 80065a2:	4aae      	ldr	r2, [pc, #696]	@ (800685c <USB_EPStartXfer+0x3e0>)
 80065a4:	4694      	mov	ip, r2
 80065a6:	4463      	add	r3, ip
 80065a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80065aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ac:	881b      	ldrh	r3, [r3, #0]
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	059b      	lsls	r3, r3, #22
 80065b2:	0d9b      	lsrs	r3, r3, #22
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b8:	801a      	strh	r2, [r3, #0]
 80065ba:	1d7b      	adds	r3, r7, #5
 80065bc:	33ff      	adds	r3, #255	@ 0xff
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d108      	bne.n	80065d6 <USB_EPStartXfer+0x15a>
 80065c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c6:	881b      	ldrh	r3, [r3, #0]
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	4aa5      	ldr	r2, [pc, #660]	@ (8006860 <USB_EPStartXfer+0x3e4>)
 80065cc:	4313      	orrs	r3, r2
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d2:	801a      	strh	r2, [r3, #0]
 80065d4:	e066      	b.n	80066a4 <USB_EPStartXfer+0x228>
 80065d6:	1d7b      	adds	r3, r7, #5
 80065d8:	33ff      	adds	r3, #255	@ 0xff
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	2b3e      	cmp	r3, #62	@ 0x3e
 80065de:	d821      	bhi.n	8006624 <USB_EPStartXfer+0x1a8>
 80065e0:	1d7b      	adds	r3, r7, #5
 80065e2:	33ff      	adds	r3, #255	@ 0xff
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	085b      	lsrs	r3, r3, #1
 80065e8:	1c7a      	adds	r2, r7, #1
 80065ea:	32ff      	adds	r2, #255	@ 0xff
 80065ec:	6013      	str	r3, [r2, #0]
 80065ee:	1d7b      	adds	r3, r7, #5
 80065f0:	33ff      	adds	r3, #255	@ 0xff
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2201      	movs	r2, #1
 80065f6:	4013      	ands	r3, r2
 80065f8:	d006      	beq.n	8006608 <USB_EPStartXfer+0x18c>
 80065fa:	1c7b      	adds	r3, r7, #1
 80065fc:	33ff      	adds	r3, #255	@ 0xff
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	3301      	adds	r3, #1
 8006602:	1c7a      	adds	r2, r7, #1
 8006604:	32ff      	adds	r2, #255	@ 0xff
 8006606:	6013      	str	r3, [r2, #0]
 8006608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660a:	881b      	ldrh	r3, [r3, #0]
 800660c:	b29a      	uxth	r2, r3
 800660e:	1c7b      	adds	r3, r7, #1
 8006610:	33ff      	adds	r3, #255	@ 0xff
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	b29b      	uxth	r3, r3
 8006616:	029b      	lsls	r3, r3, #10
 8006618:	b29b      	uxth	r3, r3
 800661a:	4313      	orrs	r3, r2
 800661c:	b29a      	uxth	r2, r3
 800661e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006620:	801a      	strh	r2, [r3, #0]
 8006622:	e03f      	b.n	80066a4 <USB_EPStartXfer+0x228>
 8006624:	1d7b      	adds	r3, r7, #5
 8006626:	33ff      	adds	r3, #255	@ 0xff
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	095b      	lsrs	r3, r3, #5
 800662c:	1c7a      	adds	r2, r7, #1
 800662e:	32ff      	adds	r2, #255	@ 0xff
 8006630:	6013      	str	r3, [r2, #0]
 8006632:	1d7b      	adds	r3, r7, #5
 8006634:	33ff      	adds	r3, #255	@ 0xff
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	221f      	movs	r2, #31
 800663a:	4013      	ands	r3, r2
 800663c:	d106      	bne.n	800664c <USB_EPStartXfer+0x1d0>
 800663e:	1c7b      	adds	r3, r7, #1
 8006640:	33ff      	adds	r3, #255	@ 0xff
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	3b01      	subs	r3, #1
 8006646:	1c7a      	adds	r2, r7, #1
 8006648:	32ff      	adds	r2, #255	@ 0xff
 800664a:	6013      	str	r3, [r2, #0]
 800664c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664e:	881b      	ldrh	r3, [r3, #0]
 8006650:	b29a      	uxth	r2, r3
 8006652:	1c7b      	adds	r3, r7, #1
 8006654:	33ff      	adds	r3, #255	@ 0xff
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	b29b      	uxth	r3, r3
 800665a:	029b      	lsls	r3, r3, #10
 800665c:	b29b      	uxth	r3, r3
 800665e:	4313      	orrs	r3, r2
 8006660:	b29b      	uxth	r3, r3
 8006662:	4a7f      	ldr	r2, [pc, #508]	@ (8006860 <USB_EPStartXfer+0x3e4>)
 8006664:	4313      	orrs	r3, r2
 8006666:	b29a      	uxth	r2, r3
 8006668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666a:	801a      	strh	r2, [r3, #0]
 800666c:	e01a      	b.n	80066a4 <USB_EPStartXfer+0x228>
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	785b      	ldrb	r3, [r3, #1]
 8006672:	2b01      	cmp	r3, #1
 8006674:	d116      	bne.n	80066a4 <USB_EPStartXfer+0x228>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2250      	movs	r2, #80	@ 0x50
 800667a:	5a9b      	ldrh	r3, [r3, r2]
 800667c:	b29b      	uxth	r3, r3
 800667e:	001a      	movs	r2, r3
 8006680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006682:	189b      	adds	r3, r3, r2
 8006684:	633b      	str	r3, [r7, #48]	@ 0x30
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	00da      	lsls	r2, r3, #3
 800668c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668e:	18d3      	adds	r3, r2, r3
 8006690:	4a72      	ldr	r2, [pc, #456]	@ (800685c <USB_EPStartXfer+0x3e0>)
 8006692:	4694      	mov	ip, r2
 8006694:	4463      	add	r3, ip
 8006696:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006698:	1d7b      	adds	r3, r7, #5
 800669a:	33ff      	adds	r3, #255	@ 0xff
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	b29a      	uxth	r2, r3
 80066a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066a2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80066a4:	2076      	movs	r0, #118	@ 0x76
 80066a6:	183b      	adds	r3, r7, r0
 80066a8:	683a      	ldr	r2, [r7, #0]
 80066aa:	8952      	ldrh	r2, [r2, #10]
 80066ac:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	6959      	ldr	r1, [r3, #20]
 80066b2:	1d7b      	adds	r3, r7, #5
 80066b4:	33ff      	adds	r3, #255	@ 0xff
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	b29c      	uxth	r4, r3
 80066ba:	183b      	adds	r3, r7, r0
 80066bc:	881a      	ldrh	r2, [r3, #0]
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	0023      	movs	r3, r4
 80066c2:	f001 f945 	bl	8007950 <USB_WritePMA>
            ep->xfer_buff += len;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	695a      	ldr	r2, [r3, #20]
 80066ca:	1d7b      	adds	r3, r7, #5
 80066cc:	33ff      	adds	r3, #255	@ 0xff
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	18d2      	adds	r2, r2, r3
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	6a1a      	ldr	r2, [r3, #32]
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	691b      	ldr	r3, [r3, #16]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d908      	bls.n	80066f4 <USB_EPStartXfer+0x278>
            {
              ep->xfer_len_db -= len;
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	6a1a      	ldr	r2, [r3, #32]
 80066e6:	1d7b      	adds	r3, r7, #5
 80066e8:	33ff      	adds	r3, #255	@ 0xff
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	1ad2      	subs	r2, r2, r3
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	621a      	str	r2, [r3, #32]
 80066f2:	e007      	b.n	8006704 <USB_EPStartXfer+0x288>
            }
            else
            {
              len = ep->xfer_len_db;
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	6a1b      	ldr	r3, [r3, #32]
 80066f8:	1d7a      	adds	r2, r7, #5
 80066fa:	32ff      	adds	r2, #255	@ 0xff
 80066fc:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	2200      	movs	r2, #0
 8006702:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	785b      	ldrb	r3, [r3, #1]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d000      	beq.n	800670e <USB_EPStartXfer+0x292>
 800670c:	e070      	b.n	80067f0 <USB_EPStartXfer+0x374>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	61bb      	str	r3, [r7, #24]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2250      	movs	r2, #80	@ 0x50
 8006716:	5a9b      	ldrh	r3, [r3, r2]
 8006718:	b29b      	uxth	r3, r3
 800671a:	001a      	movs	r2, r3
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	189b      	adds	r3, r3, r2
 8006720:	61bb      	str	r3, [r7, #24]
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	00da      	lsls	r2, r3, #3
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	18d3      	adds	r3, r2, r3
 800672c:	4a48      	ldr	r2, [pc, #288]	@ (8006850 <USB_EPStartXfer+0x3d4>)
 800672e:	4694      	mov	ip, r2
 8006730:	4463      	add	r3, ip
 8006732:	617b      	str	r3, [r7, #20]
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	881b      	ldrh	r3, [r3, #0]
 8006738:	b29b      	uxth	r3, r3
 800673a:	059b      	lsls	r3, r3, #22
 800673c:	0d9b      	lsrs	r3, r3, #22
 800673e:	b29a      	uxth	r2, r3
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	801a      	strh	r2, [r3, #0]
 8006744:	1d7b      	adds	r3, r7, #5
 8006746:	33ff      	adds	r3, #255	@ 0xff
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d108      	bne.n	8006760 <USB_EPStartXfer+0x2e4>
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	881b      	ldrh	r3, [r3, #0]
 8006752:	b29b      	uxth	r3, r3
 8006754:	4a42      	ldr	r2, [pc, #264]	@ (8006860 <USB_EPStartXfer+0x3e4>)
 8006756:	4313      	orrs	r3, r2
 8006758:	b29a      	uxth	r2, r3
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	801a      	strh	r2, [r3, #0]
 800675e:	e064      	b.n	800682a <USB_EPStartXfer+0x3ae>
 8006760:	1d7b      	adds	r3, r7, #5
 8006762:	33ff      	adds	r3, #255	@ 0xff
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2b3e      	cmp	r3, #62	@ 0x3e
 8006768:	d81f      	bhi.n	80067aa <USB_EPStartXfer+0x32e>
 800676a:	1d7b      	adds	r3, r7, #5
 800676c:	33ff      	adds	r3, #255	@ 0xff
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	085b      	lsrs	r3, r3, #1
 8006772:	21fc      	movs	r1, #252	@ 0xfc
 8006774:	187a      	adds	r2, r7, r1
 8006776:	6013      	str	r3, [r2, #0]
 8006778:	1d7b      	adds	r3, r7, #5
 800677a:	33ff      	adds	r3, #255	@ 0xff
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2201      	movs	r2, #1
 8006780:	4013      	ands	r3, r2
 8006782:	d004      	beq.n	800678e <USB_EPStartXfer+0x312>
 8006784:	187b      	adds	r3, r7, r1
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3301      	adds	r3, #1
 800678a:	187a      	adds	r2, r7, r1
 800678c:	6013      	str	r3, [r2, #0]
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	881b      	ldrh	r3, [r3, #0]
 8006792:	b29a      	uxth	r2, r3
 8006794:	23fc      	movs	r3, #252	@ 0xfc
 8006796:	18fb      	adds	r3, r7, r3
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	b29b      	uxth	r3, r3
 800679c:	029b      	lsls	r3, r3, #10
 800679e:	b29b      	uxth	r3, r3
 80067a0:	4313      	orrs	r3, r2
 80067a2:	b29a      	uxth	r2, r3
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	801a      	strh	r2, [r3, #0]
 80067a8:	e03f      	b.n	800682a <USB_EPStartXfer+0x3ae>
 80067aa:	1d7b      	adds	r3, r7, #5
 80067ac:	33ff      	adds	r3, #255	@ 0xff
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	095b      	lsrs	r3, r3, #5
 80067b2:	21fc      	movs	r1, #252	@ 0xfc
 80067b4:	187a      	adds	r2, r7, r1
 80067b6:	6013      	str	r3, [r2, #0]
 80067b8:	1d7b      	adds	r3, r7, #5
 80067ba:	33ff      	adds	r3, #255	@ 0xff
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	221f      	movs	r2, #31
 80067c0:	4013      	ands	r3, r2
 80067c2:	d104      	bne.n	80067ce <USB_EPStartXfer+0x352>
 80067c4:	187b      	adds	r3, r7, r1
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	3b01      	subs	r3, #1
 80067ca:	187a      	adds	r2, r7, r1
 80067cc:	6013      	str	r3, [r2, #0]
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	881b      	ldrh	r3, [r3, #0]
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	23fc      	movs	r3, #252	@ 0xfc
 80067d6:	18fb      	adds	r3, r7, r3
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	b29b      	uxth	r3, r3
 80067dc:	029b      	lsls	r3, r3, #10
 80067de:	b29b      	uxth	r3, r3
 80067e0:	4313      	orrs	r3, r2
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	4a1e      	ldr	r2, [pc, #120]	@ (8006860 <USB_EPStartXfer+0x3e4>)
 80067e6:	4313      	orrs	r3, r2
 80067e8:	b29a      	uxth	r2, r3
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	801a      	strh	r2, [r3, #0]
 80067ee:	e01c      	b.n	800682a <USB_EPStartXfer+0x3ae>
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	785b      	ldrb	r3, [r3, #1]
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d118      	bne.n	800682a <USB_EPStartXfer+0x3ae>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	623b      	str	r3, [r7, #32]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2250      	movs	r2, #80	@ 0x50
 8006800:	5a9b      	ldrh	r3, [r3, r2]
 8006802:	b29b      	uxth	r3, r3
 8006804:	001a      	movs	r2, r3
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	189b      	adds	r3, r3, r2
 800680a:	623b      	str	r3, [r7, #32]
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	00da      	lsls	r2, r3, #3
 8006812:	6a3b      	ldr	r3, [r7, #32]
 8006814:	18d3      	adds	r3, r2, r3
 8006816:	4a0e      	ldr	r2, [pc, #56]	@ (8006850 <USB_EPStartXfer+0x3d4>)
 8006818:	4694      	mov	ip, r2
 800681a:	4463      	add	r3, ip
 800681c:	61fb      	str	r3, [r7, #28]
 800681e:	1d7b      	adds	r3, r7, #5
 8006820:	33ff      	adds	r3, #255	@ 0xff
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	b29a      	uxth	r2, r3
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800682a:	2076      	movs	r0, #118	@ 0x76
 800682c:	183b      	adds	r3, r7, r0
 800682e:	683a      	ldr	r2, [r7, #0]
 8006830:	8912      	ldrh	r2, [r2, #8]
 8006832:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	6959      	ldr	r1, [r3, #20]
 8006838:	1d7b      	adds	r3, r7, #5
 800683a:	33ff      	adds	r3, #255	@ 0xff
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	b29c      	uxth	r4, r3
 8006840:	183b      	adds	r3, r7, r0
 8006842:	881a      	ldrh	r2, [r3, #0]
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	0023      	movs	r3, r4
 8006848:	f001 f882 	bl	8007950 <USB_WritePMA>
 800684c:	e329      	b.n	8006ea2 <USB_EPStartXfer+0xa26>
 800684e:	46c0      	nop			@ (mov r8, r8)
 8006850:	00000402 	.word	0x00000402
 8006854:	ffff8f8f 	.word	0xffff8f8f
 8006858:	ffff8180 	.word	0xffff8180
 800685c:	00000406 	.word	0x00000406
 8006860:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	785b      	ldrb	r3, [r3, #1]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d000      	beq.n	800686e <USB_EPStartXfer+0x3f2>
 800686c:	e070      	b.n	8006950 <USB_EPStartXfer+0x4d4>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2250      	movs	r2, #80	@ 0x50
 8006876:	5a9b      	ldrh	r3, [r3, r2]
 8006878:	b29b      	uxth	r3, r3
 800687a:	001a      	movs	r2, r3
 800687c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800687e:	189b      	adds	r3, r3, r2
 8006880:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	00da      	lsls	r2, r3, #3
 8006888:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800688a:	18d3      	adds	r3, r2, r3
 800688c:	4acd      	ldr	r2, [pc, #820]	@ (8006bc4 <USB_EPStartXfer+0x748>)
 800688e:	4694      	mov	ip, r2
 8006890:	4463      	add	r3, ip
 8006892:	647b      	str	r3, [r7, #68]	@ 0x44
 8006894:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006896:	881b      	ldrh	r3, [r3, #0]
 8006898:	b29b      	uxth	r3, r3
 800689a:	059b      	lsls	r3, r3, #22
 800689c:	0d9b      	lsrs	r3, r3, #22
 800689e:	b29a      	uxth	r2, r3
 80068a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068a2:	801a      	strh	r2, [r3, #0]
 80068a4:	1d7b      	adds	r3, r7, #5
 80068a6:	33ff      	adds	r3, #255	@ 0xff
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d108      	bne.n	80068c0 <USB_EPStartXfer+0x444>
 80068ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068b0:	881b      	ldrh	r3, [r3, #0]
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	4ac4      	ldr	r2, [pc, #784]	@ (8006bc8 <USB_EPStartXfer+0x74c>)
 80068b6:	4313      	orrs	r3, r2
 80068b8:	b29a      	uxth	r2, r3
 80068ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068bc:	801a      	strh	r2, [r3, #0]
 80068be:	e064      	b.n	800698a <USB_EPStartXfer+0x50e>
 80068c0:	1d7b      	adds	r3, r7, #5
 80068c2:	33ff      	adds	r3, #255	@ 0xff
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80068c8:	d81f      	bhi.n	800690a <USB_EPStartXfer+0x48e>
 80068ca:	1d7b      	adds	r3, r7, #5
 80068cc:	33ff      	adds	r3, #255	@ 0xff
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	085b      	lsrs	r3, r3, #1
 80068d2:	21f8      	movs	r1, #248	@ 0xf8
 80068d4:	187a      	adds	r2, r7, r1
 80068d6:	6013      	str	r3, [r2, #0]
 80068d8:	1d7b      	adds	r3, r7, #5
 80068da:	33ff      	adds	r3, #255	@ 0xff
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2201      	movs	r2, #1
 80068e0:	4013      	ands	r3, r2
 80068e2:	d004      	beq.n	80068ee <USB_EPStartXfer+0x472>
 80068e4:	187b      	adds	r3, r7, r1
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	3301      	adds	r3, #1
 80068ea:	187a      	adds	r2, r7, r1
 80068ec:	6013      	str	r3, [r2, #0]
 80068ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068f0:	881b      	ldrh	r3, [r3, #0]
 80068f2:	b29a      	uxth	r2, r3
 80068f4:	23f8      	movs	r3, #248	@ 0xf8
 80068f6:	18fb      	adds	r3, r7, r3
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	029b      	lsls	r3, r3, #10
 80068fe:	b29b      	uxth	r3, r3
 8006900:	4313      	orrs	r3, r2
 8006902:	b29a      	uxth	r2, r3
 8006904:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006906:	801a      	strh	r2, [r3, #0]
 8006908:	e03f      	b.n	800698a <USB_EPStartXfer+0x50e>
 800690a:	1d7b      	adds	r3, r7, #5
 800690c:	33ff      	adds	r3, #255	@ 0xff
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	095b      	lsrs	r3, r3, #5
 8006912:	21f8      	movs	r1, #248	@ 0xf8
 8006914:	187a      	adds	r2, r7, r1
 8006916:	6013      	str	r3, [r2, #0]
 8006918:	1d7b      	adds	r3, r7, #5
 800691a:	33ff      	adds	r3, #255	@ 0xff
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	221f      	movs	r2, #31
 8006920:	4013      	ands	r3, r2
 8006922:	d104      	bne.n	800692e <USB_EPStartXfer+0x4b2>
 8006924:	187b      	adds	r3, r7, r1
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	3b01      	subs	r3, #1
 800692a:	187a      	adds	r2, r7, r1
 800692c:	6013      	str	r3, [r2, #0]
 800692e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006930:	881b      	ldrh	r3, [r3, #0]
 8006932:	b29a      	uxth	r2, r3
 8006934:	23f8      	movs	r3, #248	@ 0xf8
 8006936:	18fb      	adds	r3, r7, r3
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	b29b      	uxth	r3, r3
 800693c:	029b      	lsls	r3, r3, #10
 800693e:	b29b      	uxth	r3, r3
 8006940:	4313      	orrs	r3, r2
 8006942:	b29b      	uxth	r3, r3
 8006944:	4aa0      	ldr	r2, [pc, #640]	@ (8006bc8 <USB_EPStartXfer+0x74c>)
 8006946:	4313      	orrs	r3, r2
 8006948:	b29a      	uxth	r2, r3
 800694a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800694c:	801a      	strh	r2, [r3, #0]
 800694e:	e01c      	b.n	800698a <USB_EPStartXfer+0x50e>
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	785b      	ldrb	r3, [r3, #1]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d118      	bne.n	800698a <USB_EPStartXfer+0x50e>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	653b      	str	r3, [r7, #80]	@ 0x50
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2250      	movs	r2, #80	@ 0x50
 8006960:	5a9b      	ldrh	r3, [r3, r2]
 8006962:	b29b      	uxth	r3, r3
 8006964:	001a      	movs	r2, r3
 8006966:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006968:	189b      	adds	r3, r3, r2
 800696a:	653b      	str	r3, [r7, #80]	@ 0x50
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	00da      	lsls	r2, r3, #3
 8006972:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006974:	18d3      	adds	r3, r2, r3
 8006976:	4a93      	ldr	r2, [pc, #588]	@ (8006bc4 <USB_EPStartXfer+0x748>)
 8006978:	4694      	mov	ip, r2
 800697a:	4463      	add	r3, ip
 800697c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800697e:	1d7b      	adds	r3, r7, #5
 8006980:	33ff      	adds	r3, #255	@ 0xff
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	b29a      	uxth	r2, r3
 8006986:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006988:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800698a:	2076      	movs	r0, #118	@ 0x76
 800698c:	183b      	adds	r3, r7, r0
 800698e:	683a      	ldr	r2, [r7, #0]
 8006990:	8912      	ldrh	r2, [r2, #8]
 8006992:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	6959      	ldr	r1, [r3, #20]
 8006998:	1d7b      	adds	r3, r7, #5
 800699a:	33ff      	adds	r3, #255	@ 0xff
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	b29c      	uxth	r4, r3
 80069a0:	183b      	adds	r3, r7, r0
 80069a2:	881a      	ldrh	r2, [r3, #0]
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	0023      	movs	r3, r4
 80069a8:	f000 ffd2 	bl	8007950 <USB_WritePMA>
            ep->xfer_buff += len;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	695a      	ldr	r2, [r3, #20]
 80069b0:	1d7b      	adds	r3, r7, #5
 80069b2:	33ff      	adds	r3, #255	@ 0xff
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	18d2      	adds	r2, r2, r3
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	6a1a      	ldr	r2, [r3, #32]
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	691b      	ldr	r3, [r3, #16]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d908      	bls.n	80069da <USB_EPStartXfer+0x55e>
            {
              ep->xfer_len_db -= len;
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	6a1a      	ldr	r2, [r3, #32]
 80069cc:	1d7b      	adds	r3, r7, #5
 80069ce:	33ff      	adds	r3, #255	@ 0xff
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	1ad2      	subs	r2, r2, r3
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	621a      	str	r2, [r3, #32]
 80069d8:	e007      	b.n	80069ea <USB_EPStartXfer+0x56e>
            }
            else
            {
              len = ep->xfer_len_db;
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	1d7a      	adds	r2, r7, #5
 80069e0:	32ff      	adds	r2, #255	@ 0xff
 80069e2:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	2200      	movs	r2, #0
 80069e8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	785b      	ldrb	r3, [r3, #1]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d000      	beq.n	80069f8 <USB_EPStartXfer+0x57c>
 80069f6:	e070      	b.n	8006ada <USB_EPStartXfer+0x65e>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2250      	movs	r2, #80	@ 0x50
 8006a00:	5a9b      	ldrh	r3, [r3, r2]
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	001a      	movs	r2, r3
 8006a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a08:	189b      	adds	r3, r3, r2
 8006a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	00da      	lsls	r2, r3, #3
 8006a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a14:	18d3      	adds	r3, r2, r3
 8006a16:	4a6d      	ldr	r2, [pc, #436]	@ (8006bcc <USB_EPStartXfer+0x750>)
 8006a18:	4694      	mov	ip, r2
 8006a1a:	4463      	add	r3, ip
 8006a1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a20:	881b      	ldrh	r3, [r3, #0]
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	059b      	lsls	r3, r3, #22
 8006a26:	0d9b      	lsrs	r3, r3, #22
 8006a28:	b29a      	uxth	r2, r3
 8006a2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a2c:	801a      	strh	r2, [r3, #0]
 8006a2e:	1d7b      	adds	r3, r7, #5
 8006a30:	33ff      	adds	r3, #255	@ 0xff
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d108      	bne.n	8006a4a <USB_EPStartXfer+0x5ce>
 8006a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a3a:	881b      	ldrh	r3, [r3, #0]
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	4a62      	ldr	r2, [pc, #392]	@ (8006bc8 <USB_EPStartXfer+0x74c>)
 8006a40:	4313      	orrs	r3, r2
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a46:	801a      	strh	r2, [r3, #0]
 8006a48:	e062      	b.n	8006b10 <USB_EPStartXfer+0x694>
 8006a4a:	1d7b      	adds	r3, r7, #5
 8006a4c:	33ff      	adds	r3, #255	@ 0xff
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2b3e      	cmp	r3, #62	@ 0x3e
 8006a52:	d81f      	bhi.n	8006a94 <USB_EPStartXfer+0x618>
 8006a54:	1d7b      	adds	r3, r7, #5
 8006a56:	33ff      	adds	r3, #255	@ 0xff
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	085b      	lsrs	r3, r3, #1
 8006a5c:	21f4      	movs	r1, #244	@ 0xf4
 8006a5e:	187a      	adds	r2, r7, r1
 8006a60:	6013      	str	r3, [r2, #0]
 8006a62:	1d7b      	adds	r3, r7, #5
 8006a64:	33ff      	adds	r3, #255	@ 0xff
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	d004      	beq.n	8006a78 <USB_EPStartXfer+0x5fc>
 8006a6e:	187b      	adds	r3, r7, r1
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	3301      	adds	r3, #1
 8006a74:	187a      	adds	r2, r7, r1
 8006a76:	6013      	str	r3, [r2, #0]
 8006a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a7a:	881b      	ldrh	r3, [r3, #0]
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	23f4      	movs	r3, #244	@ 0xf4
 8006a80:	18fb      	adds	r3, r7, r3
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	029b      	lsls	r3, r3, #10
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	b29a      	uxth	r2, r3
 8006a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a90:	801a      	strh	r2, [r3, #0]
 8006a92:	e03d      	b.n	8006b10 <USB_EPStartXfer+0x694>
 8006a94:	1d7b      	adds	r3, r7, #5
 8006a96:	33ff      	adds	r3, #255	@ 0xff
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	095b      	lsrs	r3, r3, #5
 8006a9c:	21f4      	movs	r1, #244	@ 0xf4
 8006a9e:	187a      	adds	r2, r7, r1
 8006aa0:	6013      	str	r3, [r2, #0]
 8006aa2:	1d7b      	adds	r3, r7, #5
 8006aa4:	33ff      	adds	r3, #255	@ 0xff
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	221f      	movs	r2, #31
 8006aaa:	4013      	ands	r3, r2
 8006aac:	d104      	bne.n	8006ab8 <USB_EPStartXfer+0x63c>
 8006aae:	187b      	adds	r3, r7, r1
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	187a      	adds	r2, r7, r1
 8006ab6:	6013      	str	r3, [r2, #0]
 8006ab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aba:	881b      	ldrh	r3, [r3, #0]
 8006abc:	b29a      	uxth	r2, r3
 8006abe:	23f4      	movs	r3, #244	@ 0xf4
 8006ac0:	18fb      	adds	r3, r7, r3
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	029b      	lsls	r3, r3, #10
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	4313      	orrs	r3, r2
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	4a3e      	ldr	r2, [pc, #248]	@ (8006bc8 <USB_EPStartXfer+0x74c>)
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ad6:	801a      	strh	r2, [r3, #0]
 8006ad8:	e01a      	b.n	8006b10 <USB_EPStartXfer+0x694>
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	785b      	ldrb	r3, [r3, #1]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d116      	bne.n	8006b10 <USB_EPStartXfer+0x694>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2250      	movs	r2, #80	@ 0x50
 8006ae6:	5a9b      	ldrh	r3, [r3, r2]
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	001a      	movs	r2, r3
 8006aec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006aee:	189b      	adds	r3, r3, r2
 8006af0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	00da      	lsls	r2, r3, #3
 8006af8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006afa:	18d3      	adds	r3, r2, r3
 8006afc:	4a33      	ldr	r2, [pc, #204]	@ (8006bcc <USB_EPStartXfer+0x750>)
 8006afe:	4694      	mov	ip, r2
 8006b00:	4463      	add	r3, ip
 8006b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b04:	1d7b      	adds	r3, r7, #5
 8006b06:	33ff      	adds	r3, #255	@ 0xff
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	b29a      	uxth	r2, r3
 8006b0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b0e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006b10:	2076      	movs	r0, #118	@ 0x76
 8006b12:	183b      	adds	r3, r7, r0
 8006b14:	683a      	ldr	r2, [r7, #0]
 8006b16:	8952      	ldrh	r2, [r2, #10]
 8006b18:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	6959      	ldr	r1, [r3, #20]
 8006b1e:	1d7b      	adds	r3, r7, #5
 8006b20:	33ff      	adds	r3, #255	@ 0xff
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	b29c      	uxth	r4, r3
 8006b26:	183b      	adds	r3, r7, r0
 8006b28:	881a      	ldrh	r2, [r3, #0]
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	0023      	movs	r3, r4
 8006b2e:	f000 ff0f 	bl	8007950 <USB_WritePMA>
 8006b32:	e1b6      	b.n	8006ea2 <USB_EPStartXfer+0xa26>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	6a1b      	ldr	r3, [r3, #32]
 8006b38:	1d7a      	adds	r2, r7, #5
 8006b3a:	32ff      	adds	r2, #255	@ 0xff
 8006b3c:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	18d3      	adds	r3, r2, r3
 8006b48:	881b      	ldrh	r3, [r3, #0]
 8006b4a:	b29a      	uxth	r2, r3
 8006b4c:	2062      	movs	r0, #98	@ 0x62
 8006b4e:	183b      	adds	r3, r7, r0
 8006b50:	491f      	ldr	r1, [pc, #124]	@ (8006bd0 <USB_EPStartXfer+0x754>)
 8006b52:	400a      	ands	r2, r1
 8006b54:	801a      	strh	r2, [r3, #0]
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	18d3      	adds	r3, r2, r3
 8006b60:	183a      	adds	r2, r7, r0
 8006b62:	8812      	ldrh	r2, [r2, #0]
 8006b64:	491b      	ldr	r1, [pc, #108]	@ (8006bd4 <USB_EPStartXfer+0x758>)
 8006b66:	430a      	orrs	r2, r1
 8006b68:	b292      	uxth	r2, r2
 8006b6a:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2250      	movs	r2, #80	@ 0x50
 8006b74:	5a9b      	ldrh	r3, [r3, r2]
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	001a      	movs	r2, r3
 8006b7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b7c:	189b      	adds	r3, r3, r2
 8006b7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	00da      	lsls	r2, r3, #3
 8006b86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b88:	18d3      	adds	r3, r2, r3
 8006b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8006bc4 <USB_EPStartXfer+0x748>)
 8006b8c:	4694      	mov	ip, r2
 8006b8e:	4463      	add	r3, ip
 8006b90:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b92:	1d7b      	adds	r3, r7, #5
 8006b94:	33ff      	adds	r3, #255	@ 0xff
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b9c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006b9e:	2076      	movs	r0, #118	@ 0x76
 8006ba0:	183b      	adds	r3, r7, r0
 8006ba2:	683a      	ldr	r2, [r7, #0]
 8006ba4:	8912      	ldrh	r2, [r2, #8]
 8006ba6:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	6959      	ldr	r1, [r3, #20]
 8006bac:	1d7b      	adds	r3, r7, #5
 8006bae:	33ff      	adds	r3, #255	@ 0xff
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	b29c      	uxth	r4, r3
 8006bb4:	183b      	adds	r3, r7, r0
 8006bb6:	881a      	ldrh	r2, [r3, #0]
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	0023      	movs	r3, r4
 8006bbc:	f000 fec8 	bl	8007950 <USB_WritePMA>
 8006bc0:	e16f      	b.n	8006ea2 <USB_EPStartXfer+0xa26>
 8006bc2:	46c0      	nop			@ (mov r8, r8)
 8006bc4:	00000402 	.word	0x00000402
 8006bc8:	ffff8000 	.word	0xffff8000
 8006bcc:	00000406 	.word	0x00000406
 8006bd0:	ffff8e8f 	.word	0xffff8e8f
 8006bd4:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	6a1a      	ldr	r2, [r3, #32]
 8006bdc:	1d7b      	adds	r3, r7, #5
 8006bde:	33ff      	adds	r3, #255	@ 0xff
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	1ad2      	subs	r2, r2, r3
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	18d3      	adds	r3, r2, r3
 8006bf2:	881b      	ldrh	r3, [r3, #0]
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	001a      	movs	r2, r3
 8006bf8:	2340      	movs	r3, #64	@ 0x40
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	d100      	bne.n	8006c00 <USB_EPStartXfer+0x784>
 8006bfe:	e0a4      	b.n	8006d4a <USB_EPStartXfer+0x8ce>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	673b      	str	r3, [r7, #112]	@ 0x70
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	785b      	ldrb	r3, [r3, #1]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d000      	beq.n	8006c0e <USB_EPStartXfer+0x792>
 8006c0c:	e070      	b.n	8006cf0 <USB_EPStartXfer+0x874>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2250      	movs	r2, #80	@ 0x50
 8006c16:	5a9b      	ldrh	r3, [r3, r2]
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	001a      	movs	r2, r3
 8006c1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c1e:	189b      	adds	r3, r3, r2
 8006c20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	00da      	lsls	r2, r3, #3
 8006c28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c2a:	18d3      	adds	r3, r2, r3
 8006c2c:	4ada      	ldr	r2, [pc, #872]	@ (8006f98 <USB_EPStartXfer+0xb1c>)
 8006c2e:	4694      	mov	ip, r2
 8006c30:	4463      	add	r3, ip
 8006c32:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c36:	881b      	ldrh	r3, [r3, #0]
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	059b      	lsls	r3, r3, #22
 8006c3c:	0d9b      	lsrs	r3, r3, #22
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c42:	801a      	strh	r2, [r3, #0]
 8006c44:	1d7b      	adds	r3, r7, #5
 8006c46:	33ff      	adds	r3, #255	@ 0xff
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d108      	bne.n	8006c60 <USB_EPStartXfer+0x7e4>
 8006c4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c50:	881b      	ldrh	r3, [r3, #0]
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	4ad1      	ldr	r2, [pc, #836]	@ (8006f9c <USB_EPStartXfer+0xb20>)
 8006c56:	4313      	orrs	r3, r2
 8006c58:	b29a      	uxth	r2, r3
 8006c5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c5c:	801a      	strh	r2, [r3, #0]
 8006c5e:	e062      	b.n	8006d26 <USB_EPStartXfer+0x8aa>
 8006c60:	1d7b      	adds	r3, r7, #5
 8006c62:	33ff      	adds	r3, #255	@ 0xff
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c68:	d81f      	bhi.n	8006caa <USB_EPStartXfer+0x82e>
 8006c6a:	1d7b      	adds	r3, r7, #5
 8006c6c:	33ff      	adds	r3, #255	@ 0xff
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	085b      	lsrs	r3, r3, #1
 8006c72:	21f0      	movs	r1, #240	@ 0xf0
 8006c74:	187a      	adds	r2, r7, r1
 8006c76:	6013      	str	r3, [r2, #0]
 8006c78:	1d7b      	adds	r3, r7, #5
 8006c7a:	33ff      	adds	r3, #255	@ 0xff
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	4013      	ands	r3, r2
 8006c82:	d004      	beq.n	8006c8e <USB_EPStartXfer+0x812>
 8006c84:	187b      	adds	r3, r7, r1
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	3301      	adds	r3, #1
 8006c8a:	187a      	adds	r2, r7, r1
 8006c8c:	6013      	str	r3, [r2, #0]
 8006c8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c90:	881b      	ldrh	r3, [r3, #0]
 8006c92:	b29a      	uxth	r2, r3
 8006c94:	23f0      	movs	r3, #240	@ 0xf0
 8006c96:	18fb      	adds	r3, r7, r3
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	029b      	lsls	r3, r3, #10
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	b29a      	uxth	r2, r3
 8006ca4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ca6:	801a      	strh	r2, [r3, #0]
 8006ca8:	e03d      	b.n	8006d26 <USB_EPStartXfer+0x8aa>
 8006caa:	1d7b      	adds	r3, r7, #5
 8006cac:	33ff      	adds	r3, #255	@ 0xff
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	095b      	lsrs	r3, r3, #5
 8006cb2:	21f0      	movs	r1, #240	@ 0xf0
 8006cb4:	187a      	adds	r2, r7, r1
 8006cb6:	6013      	str	r3, [r2, #0]
 8006cb8:	1d7b      	adds	r3, r7, #5
 8006cba:	33ff      	adds	r3, #255	@ 0xff
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	221f      	movs	r2, #31
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	d104      	bne.n	8006cce <USB_EPStartXfer+0x852>
 8006cc4:	187b      	adds	r3, r7, r1
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	187a      	adds	r2, r7, r1
 8006ccc:	6013      	str	r3, [r2, #0]
 8006cce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cd0:	881b      	ldrh	r3, [r3, #0]
 8006cd2:	b29a      	uxth	r2, r3
 8006cd4:	23f0      	movs	r3, #240	@ 0xf0
 8006cd6:	18fb      	adds	r3, r7, r3
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	029b      	lsls	r3, r3, #10
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	4aad      	ldr	r2, [pc, #692]	@ (8006f9c <USB_EPStartXfer+0xb20>)
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	b29a      	uxth	r2, r3
 8006cea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cec:	801a      	strh	r2, [r3, #0]
 8006cee:	e01a      	b.n	8006d26 <USB_EPStartXfer+0x8aa>
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	785b      	ldrb	r3, [r3, #1]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d116      	bne.n	8006d26 <USB_EPStartXfer+0x8aa>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2250      	movs	r2, #80	@ 0x50
 8006cfc:	5a9b      	ldrh	r3, [r3, r2]
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	001a      	movs	r2, r3
 8006d02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d04:	189b      	adds	r3, r3, r2
 8006d06:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	00da      	lsls	r2, r3, #3
 8006d0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d10:	18d3      	adds	r3, r2, r3
 8006d12:	4aa1      	ldr	r2, [pc, #644]	@ (8006f98 <USB_EPStartXfer+0xb1c>)
 8006d14:	4694      	mov	ip, r2
 8006d16:	4463      	add	r3, ip
 8006d18:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d1a:	1d7b      	adds	r3, r7, #5
 8006d1c:	33ff      	adds	r3, #255	@ 0xff
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d24:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006d26:	2076      	movs	r0, #118	@ 0x76
 8006d28:	183b      	adds	r3, r7, r0
 8006d2a:	683a      	ldr	r2, [r7, #0]
 8006d2c:	8952      	ldrh	r2, [r2, #10]
 8006d2e:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	6959      	ldr	r1, [r3, #20]
 8006d34:	1d7b      	adds	r3, r7, #5
 8006d36:	33ff      	adds	r3, #255	@ 0xff
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	b29c      	uxth	r4, r3
 8006d3c:	183b      	adds	r3, r7, r0
 8006d3e:	881a      	ldrh	r2, [r3, #0]
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	0023      	movs	r3, r4
 8006d44:	f000 fe04 	bl	8007950 <USB_WritePMA>
 8006d48:	e0ab      	b.n	8006ea2 <USB_EPStartXfer+0xa26>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	785b      	ldrb	r3, [r3, #1]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d000      	beq.n	8006d54 <USB_EPStartXfer+0x8d8>
 8006d52:	e070      	b.n	8006e36 <USB_EPStartXfer+0x9ba>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2250      	movs	r2, #80	@ 0x50
 8006d5c:	5a9b      	ldrh	r3, [r3, r2]
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	001a      	movs	r2, r3
 8006d62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d64:	189b      	adds	r3, r3, r2
 8006d66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	00da      	lsls	r2, r3, #3
 8006d6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d70:	18d3      	adds	r3, r2, r3
 8006d72:	4a8b      	ldr	r2, [pc, #556]	@ (8006fa0 <USB_EPStartXfer+0xb24>)
 8006d74:	4694      	mov	ip, r2
 8006d76:	4463      	add	r3, ip
 8006d78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d7c:	881b      	ldrh	r3, [r3, #0]
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	059b      	lsls	r3, r3, #22
 8006d82:	0d9b      	lsrs	r3, r3, #22
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d88:	801a      	strh	r2, [r3, #0]
 8006d8a:	1d7b      	adds	r3, r7, #5
 8006d8c:	33ff      	adds	r3, #255	@ 0xff
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d108      	bne.n	8006da6 <USB_EPStartXfer+0x92a>
 8006d94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d96:	881b      	ldrh	r3, [r3, #0]
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	4a80      	ldr	r2, [pc, #512]	@ (8006f9c <USB_EPStartXfer+0xb20>)
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006da2:	801a      	strh	r2, [r3, #0]
 8006da4:	e06c      	b.n	8006e80 <USB_EPStartXfer+0xa04>
 8006da6:	1d7b      	adds	r3, r7, #5
 8006da8:	33ff      	adds	r3, #255	@ 0xff
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2b3e      	cmp	r3, #62	@ 0x3e
 8006dae:	d81f      	bhi.n	8006df0 <USB_EPStartXfer+0x974>
 8006db0:	1d7b      	adds	r3, r7, #5
 8006db2:	33ff      	adds	r3, #255	@ 0xff
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	085b      	lsrs	r3, r3, #1
 8006db8:	21ec      	movs	r1, #236	@ 0xec
 8006dba:	187a      	adds	r2, r7, r1
 8006dbc:	6013      	str	r3, [r2, #0]
 8006dbe:	1d7b      	adds	r3, r7, #5
 8006dc0:	33ff      	adds	r3, #255	@ 0xff
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	4013      	ands	r3, r2
 8006dc8:	d004      	beq.n	8006dd4 <USB_EPStartXfer+0x958>
 8006dca:	187b      	adds	r3, r7, r1
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	3301      	adds	r3, #1
 8006dd0:	187a      	adds	r2, r7, r1
 8006dd2:	6013      	str	r3, [r2, #0]
 8006dd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006dd6:	881b      	ldrh	r3, [r3, #0]
 8006dd8:	b29a      	uxth	r2, r3
 8006dda:	23ec      	movs	r3, #236	@ 0xec
 8006ddc:	18fb      	adds	r3, r7, r3
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	029b      	lsls	r3, r3, #10
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	4313      	orrs	r3, r2
 8006de8:	b29a      	uxth	r2, r3
 8006dea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006dec:	801a      	strh	r2, [r3, #0]
 8006dee:	e047      	b.n	8006e80 <USB_EPStartXfer+0xa04>
 8006df0:	1d7b      	adds	r3, r7, #5
 8006df2:	33ff      	adds	r3, #255	@ 0xff
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	095b      	lsrs	r3, r3, #5
 8006df8:	21ec      	movs	r1, #236	@ 0xec
 8006dfa:	187a      	adds	r2, r7, r1
 8006dfc:	6013      	str	r3, [r2, #0]
 8006dfe:	1d7b      	adds	r3, r7, #5
 8006e00:	33ff      	adds	r3, #255	@ 0xff
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	221f      	movs	r2, #31
 8006e06:	4013      	ands	r3, r2
 8006e08:	d104      	bne.n	8006e14 <USB_EPStartXfer+0x998>
 8006e0a:	187b      	adds	r3, r7, r1
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	3b01      	subs	r3, #1
 8006e10:	187a      	adds	r2, r7, r1
 8006e12:	6013      	str	r3, [r2, #0]
 8006e14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e16:	881b      	ldrh	r3, [r3, #0]
 8006e18:	b29a      	uxth	r2, r3
 8006e1a:	23ec      	movs	r3, #236	@ 0xec
 8006e1c:	18fb      	adds	r3, r7, r3
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	029b      	lsls	r3, r3, #10
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	4313      	orrs	r3, r2
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	4a5c      	ldr	r2, [pc, #368]	@ (8006f9c <USB_EPStartXfer+0xb20>)
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e32:	801a      	strh	r2, [r3, #0]
 8006e34:	e024      	b.n	8006e80 <USB_EPStartXfer+0xa04>
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	785b      	ldrb	r3, [r3, #1]
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d120      	bne.n	8006e80 <USB_EPStartXfer+0xa04>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2184      	movs	r1, #132	@ 0x84
 8006e42:	187a      	adds	r2, r7, r1
 8006e44:	6013      	str	r3, [r2, #0]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2250      	movs	r2, #80	@ 0x50
 8006e4a:	5a9b      	ldrh	r3, [r3, r2]
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	001a      	movs	r2, r3
 8006e50:	187b      	adds	r3, r7, r1
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	189b      	adds	r3, r3, r2
 8006e56:	187a      	adds	r2, r7, r1
 8006e58:	6013      	str	r3, [r2, #0]
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	00da      	lsls	r2, r3, #3
 8006e60:	187b      	adds	r3, r7, r1
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	18d3      	adds	r3, r2, r3
 8006e66:	4a4e      	ldr	r2, [pc, #312]	@ (8006fa0 <USB_EPStartXfer+0xb24>)
 8006e68:	4694      	mov	ip, r2
 8006e6a:	4463      	add	r3, ip
 8006e6c:	2180      	movs	r1, #128	@ 0x80
 8006e6e:	187a      	adds	r2, r7, r1
 8006e70:	6013      	str	r3, [r2, #0]
 8006e72:	1d7b      	adds	r3, r7, #5
 8006e74:	33ff      	adds	r3, #255	@ 0xff
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	187b      	adds	r3, r7, r1
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006e80:	2076      	movs	r0, #118	@ 0x76
 8006e82:	183b      	adds	r3, r7, r0
 8006e84:	683a      	ldr	r2, [r7, #0]
 8006e86:	8912      	ldrh	r2, [r2, #8]
 8006e88:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	6959      	ldr	r1, [r3, #20]
 8006e8e:	1d7b      	adds	r3, r7, #5
 8006e90:	33ff      	adds	r3, #255	@ 0xff
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	b29c      	uxth	r4, r3
 8006e96:	183b      	adds	r3, r7, r0
 8006e98:	881a      	ldrh	r2, [r3, #0]
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	0023      	movs	r3, r4
 8006e9e:	f000 fd57 	bl	8007950 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	18d3      	adds	r3, r2, r3
 8006eac:	881b      	ldrh	r3, [r3, #0]
 8006eae:	b29a      	uxth	r2, r3
 8006eb0:	200a      	movs	r0, #10
 8006eb2:	183b      	adds	r3, r7, r0
 8006eb4:	493b      	ldr	r1, [pc, #236]	@ (8006fa4 <USB_EPStartXfer+0xb28>)
 8006eb6:	400a      	ands	r2, r1
 8006eb8:	801a      	strh	r2, [r3, #0]
 8006eba:	183b      	adds	r3, r7, r0
 8006ebc:	183a      	adds	r2, r7, r0
 8006ebe:	8812      	ldrh	r2, [r2, #0]
 8006ec0:	2110      	movs	r1, #16
 8006ec2:	404a      	eors	r2, r1
 8006ec4:	801a      	strh	r2, [r3, #0]
 8006ec6:	183b      	adds	r3, r7, r0
 8006ec8:	183a      	adds	r2, r7, r0
 8006eca:	8812      	ldrh	r2, [r2, #0]
 8006ecc:	2120      	movs	r1, #32
 8006ece:	404a      	eors	r2, r1
 8006ed0:	801a      	strh	r2, [r3, #0]
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	18d3      	adds	r3, r2, r3
 8006edc:	183a      	adds	r2, r7, r0
 8006ede:	8812      	ldrh	r2, [r2, #0]
 8006ee0:	4931      	ldr	r1, [pc, #196]	@ (8006fa8 <USB_EPStartXfer+0xb2c>)
 8006ee2:	430a      	orrs	r2, r1
 8006ee4:	b292      	uxth	r2, r2
 8006ee6:	801a      	strh	r2, [r3, #0]
 8006ee8:	f000 fbe9 	bl	80076be <USB_EPStartXfer+0x1242>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	7b1b      	ldrb	r3, [r3, #12]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d000      	beq.n	8006ef6 <USB_EPStartXfer+0xa7a>
 8006ef4:	e0a8      	b.n	8007048 <USB_EPStartXfer+0xbcc>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	699a      	ldr	r2, [r3, #24]
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	691b      	ldr	r3, [r3, #16]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d90d      	bls.n	8006f1e <USB_EPStartXfer+0xaa2>
      {
        len = ep->maxpacket;
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	1d7a      	adds	r2, r7, #5
 8006f08:	32ff      	adds	r2, #255	@ 0xff
 8006f0a:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	699a      	ldr	r2, [r3, #24]
 8006f10:	1d7b      	adds	r3, r7, #5
 8006f12:	33ff      	adds	r3, #255	@ 0xff
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	1ad2      	subs	r2, r2, r3
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	619a      	str	r2, [r3, #24]
 8006f1c:	e007      	b.n	8006f2e <USB_EPStartXfer+0xab2>
      }
      else
      {
        len = ep->xfer_len;
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	1d7a      	adds	r2, r7, #5
 8006f24:	32ff      	adds	r2, #255	@ 0xff
 8006f26:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2190      	movs	r1, #144	@ 0x90
 8006f32:	187a      	adds	r2, r7, r1
 8006f34:	6013      	str	r3, [r2, #0]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2250      	movs	r2, #80	@ 0x50
 8006f3a:	5a9b      	ldrh	r3, [r3, r2]
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	001a      	movs	r2, r3
 8006f40:	187b      	adds	r3, r7, r1
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	189b      	adds	r3, r3, r2
 8006f46:	187a      	adds	r2, r7, r1
 8006f48:	6013      	str	r3, [r2, #0]
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	00da      	lsls	r2, r3, #3
 8006f50:	187b      	adds	r3, r7, r1
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	18d3      	adds	r3, r2, r3
 8006f56:	4a10      	ldr	r2, [pc, #64]	@ (8006f98 <USB_EPStartXfer+0xb1c>)
 8006f58:	4694      	mov	ip, r2
 8006f5a:	4463      	add	r3, ip
 8006f5c:	218c      	movs	r1, #140	@ 0x8c
 8006f5e:	187a      	adds	r2, r7, r1
 8006f60:	6013      	str	r3, [r2, #0]
 8006f62:	187b      	adds	r3, r7, r1
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	881b      	ldrh	r3, [r3, #0]
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	059b      	lsls	r3, r3, #22
 8006f6c:	0d9b      	lsrs	r3, r3, #22
 8006f6e:	b29a      	uxth	r2, r3
 8006f70:	187b      	adds	r3, r7, r1
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	801a      	strh	r2, [r3, #0]
 8006f76:	1d7b      	adds	r3, r7, #5
 8006f78:	33ff      	adds	r3, #255	@ 0xff
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d115      	bne.n	8006fac <USB_EPStartXfer+0xb30>
 8006f80:	187b      	adds	r3, r7, r1
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	881b      	ldrh	r3, [r3, #0]
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	4a04      	ldr	r2, [pc, #16]	@ (8006f9c <USB_EPStartXfer+0xb20>)
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	187b      	adds	r3, r7, r1
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	801a      	strh	r2, [r3, #0]
 8006f94:	e36e      	b.n	8007674 <USB_EPStartXfer+0x11f8>
 8006f96:	46c0      	nop			@ (mov r8, r8)
 8006f98:	00000406 	.word	0x00000406
 8006f9c:	ffff8000 	.word	0xffff8000
 8006fa0:	00000402 	.word	0x00000402
 8006fa4:	ffff8fbf 	.word	0xffff8fbf
 8006fa8:	ffff8080 	.word	0xffff8080
 8006fac:	1d7b      	adds	r3, r7, #5
 8006fae:	33ff      	adds	r3, #255	@ 0xff
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	2b3e      	cmp	r3, #62	@ 0x3e
 8006fb4:	d822      	bhi.n	8006ffc <USB_EPStartXfer+0xb80>
 8006fb6:	1d7b      	adds	r3, r7, #5
 8006fb8:	33ff      	adds	r3, #255	@ 0xff
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	085b      	lsrs	r3, r3, #1
 8006fbe:	21e8      	movs	r1, #232	@ 0xe8
 8006fc0:	187a      	adds	r2, r7, r1
 8006fc2:	6013      	str	r3, [r2, #0]
 8006fc4:	1d7b      	adds	r3, r7, #5
 8006fc6:	33ff      	adds	r3, #255	@ 0xff
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	4013      	ands	r3, r2
 8006fce:	d004      	beq.n	8006fda <USB_EPStartXfer+0xb5e>
 8006fd0:	187b      	adds	r3, r7, r1
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	187a      	adds	r2, r7, r1
 8006fd8:	6013      	str	r3, [r2, #0]
 8006fda:	218c      	movs	r1, #140	@ 0x8c
 8006fdc:	187b      	adds	r3, r7, r1
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	881b      	ldrh	r3, [r3, #0]
 8006fe2:	b29a      	uxth	r2, r3
 8006fe4:	23e8      	movs	r3, #232	@ 0xe8
 8006fe6:	18fb      	adds	r3, r7, r3
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	029b      	lsls	r3, r3, #10
 8006fee:	b29b      	uxth	r3, r3
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	b29a      	uxth	r2, r3
 8006ff4:	187b      	adds	r3, r7, r1
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	801a      	strh	r2, [r3, #0]
 8006ffa:	e33b      	b.n	8007674 <USB_EPStartXfer+0x11f8>
 8006ffc:	1d7b      	adds	r3, r7, #5
 8006ffe:	33ff      	adds	r3, #255	@ 0xff
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	095b      	lsrs	r3, r3, #5
 8007004:	21e8      	movs	r1, #232	@ 0xe8
 8007006:	187a      	adds	r2, r7, r1
 8007008:	6013      	str	r3, [r2, #0]
 800700a:	1d7b      	adds	r3, r7, #5
 800700c:	33ff      	adds	r3, #255	@ 0xff
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	221f      	movs	r2, #31
 8007012:	4013      	ands	r3, r2
 8007014:	d104      	bne.n	8007020 <USB_EPStartXfer+0xba4>
 8007016:	187b      	adds	r3, r7, r1
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	3b01      	subs	r3, #1
 800701c:	187a      	adds	r2, r7, r1
 800701e:	6013      	str	r3, [r2, #0]
 8007020:	218c      	movs	r1, #140	@ 0x8c
 8007022:	187b      	adds	r3, r7, r1
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	881b      	ldrh	r3, [r3, #0]
 8007028:	b29a      	uxth	r2, r3
 800702a:	23e8      	movs	r3, #232	@ 0xe8
 800702c:	18fb      	adds	r3, r7, r3
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	b29b      	uxth	r3, r3
 8007032:	029b      	lsls	r3, r3, #10
 8007034:	b29b      	uxth	r3, r3
 8007036:	4313      	orrs	r3, r2
 8007038:	b29b      	uxth	r3, r3
 800703a:	4ad7      	ldr	r2, [pc, #860]	@ (8007398 <USB_EPStartXfer+0xf1c>)
 800703c:	4313      	orrs	r3, r2
 800703e:	b29a      	uxth	r2, r3
 8007040:	187b      	adds	r3, r7, r1
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	801a      	strh	r2, [r3, #0]
 8007046:	e315      	b.n	8007674 <USB_EPStartXfer+0x11f8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	78db      	ldrb	r3, [r3, #3]
 800704c:	2b02      	cmp	r3, #2
 800704e:	d000      	beq.n	8007052 <USB_EPStartXfer+0xbd6>
 8007050:	e189      	b.n	8007366 <USB_EPStartXfer+0xeea>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	785b      	ldrb	r3, [r3, #1]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d000      	beq.n	800705c <USB_EPStartXfer+0xbe0>
 800705a:	e07b      	b.n	8007154 <USB_EPStartXfer+0xcd8>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	21ac      	movs	r1, #172	@ 0xac
 8007060:	187a      	adds	r2, r7, r1
 8007062:	6013      	str	r3, [r2, #0]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2250      	movs	r2, #80	@ 0x50
 8007068:	5a9b      	ldrh	r3, [r3, r2]
 800706a:	b29b      	uxth	r3, r3
 800706c:	001a      	movs	r2, r3
 800706e:	187b      	adds	r3, r7, r1
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	189b      	adds	r3, r3, r2
 8007074:	187a      	adds	r2, r7, r1
 8007076:	6013      	str	r3, [r2, #0]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	00da      	lsls	r2, r3, #3
 800707e:	187b      	adds	r3, r7, r1
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	18d3      	adds	r3, r2, r3
 8007084:	4ac5      	ldr	r2, [pc, #788]	@ (800739c <USB_EPStartXfer+0xf20>)
 8007086:	4694      	mov	ip, r2
 8007088:	4463      	add	r3, ip
 800708a:	21a8      	movs	r1, #168	@ 0xa8
 800708c:	187a      	adds	r2, r7, r1
 800708e:	6013      	str	r3, [r2, #0]
 8007090:	187b      	adds	r3, r7, r1
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	881b      	ldrh	r3, [r3, #0]
 8007096:	b29b      	uxth	r3, r3
 8007098:	059b      	lsls	r3, r3, #22
 800709a:	0d9b      	lsrs	r3, r3, #22
 800709c:	b29a      	uxth	r2, r3
 800709e:	187b      	adds	r3, r7, r1
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	801a      	strh	r2, [r3, #0]
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	691b      	ldr	r3, [r3, #16]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d10a      	bne.n	80070c2 <USB_EPStartXfer+0xc46>
 80070ac:	187b      	adds	r3, r7, r1
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	881b      	ldrh	r3, [r3, #0]
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	4ab8      	ldr	r2, [pc, #736]	@ (8007398 <USB_EPStartXfer+0xf1c>)
 80070b6:	4313      	orrs	r3, r2
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	187b      	adds	r3, r7, r1
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	801a      	strh	r2, [r3, #0]
 80070c0:	e06c      	b.n	800719c <USB_EPStartXfer+0xd20>
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	691b      	ldr	r3, [r3, #16]
 80070c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80070c8:	d820      	bhi.n	800710c <USB_EPStartXfer+0xc90>
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	085b      	lsrs	r3, r3, #1
 80070d0:	21e4      	movs	r1, #228	@ 0xe4
 80070d2:	187a      	adds	r2, r7, r1
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	691b      	ldr	r3, [r3, #16]
 80070da:	2201      	movs	r2, #1
 80070dc:	4013      	ands	r3, r2
 80070de:	d004      	beq.n	80070ea <USB_EPStartXfer+0xc6e>
 80070e0:	187b      	adds	r3, r7, r1
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	3301      	adds	r3, #1
 80070e6:	187a      	adds	r2, r7, r1
 80070e8:	6013      	str	r3, [r2, #0]
 80070ea:	21a8      	movs	r1, #168	@ 0xa8
 80070ec:	187b      	adds	r3, r7, r1
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	881b      	ldrh	r3, [r3, #0]
 80070f2:	b29a      	uxth	r2, r3
 80070f4:	23e4      	movs	r3, #228	@ 0xe4
 80070f6:	18fb      	adds	r3, r7, r3
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	029b      	lsls	r3, r3, #10
 80070fe:	b29b      	uxth	r3, r3
 8007100:	4313      	orrs	r3, r2
 8007102:	b29a      	uxth	r2, r3
 8007104:	187b      	adds	r3, r7, r1
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	801a      	strh	r2, [r3, #0]
 800710a:	e047      	b.n	800719c <USB_EPStartXfer+0xd20>
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	691b      	ldr	r3, [r3, #16]
 8007110:	095b      	lsrs	r3, r3, #5
 8007112:	21e4      	movs	r1, #228	@ 0xe4
 8007114:	187a      	adds	r2, r7, r1
 8007116:	6013      	str	r3, [r2, #0]
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	221f      	movs	r2, #31
 800711e:	4013      	ands	r3, r2
 8007120:	d104      	bne.n	800712c <USB_EPStartXfer+0xcb0>
 8007122:	187b      	adds	r3, r7, r1
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	3b01      	subs	r3, #1
 8007128:	187a      	adds	r2, r7, r1
 800712a:	6013      	str	r3, [r2, #0]
 800712c:	21a8      	movs	r1, #168	@ 0xa8
 800712e:	187b      	adds	r3, r7, r1
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	881b      	ldrh	r3, [r3, #0]
 8007134:	b29a      	uxth	r2, r3
 8007136:	23e4      	movs	r3, #228	@ 0xe4
 8007138:	18fb      	adds	r3, r7, r3
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	b29b      	uxth	r3, r3
 800713e:	029b      	lsls	r3, r3, #10
 8007140:	b29b      	uxth	r3, r3
 8007142:	4313      	orrs	r3, r2
 8007144:	b29b      	uxth	r3, r3
 8007146:	4a94      	ldr	r2, [pc, #592]	@ (8007398 <USB_EPStartXfer+0xf1c>)
 8007148:	4313      	orrs	r3, r2
 800714a:	b29a      	uxth	r2, r3
 800714c:	187b      	adds	r3, r7, r1
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	801a      	strh	r2, [r3, #0]
 8007152:	e023      	b.n	800719c <USB_EPStartXfer+0xd20>
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	785b      	ldrb	r3, [r3, #1]
 8007158:	2b01      	cmp	r3, #1
 800715a:	d11f      	bne.n	800719c <USB_EPStartXfer+0xd20>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	21b4      	movs	r1, #180	@ 0xb4
 8007160:	187a      	adds	r2, r7, r1
 8007162:	6013      	str	r3, [r2, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2250      	movs	r2, #80	@ 0x50
 8007168:	5a9b      	ldrh	r3, [r3, r2]
 800716a:	b29b      	uxth	r3, r3
 800716c:	001a      	movs	r2, r3
 800716e:	187b      	adds	r3, r7, r1
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	189b      	adds	r3, r3, r2
 8007174:	187a      	adds	r2, r7, r1
 8007176:	6013      	str	r3, [r2, #0]
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	781b      	ldrb	r3, [r3, #0]
 800717c:	00da      	lsls	r2, r3, #3
 800717e:	187b      	adds	r3, r7, r1
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	18d3      	adds	r3, r2, r3
 8007184:	4a85      	ldr	r2, [pc, #532]	@ (800739c <USB_EPStartXfer+0xf20>)
 8007186:	4694      	mov	ip, r2
 8007188:	4463      	add	r3, ip
 800718a:	21b0      	movs	r1, #176	@ 0xb0
 800718c:	187a      	adds	r2, r7, r1
 800718e:	6013      	str	r3, [r2, #0]
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	b29a      	uxth	r2, r3
 8007196:	187b      	adds	r3, r7, r1
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	801a      	strh	r2, [r3, #0]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	22a4      	movs	r2, #164	@ 0xa4
 80071a0:	18ba      	adds	r2, r7, r2
 80071a2:	6013      	str	r3, [r2, #0]
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	785b      	ldrb	r3, [r3, #1]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d000      	beq.n	80071ae <USB_EPStartXfer+0xd32>
 80071ac:	e07b      	b.n	80072a6 <USB_EPStartXfer+0xe2a>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	219c      	movs	r1, #156	@ 0x9c
 80071b2:	187a      	adds	r2, r7, r1
 80071b4:	6013      	str	r3, [r2, #0]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2250      	movs	r2, #80	@ 0x50
 80071ba:	5a9b      	ldrh	r3, [r3, r2]
 80071bc:	b29b      	uxth	r3, r3
 80071be:	001a      	movs	r2, r3
 80071c0:	187b      	adds	r3, r7, r1
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	189b      	adds	r3, r3, r2
 80071c6:	187a      	adds	r2, r7, r1
 80071c8:	6013      	str	r3, [r2, #0]
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	781b      	ldrb	r3, [r3, #0]
 80071ce:	00da      	lsls	r2, r3, #3
 80071d0:	187b      	adds	r3, r7, r1
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	18d3      	adds	r3, r2, r3
 80071d6:	4a72      	ldr	r2, [pc, #456]	@ (80073a0 <USB_EPStartXfer+0xf24>)
 80071d8:	4694      	mov	ip, r2
 80071da:	4463      	add	r3, ip
 80071dc:	2198      	movs	r1, #152	@ 0x98
 80071de:	187a      	adds	r2, r7, r1
 80071e0:	6013      	str	r3, [r2, #0]
 80071e2:	187b      	adds	r3, r7, r1
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	881b      	ldrh	r3, [r3, #0]
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	059b      	lsls	r3, r3, #22
 80071ec:	0d9b      	lsrs	r3, r3, #22
 80071ee:	b29a      	uxth	r2, r3
 80071f0:	187b      	adds	r3, r7, r1
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	801a      	strh	r2, [r3, #0]
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d10a      	bne.n	8007214 <USB_EPStartXfer+0xd98>
 80071fe:	187b      	adds	r3, r7, r1
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	881b      	ldrh	r3, [r3, #0]
 8007204:	b29b      	uxth	r3, r3
 8007206:	4a64      	ldr	r2, [pc, #400]	@ (8007398 <USB_EPStartXfer+0xf1c>)
 8007208:	4313      	orrs	r3, r2
 800720a:	b29a      	uxth	r2, r3
 800720c:	187b      	adds	r3, r7, r1
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	801a      	strh	r2, [r3, #0]
 8007212:	e069      	b.n	80072e8 <USB_EPStartXfer+0xe6c>
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	691b      	ldr	r3, [r3, #16]
 8007218:	2b3e      	cmp	r3, #62	@ 0x3e
 800721a:	d820      	bhi.n	800725e <USB_EPStartXfer+0xde2>
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	691b      	ldr	r3, [r3, #16]
 8007220:	085b      	lsrs	r3, r3, #1
 8007222:	21e0      	movs	r1, #224	@ 0xe0
 8007224:	187a      	adds	r2, r7, r1
 8007226:	6013      	str	r3, [r2, #0]
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	691b      	ldr	r3, [r3, #16]
 800722c:	2201      	movs	r2, #1
 800722e:	4013      	ands	r3, r2
 8007230:	d004      	beq.n	800723c <USB_EPStartXfer+0xdc0>
 8007232:	187b      	adds	r3, r7, r1
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	3301      	adds	r3, #1
 8007238:	187a      	adds	r2, r7, r1
 800723a:	6013      	str	r3, [r2, #0]
 800723c:	2198      	movs	r1, #152	@ 0x98
 800723e:	187b      	adds	r3, r7, r1
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	881b      	ldrh	r3, [r3, #0]
 8007244:	b29a      	uxth	r2, r3
 8007246:	23e0      	movs	r3, #224	@ 0xe0
 8007248:	18fb      	adds	r3, r7, r3
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	b29b      	uxth	r3, r3
 800724e:	029b      	lsls	r3, r3, #10
 8007250:	b29b      	uxth	r3, r3
 8007252:	4313      	orrs	r3, r2
 8007254:	b29a      	uxth	r2, r3
 8007256:	187b      	adds	r3, r7, r1
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	801a      	strh	r2, [r3, #0]
 800725c:	e044      	b.n	80072e8 <USB_EPStartXfer+0xe6c>
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	691b      	ldr	r3, [r3, #16]
 8007262:	095b      	lsrs	r3, r3, #5
 8007264:	21e0      	movs	r1, #224	@ 0xe0
 8007266:	187a      	adds	r2, r7, r1
 8007268:	6013      	str	r3, [r2, #0]
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	691b      	ldr	r3, [r3, #16]
 800726e:	221f      	movs	r2, #31
 8007270:	4013      	ands	r3, r2
 8007272:	d104      	bne.n	800727e <USB_EPStartXfer+0xe02>
 8007274:	187b      	adds	r3, r7, r1
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	3b01      	subs	r3, #1
 800727a:	187a      	adds	r2, r7, r1
 800727c:	6013      	str	r3, [r2, #0]
 800727e:	2198      	movs	r1, #152	@ 0x98
 8007280:	187b      	adds	r3, r7, r1
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	881b      	ldrh	r3, [r3, #0]
 8007286:	b29a      	uxth	r2, r3
 8007288:	23e0      	movs	r3, #224	@ 0xe0
 800728a:	18fb      	adds	r3, r7, r3
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	b29b      	uxth	r3, r3
 8007290:	029b      	lsls	r3, r3, #10
 8007292:	b29b      	uxth	r3, r3
 8007294:	4313      	orrs	r3, r2
 8007296:	b29b      	uxth	r3, r3
 8007298:	4a3f      	ldr	r2, [pc, #252]	@ (8007398 <USB_EPStartXfer+0xf1c>)
 800729a:	4313      	orrs	r3, r2
 800729c:	b29a      	uxth	r2, r3
 800729e:	187b      	adds	r3, r7, r1
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	801a      	strh	r2, [r3, #0]
 80072a4:	e020      	b.n	80072e8 <USB_EPStartXfer+0xe6c>
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	785b      	ldrb	r3, [r3, #1]
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d11c      	bne.n	80072e8 <USB_EPStartXfer+0xe6c>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2250      	movs	r2, #80	@ 0x50
 80072b2:	5a9b      	ldrh	r3, [r3, r2]
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	001a      	movs	r2, r3
 80072b8:	21a4      	movs	r1, #164	@ 0xa4
 80072ba:	187b      	adds	r3, r7, r1
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	189b      	adds	r3, r3, r2
 80072c0:	187a      	adds	r2, r7, r1
 80072c2:	6013      	str	r3, [r2, #0]
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	781b      	ldrb	r3, [r3, #0]
 80072c8:	00da      	lsls	r2, r3, #3
 80072ca:	187b      	adds	r3, r7, r1
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	18d3      	adds	r3, r2, r3
 80072d0:	4a33      	ldr	r2, [pc, #204]	@ (80073a0 <USB_EPStartXfer+0xf24>)
 80072d2:	4694      	mov	ip, r2
 80072d4:	4463      	add	r3, ip
 80072d6:	21a0      	movs	r1, #160	@ 0xa0
 80072d8:	187a      	adds	r2, r7, r1
 80072da:	6013      	str	r3, [r2, #0]
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	b29a      	uxth	r2, r3
 80072e2:	187b      	adds	r3, r7, r1
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	69db      	ldr	r3, [r3, #28]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d100      	bne.n	80072f2 <USB_EPStartXfer+0xe76>
 80072f0:	e1c0      	b.n	8007674 <USB_EPStartXfer+0x11f8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	009b      	lsls	r3, r3, #2
 80072fa:	18d2      	adds	r2, r2, r3
 80072fc:	2196      	movs	r1, #150	@ 0x96
 80072fe:	187b      	adds	r3, r7, r1
 8007300:	8812      	ldrh	r2, [r2, #0]
 8007302:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007304:	187b      	adds	r3, r7, r1
 8007306:	881a      	ldrh	r2, [r3, #0]
 8007308:	2380      	movs	r3, #128	@ 0x80
 800730a:	01db      	lsls	r3, r3, #7
 800730c:	4013      	ands	r3, r2
 800730e:	d004      	beq.n	800731a <USB_EPStartXfer+0xe9e>
 8007310:	187b      	adds	r3, r7, r1
 8007312:	881b      	ldrh	r3, [r3, #0]
 8007314:	2240      	movs	r2, #64	@ 0x40
 8007316:	4013      	ands	r3, r2
 8007318:	d10d      	bne.n	8007336 <USB_EPStartXfer+0xeba>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800731a:	2196      	movs	r1, #150	@ 0x96
 800731c:	187b      	adds	r3, r7, r1
 800731e:	881a      	ldrh	r2, [r3, #0]
 8007320:	2380      	movs	r3, #128	@ 0x80
 8007322:	01db      	lsls	r3, r3, #7
 8007324:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007326:	d000      	beq.n	800732a <USB_EPStartXfer+0xeae>
 8007328:	e1a4      	b.n	8007674 <USB_EPStartXfer+0x11f8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800732a:	187b      	adds	r3, r7, r1
 800732c:	881b      	ldrh	r3, [r3, #0]
 800732e:	2240      	movs	r2, #64	@ 0x40
 8007330:	4013      	ands	r3, r2
 8007332:	d000      	beq.n	8007336 <USB_EPStartXfer+0xeba>
 8007334:	e19e      	b.n	8007674 <USB_EPStartXfer+0x11f8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	18d3      	adds	r3, r2, r3
 8007340:	881b      	ldrh	r3, [r3, #0]
 8007342:	b29a      	uxth	r2, r3
 8007344:	2094      	movs	r0, #148	@ 0x94
 8007346:	183b      	adds	r3, r7, r0
 8007348:	4916      	ldr	r1, [pc, #88]	@ (80073a4 <USB_EPStartXfer+0xf28>)
 800734a:	400a      	ands	r2, r1
 800734c:	801a      	strh	r2, [r3, #0]
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	18d3      	adds	r3, r2, r3
 8007358:	183a      	adds	r2, r7, r0
 800735a:	8812      	ldrh	r2, [r2, #0]
 800735c:	4912      	ldr	r1, [pc, #72]	@ (80073a8 <USB_EPStartXfer+0xf2c>)
 800735e:	430a      	orrs	r2, r1
 8007360:	b292      	uxth	r2, r2
 8007362:	801a      	strh	r2, [r3, #0]
 8007364:	e186      	b.n	8007674 <USB_EPStartXfer+0x11f8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	78db      	ldrb	r3, [r3, #3]
 800736a:	2b01      	cmp	r3, #1
 800736c:	d000      	beq.n	8007370 <USB_EPStartXfer+0xef4>
 800736e:	e17f      	b.n	8007670 <USB_EPStartXfer+0x11f4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	699a      	ldr	r2, [r3, #24]
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	691b      	ldr	r3, [r3, #16]
 8007378:	429a      	cmp	r2, r3
 800737a:	d917      	bls.n	80073ac <USB_EPStartXfer+0xf30>
        {
          len = ep->maxpacket;
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	1d7a      	adds	r2, r7, #5
 8007382:	32ff      	adds	r2, #255	@ 0xff
 8007384:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	699a      	ldr	r2, [r3, #24]
 800738a:	1d7b      	adds	r3, r7, #5
 800738c:	33ff      	adds	r3, #255	@ 0xff
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	1ad2      	subs	r2, r2, r3
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	619a      	str	r2, [r3, #24]
 8007396:	e011      	b.n	80073bc <USB_EPStartXfer+0xf40>
 8007398:	ffff8000 	.word	0xffff8000
 800739c:	00000402 	.word	0x00000402
 80073a0:	00000406 	.word	0x00000406
 80073a4:	ffff8f8f 	.word	0xffff8f8f
 80073a8:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	699b      	ldr	r3, [r3, #24]
 80073b0:	1d7a      	adds	r2, r7, #5
 80073b2:	32ff      	adds	r2, #255	@ 0xff
 80073b4:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	2200      	movs	r2, #0
 80073ba:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	785b      	ldrb	r3, [r3, #1]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d000      	beq.n	80073c6 <USB_EPStartXfer+0xf4a>
 80073c4:	e081      	b.n	80074ca <USB_EPStartXfer+0x104e>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	21cc      	movs	r1, #204	@ 0xcc
 80073ca:	187a      	adds	r2, r7, r1
 80073cc:	6013      	str	r3, [r2, #0]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2250      	movs	r2, #80	@ 0x50
 80073d2:	5a9b      	ldrh	r3, [r3, r2]
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	001a      	movs	r2, r3
 80073d8:	187b      	adds	r3, r7, r1
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	189b      	adds	r3, r3, r2
 80073de:	187a      	adds	r2, r7, r1
 80073e0:	6013      	str	r3, [r2, #0]
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	00da      	lsls	r2, r3, #3
 80073e8:	187b      	adds	r3, r7, r1
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	18d3      	adds	r3, r2, r3
 80073ee:	4ab6      	ldr	r2, [pc, #728]	@ (80076c8 <USB_EPStartXfer+0x124c>)
 80073f0:	4694      	mov	ip, r2
 80073f2:	4463      	add	r3, ip
 80073f4:	21c8      	movs	r1, #200	@ 0xc8
 80073f6:	187a      	adds	r2, r7, r1
 80073f8:	6013      	str	r3, [r2, #0]
 80073fa:	187b      	adds	r3, r7, r1
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	881b      	ldrh	r3, [r3, #0]
 8007400:	b29b      	uxth	r3, r3
 8007402:	059b      	lsls	r3, r3, #22
 8007404:	0d9b      	lsrs	r3, r3, #22
 8007406:	b29a      	uxth	r2, r3
 8007408:	187b      	adds	r3, r7, r1
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	801a      	strh	r2, [r3, #0]
 800740e:	1d7b      	adds	r3, r7, #5
 8007410:	33ff      	adds	r3, #255	@ 0xff
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d10a      	bne.n	800742e <USB_EPStartXfer+0xfb2>
 8007418:	187b      	adds	r3, r7, r1
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	881b      	ldrh	r3, [r3, #0]
 800741e:	b29b      	uxth	r3, r3
 8007420:	4aaa      	ldr	r2, [pc, #680]	@ (80076cc <USB_EPStartXfer+0x1250>)
 8007422:	4313      	orrs	r3, r2
 8007424:	b29a      	uxth	r2, r3
 8007426:	187b      	adds	r3, r7, r1
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	801a      	strh	r2, [r3, #0]
 800742c:	e072      	b.n	8007514 <USB_EPStartXfer+0x1098>
 800742e:	1d7b      	adds	r3, r7, #5
 8007430:	33ff      	adds	r3, #255	@ 0xff
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2b3e      	cmp	r3, #62	@ 0x3e
 8007436:	d822      	bhi.n	800747e <USB_EPStartXfer+0x1002>
 8007438:	1d7b      	adds	r3, r7, #5
 800743a:	33ff      	adds	r3, #255	@ 0xff
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	085b      	lsrs	r3, r3, #1
 8007440:	21dc      	movs	r1, #220	@ 0xdc
 8007442:	187a      	adds	r2, r7, r1
 8007444:	6013      	str	r3, [r2, #0]
 8007446:	1d7b      	adds	r3, r7, #5
 8007448:	33ff      	adds	r3, #255	@ 0xff
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2201      	movs	r2, #1
 800744e:	4013      	ands	r3, r2
 8007450:	d004      	beq.n	800745c <USB_EPStartXfer+0xfe0>
 8007452:	187b      	adds	r3, r7, r1
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	3301      	adds	r3, #1
 8007458:	187a      	adds	r2, r7, r1
 800745a:	6013      	str	r3, [r2, #0]
 800745c:	21c8      	movs	r1, #200	@ 0xc8
 800745e:	187b      	adds	r3, r7, r1
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	881b      	ldrh	r3, [r3, #0]
 8007464:	b29a      	uxth	r2, r3
 8007466:	23dc      	movs	r3, #220	@ 0xdc
 8007468:	18fb      	adds	r3, r7, r3
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	b29b      	uxth	r3, r3
 800746e:	029b      	lsls	r3, r3, #10
 8007470:	b29b      	uxth	r3, r3
 8007472:	4313      	orrs	r3, r2
 8007474:	b29a      	uxth	r2, r3
 8007476:	187b      	adds	r3, r7, r1
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	801a      	strh	r2, [r3, #0]
 800747c:	e04a      	b.n	8007514 <USB_EPStartXfer+0x1098>
 800747e:	1d7b      	adds	r3, r7, #5
 8007480:	33ff      	adds	r3, #255	@ 0xff
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	095b      	lsrs	r3, r3, #5
 8007486:	21dc      	movs	r1, #220	@ 0xdc
 8007488:	187a      	adds	r2, r7, r1
 800748a:	6013      	str	r3, [r2, #0]
 800748c:	1d7b      	adds	r3, r7, #5
 800748e:	33ff      	adds	r3, #255	@ 0xff
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	221f      	movs	r2, #31
 8007494:	4013      	ands	r3, r2
 8007496:	d104      	bne.n	80074a2 <USB_EPStartXfer+0x1026>
 8007498:	187b      	adds	r3, r7, r1
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	3b01      	subs	r3, #1
 800749e:	187a      	adds	r2, r7, r1
 80074a0:	6013      	str	r3, [r2, #0]
 80074a2:	21c8      	movs	r1, #200	@ 0xc8
 80074a4:	187b      	adds	r3, r7, r1
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	881b      	ldrh	r3, [r3, #0]
 80074aa:	b29a      	uxth	r2, r3
 80074ac:	23dc      	movs	r3, #220	@ 0xdc
 80074ae:	18fb      	adds	r3, r7, r3
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	029b      	lsls	r3, r3, #10
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	4313      	orrs	r3, r2
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	4a83      	ldr	r2, [pc, #524]	@ (80076cc <USB_EPStartXfer+0x1250>)
 80074be:	4313      	orrs	r3, r2
 80074c0:	b29a      	uxth	r2, r3
 80074c2:	187b      	adds	r3, r7, r1
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	801a      	strh	r2, [r3, #0]
 80074c8:	e024      	b.n	8007514 <USB_EPStartXfer+0x1098>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	785b      	ldrb	r3, [r3, #1]
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d120      	bne.n	8007514 <USB_EPStartXfer+0x1098>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	21d4      	movs	r1, #212	@ 0xd4
 80074d6:	187a      	adds	r2, r7, r1
 80074d8:	6013      	str	r3, [r2, #0]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2250      	movs	r2, #80	@ 0x50
 80074de:	5a9b      	ldrh	r3, [r3, r2]
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	001a      	movs	r2, r3
 80074e4:	187b      	adds	r3, r7, r1
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	189b      	adds	r3, r3, r2
 80074ea:	187a      	adds	r2, r7, r1
 80074ec:	6013      	str	r3, [r2, #0]
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	781b      	ldrb	r3, [r3, #0]
 80074f2:	00da      	lsls	r2, r3, #3
 80074f4:	187b      	adds	r3, r7, r1
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	18d3      	adds	r3, r2, r3
 80074fa:	4a73      	ldr	r2, [pc, #460]	@ (80076c8 <USB_EPStartXfer+0x124c>)
 80074fc:	4694      	mov	ip, r2
 80074fe:	4463      	add	r3, ip
 8007500:	21d0      	movs	r1, #208	@ 0xd0
 8007502:	187a      	adds	r2, r7, r1
 8007504:	6013      	str	r3, [r2, #0]
 8007506:	1d7b      	adds	r3, r7, #5
 8007508:	33ff      	adds	r3, #255	@ 0xff
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	b29a      	uxth	r2, r3
 800750e:	187b      	adds	r3, r7, r1
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	801a      	strh	r2, [r3, #0]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	22c4      	movs	r2, #196	@ 0xc4
 8007518:	18ba      	adds	r2, r7, r2
 800751a:	6013      	str	r3, [r2, #0]
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	785b      	ldrb	r3, [r3, #1]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d000      	beq.n	8007526 <USB_EPStartXfer+0x10aa>
 8007524:	e081      	b.n	800762a <USB_EPStartXfer+0x11ae>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	21bc      	movs	r1, #188	@ 0xbc
 800752a:	187a      	adds	r2, r7, r1
 800752c:	6013      	str	r3, [r2, #0]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2250      	movs	r2, #80	@ 0x50
 8007532:	5a9b      	ldrh	r3, [r3, r2]
 8007534:	b29b      	uxth	r3, r3
 8007536:	001a      	movs	r2, r3
 8007538:	187b      	adds	r3, r7, r1
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	189b      	adds	r3, r3, r2
 800753e:	187a      	adds	r2, r7, r1
 8007540:	6013      	str	r3, [r2, #0]
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	00da      	lsls	r2, r3, #3
 8007548:	187b      	adds	r3, r7, r1
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	18d3      	adds	r3, r2, r3
 800754e:	4a60      	ldr	r2, [pc, #384]	@ (80076d0 <USB_EPStartXfer+0x1254>)
 8007550:	4694      	mov	ip, r2
 8007552:	4463      	add	r3, ip
 8007554:	21b8      	movs	r1, #184	@ 0xb8
 8007556:	187a      	adds	r2, r7, r1
 8007558:	6013      	str	r3, [r2, #0]
 800755a:	187b      	adds	r3, r7, r1
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	881b      	ldrh	r3, [r3, #0]
 8007560:	b29b      	uxth	r3, r3
 8007562:	059b      	lsls	r3, r3, #22
 8007564:	0d9b      	lsrs	r3, r3, #22
 8007566:	b29a      	uxth	r2, r3
 8007568:	187b      	adds	r3, r7, r1
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	801a      	strh	r2, [r3, #0]
 800756e:	1d7b      	adds	r3, r7, #5
 8007570:	33ff      	adds	r3, #255	@ 0xff
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10a      	bne.n	800758e <USB_EPStartXfer+0x1112>
 8007578:	187b      	adds	r3, r7, r1
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	881b      	ldrh	r3, [r3, #0]
 800757e:	b29b      	uxth	r3, r3
 8007580:	4a52      	ldr	r2, [pc, #328]	@ (80076cc <USB_EPStartXfer+0x1250>)
 8007582:	4313      	orrs	r3, r2
 8007584:	b29a      	uxth	r2, r3
 8007586:	187b      	adds	r3, r7, r1
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	801a      	strh	r2, [r3, #0]
 800758c:	e072      	b.n	8007674 <USB_EPStartXfer+0x11f8>
 800758e:	1d7b      	adds	r3, r7, #5
 8007590:	33ff      	adds	r3, #255	@ 0xff
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	2b3e      	cmp	r3, #62	@ 0x3e
 8007596:	d822      	bhi.n	80075de <USB_EPStartXfer+0x1162>
 8007598:	1d7b      	adds	r3, r7, #5
 800759a:	33ff      	adds	r3, #255	@ 0xff
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	085b      	lsrs	r3, r3, #1
 80075a0:	21d8      	movs	r1, #216	@ 0xd8
 80075a2:	187a      	adds	r2, r7, r1
 80075a4:	6013      	str	r3, [r2, #0]
 80075a6:	1d7b      	adds	r3, r7, #5
 80075a8:	33ff      	adds	r3, #255	@ 0xff
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	2201      	movs	r2, #1
 80075ae:	4013      	ands	r3, r2
 80075b0:	d004      	beq.n	80075bc <USB_EPStartXfer+0x1140>
 80075b2:	187b      	adds	r3, r7, r1
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	3301      	adds	r3, #1
 80075b8:	187a      	adds	r2, r7, r1
 80075ba:	6013      	str	r3, [r2, #0]
 80075bc:	21b8      	movs	r1, #184	@ 0xb8
 80075be:	187b      	adds	r3, r7, r1
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	b29a      	uxth	r2, r3
 80075c6:	23d8      	movs	r3, #216	@ 0xd8
 80075c8:	18fb      	adds	r3, r7, r3
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	029b      	lsls	r3, r3, #10
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	4313      	orrs	r3, r2
 80075d4:	b29a      	uxth	r2, r3
 80075d6:	187b      	adds	r3, r7, r1
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	801a      	strh	r2, [r3, #0]
 80075dc:	e04a      	b.n	8007674 <USB_EPStartXfer+0x11f8>
 80075de:	1d7b      	adds	r3, r7, #5
 80075e0:	33ff      	adds	r3, #255	@ 0xff
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	095b      	lsrs	r3, r3, #5
 80075e6:	21d8      	movs	r1, #216	@ 0xd8
 80075e8:	187a      	adds	r2, r7, r1
 80075ea:	6013      	str	r3, [r2, #0]
 80075ec:	1d7b      	adds	r3, r7, #5
 80075ee:	33ff      	adds	r3, #255	@ 0xff
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	221f      	movs	r2, #31
 80075f4:	4013      	ands	r3, r2
 80075f6:	d104      	bne.n	8007602 <USB_EPStartXfer+0x1186>
 80075f8:	187b      	adds	r3, r7, r1
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	3b01      	subs	r3, #1
 80075fe:	187a      	adds	r2, r7, r1
 8007600:	6013      	str	r3, [r2, #0]
 8007602:	21b8      	movs	r1, #184	@ 0xb8
 8007604:	187b      	adds	r3, r7, r1
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	881b      	ldrh	r3, [r3, #0]
 800760a:	b29a      	uxth	r2, r3
 800760c:	23d8      	movs	r3, #216	@ 0xd8
 800760e:	18fb      	adds	r3, r7, r3
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	b29b      	uxth	r3, r3
 8007614:	029b      	lsls	r3, r3, #10
 8007616:	b29b      	uxth	r3, r3
 8007618:	4313      	orrs	r3, r2
 800761a:	b29b      	uxth	r3, r3
 800761c:	4a2b      	ldr	r2, [pc, #172]	@ (80076cc <USB_EPStartXfer+0x1250>)
 800761e:	4313      	orrs	r3, r2
 8007620:	b29a      	uxth	r2, r3
 8007622:	187b      	adds	r3, r7, r1
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	801a      	strh	r2, [r3, #0]
 8007628:	e024      	b.n	8007674 <USB_EPStartXfer+0x11f8>
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	785b      	ldrb	r3, [r3, #1]
 800762e:	2b01      	cmp	r3, #1
 8007630:	d120      	bne.n	8007674 <USB_EPStartXfer+0x11f8>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2250      	movs	r2, #80	@ 0x50
 8007636:	5a9b      	ldrh	r3, [r3, r2]
 8007638:	b29b      	uxth	r3, r3
 800763a:	001a      	movs	r2, r3
 800763c:	21c4      	movs	r1, #196	@ 0xc4
 800763e:	187b      	adds	r3, r7, r1
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	189b      	adds	r3, r3, r2
 8007644:	187a      	adds	r2, r7, r1
 8007646:	6013      	str	r3, [r2, #0]
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	00da      	lsls	r2, r3, #3
 800764e:	187b      	adds	r3, r7, r1
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	18d3      	adds	r3, r2, r3
 8007654:	4a1e      	ldr	r2, [pc, #120]	@ (80076d0 <USB_EPStartXfer+0x1254>)
 8007656:	4694      	mov	ip, r2
 8007658:	4463      	add	r3, ip
 800765a:	21c0      	movs	r1, #192	@ 0xc0
 800765c:	187a      	adds	r2, r7, r1
 800765e:	6013      	str	r3, [r2, #0]
 8007660:	1d7b      	adds	r3, r7, #5
 8007662:	33ff      	adds	r3, #255	@ 0xff
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	b29a      	uxth	r2, r3
 8007668:	187b      	adds	r3, r7, r1
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	801a      	strh	r2, [r3, #0]
 800766e:	e001      	b.n	8007674 <USB_EPStartXfer+0x11f8>
      }
      else
      {
        return HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	e025      	b.n	80076c0 <USB_EPStartXfer+0x1244>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	18d3      	adds	r3, r2, r3
 800767e:	881b      	ldrh	r3, [r3, #0]
 8007680:	b29a      	uxth	r2, r3
 8007682:	208a      	movs	r0, #138	@ 0x8a
 8007684:	183b      	adds	r3, r7, r0
 8007686:	4913      	ldr	r1, [pc, #76]	@ (80076d4 <USB_EPStartXfer+0x1258>)
 8007688:	400a      	ands	r2, r1
 800768a:	801a      	strh	r2, [r3, #0]
 800768c:	183b      	adds	r3, r7, r0
 800768e:	183a      	adds	r2, r7, r0
 8007690:	8812      	ldrh	r2, [r2, #0]
 8007692:	2180      	movs	r1, #128	@ 0x80
 8007694:	0149      	lsls	r1, r1, #5
 8007696:	404a      	eors	r2, r1
 8007698:	801a      	strh	r2, [r3, #0]
 800769a:	183b      	adds	r3, r7, r0
 800769c:	183a      	adds	r2, r7, r0
 800769e:	8812      	ldrh	r2, [r2, #0]
 80076a0:	2180      	movs	r1, #128	@ 0x80
 80076a2:	0189      	lsls	r1, r1, #6
 80076a4:	404a      	eors	r2, r1
 80076a6:	801a      	strh	r2, [r3, #0]
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	18d3      	adds	r3, r2, r3
 80076b2:	183a      	adds	r2, r7, r0
 80076b4:	8812      	ldrh	r2, [r2, #0]
 80076b6:	4908      	ldr	r1, [pc, #32]	@ (80076d8 <USB_EPStartXfer+0x125c>)
 80076b8:	430a      	orrs	r2, r1
 80076ba:	b292      	uxth	r2, r2
 80076bc:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	0018      	movs	r0, r3
 80076c2:	46bd      	mov	sp, r7
 80076c4:	b043      	add	sp, #268	@ 0x10c
 80076c6:	bd90      	pop	{r4, r7, pc}
 80076c8:	00000402 	.word	0x00000402
 80076cc:	ffff8000 	.word	0xffff8000
 80076d0:	00000406 	.word	0x00000406
 80076d4:	ffffbf8f 	.word	0xffffbf8f
 80076d8:	ffff8080 	.word	0xffff8080

080076dc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	785b      	ldrb	r3, [r3, #1]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d01d      	beq.n	800772a <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	009b      	lsls	r3, r3, #2
 80076f6:	18d3      	adds	r3, r2, r3
 80076f8:	881b      	ldrh	r3, [r3, #0]
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	200c      	movs	r0, #12
 80076fe:	183b      	adds	r3, r7, r0
 8007700:	491b      	ldr	r1, [pc, #108]	@ (8007770 <USB_EPSetStall+0x94>)
 8007702:	400a      	ands	r2, r1
 8007704:	801a      	strh	r2, [r3, #0]
 8007706:	183b      	adds	r3, r7, r0
 8007708:	183a      	adds	r2, r7, r0
 800770a:	8812      	ldrh	r2, [r2, #0]
 800770c:	2110      	movs	r1, #16
 800770e:	404a      	eors	r2, r1
 8007710:	801a      	strh	r2, [r3, #0]
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	009b      	lsls	r3, r3, #2
 800771a:	18d3      	adds	r3, r2, r3
 800771c:	183a      	adds	r2, r7, r0
 800771e:	8812      	ldrh	r2, [r2, #0]
 8007720:	4914      	ldr	r1, [pc, #80]	@ (8007774 <USB_EPSetStall+0x98>)
 8007722:	430a      	orrs	r2, r1
 8007724:	b292      	uxth	r2, r2
 8007726:	801a      	strh	r2, [r3, #0]
 8007728:	e01d      	b.n	8007766 <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	18d3      	adds	r3, r2, r3
 8007734:	881b      	ldrh	r3, [r3, #0]
 8007736:	b29a      	uxth	r2, r3
 8007738:	200e      	movs	r0, #14
 800773a:	183b      	adds	r3, r7, r0
 800773c:	490e      	ldr	r1, [pc, #56]	@ (8007778 <USB_EPSetStall+0x9c>)
 800773e:	400a      	ands	r2, r1
 8007740:	801a      	strh	r2, [r3, #0]
 8007742:	183b      	adds	r3, r7, r0
 8007744:	183a      	adds	r2, r7, r0
 8007746:	8812      	ldrh	r2, [r2, #0]
 8007748:	2180      	movs	r1, #128	@ 0x80
 800774a:	0149      	lsls	r1, r1, #5
 800774c:	404a      	eors	r2, r1
 800774e:	801a      	strh	r2, [r3, #0]
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	781b      	ldrb	r3, [r3, #0]
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	18d3      	adds	r3, r2, r3
 800775a:	183a      	adds	r2, r7, r0
 800775c:	8812      	ldrh	r2, [r2, #0]
 800775e:	4905      	ldr	r1, [pc, #20]	@ (8007774 <USB_EPSetStall+0x98>)
 8007760:	430a      	orrs	r2, r1
 8007762:	b292      	uxth	r2, r2
 8007764:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	0018      	movs	r0, r3
 800776a:	46bd      	mov	sp, r7
 800776c:	b004      	add	sp, #16
 800776e:	bd80      	pop	{r7, pc}
 8007770:	ffff8fbf 	.word	0xffff8fbf
 8007774:	ffff8080 	.word	0xffff8080
 8007778:	ffffbf8f 	.word	0xffffbf8f

0800777c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b086      	sub	sp, #24
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	7b1b      	ldrb	r3, [r3, #12]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d000      	beq.n	8007790 <USB_EPClearStall+0x14>
 800778e:	e095      	b.n	80078bc <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	785b      	ldrb	r3, [r3, #1]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d046      	beq.n	8007826 <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007798:	687a      	ldr	r2, [r7, #4]
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	18d2      	adds	r2, r2, r3
 80077a2:	2110      	movs	r1, #16
 80077a4:	187b      	adds	r3, r7, r1
 80077a6:	8812      	ldrh	r2, [r2, #0]
 80077a8:	801a      	strh	r2, [r3, #0]
 80077aa:	187b      	adds	r3, r7, r1
 80077ac:	881b      	ldrh	r3, [r3, #0]
 80077ae:	2240      	movs	r2, #64	@ 0x40
 80077b0:	4013      	ands	r3, r2
 80077b2:	d016      	beq.n	80077e2 <USB_EPClearStall+0x66>
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	18d3      	adds	r3, r2, r3
 80077be:	881b      	ldrh	r3, [r3, #0]
 80077c0:	b29a      	uxth	r2, r3
 80077c2:	200e      	movs	r0, #14
 80077c4:	183b      	adds	r3, r7, r0
 80077c6:	4940      	ldr	r1, [pc, #256]	@ (80078c8 <USB_EPClearStall+0x14c>)
 80077c8:	400a      	ands	r2, r1
 80077ca:	801a      	strh	r2, [r3, #0]
 80077cc:	687a      	ldr	r2, [r7, #4]
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	18d3      	adds	r3, r2, r3
 80077d6:	183a      	adds	r2, r7, r0
 80077d8:	8812      	ldrh	r2, [r2, #0]
 80077da:	493c      	ldr	r1, [pc, #240]	@ (80078cc <USB_EPClearStall+0x150>)
 80077dc:	430a      	orrs	r2, r1
 80077de:	b292      	uxth	r2, r2
 80077e0:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	78db      	ldrb	r3, [r3, #3]
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d068      	beq.n	80078bc <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80077ea:	687a      	ldr	r2, [r7, #4]
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	18d3      	adds	r3, r2, r3
 80077f4:	881b      	ldrh	r3, [r3, #0]
 80077f6:	b29a      	uxth	r2, r3
 80077f8:	200c      	movs	r0, #12
 80077fa:	183b      	adds	r3, r7, r0
 80077fc:	4934      	ldr	r1, [pc, #208]	@ (80078d0 <USB_EPClearStall+0x154>)
 80077fe:	400a      	ands	r2, r1
 8007800:	801a      	strh	r2, [r3, #0]
 8007802:	183b      	adds	r3, r7, r0
 8007804:	183a      	adds	r2, r7, r0
 8007806:	8812      	ldrh	r2, [r2, #0]
 8007808:	2120      	movs	r1, #32
 800780a:	404a      	eors	r2, r1
 800780c:	801a      	strh	r2, [r3, #0]
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	009b      	lsls	r3, r3, #2
 8007816:	18d3      	adds	r3, r2, r3
 8007818:	183a      	adds	r2, r7, r0
 800781a:	8812      	ldrh	r2, [r2, #0]
 800781c:	492d      	ldr	r1, [pc, #180]	@ (80078d4 <USB_EPClearStall+0x158>)
 800781e:	430a      	orrs	r2, r1
 8007820:	b292      	uxth	r2, r2
 8007822:	801a      	strh	r2, [r3, #0]
 8007824:	e04a      	b.n	80078bc <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	18d2      	adds	r2, r2, r3
 8007830:	2116      	movs	r1, #22
 8007832:	187b      	adds	r3, r7, r1
 8007834:	8812      	ldrh	r2, [r2, #0]
 8007836:	801a      	strh	r2, [r3, #0]
 8007838:	187b      	adds	r3, r7, r1
 800783a:	881a      	ldrh	r2, [r3, #0]
 800783c:	2380      	movs	r3, #128	@ 0x80
 800783e:	01db      	lsls	r3, r3, #7
 8007840:	4013      	ands	r3, r2
 8007842:	d016      	beq.n	8007872 <USB_EPClearStall+0xf6>
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	18d3      	adds	r3, r2, r3
 800784e:	881b      	ldrh	r3, [r3, #0]
 8007850:	b29a      	uxth	r2, r3
 8007852:	2014      	movs	r0, #20
 8007854:	183b      	adds	r3, r7, r0
 8007856:	491c      	ldr	r1, [pc, #112]	@ (80078c8 <USB_EPClearStall+0x14c>)
 8007858:	400a      	ands	r2, r1
 800785a:	801a      	strh	r2, [r3, #0]
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	18d3      	adds	r3, r2, r3
 8007866:	183a      	adds	r2, r7, r0
 8007868:	8812      	ldrh	r2, [r2, #0]
 800786a:	491b      	ldr	r1, [pc, #108]	@ (80078d8 <USB_EPClearStall+0x15c>)
 800786c:	430a      	orrs	r2, r1
 800786e:	b292      	uxth	r2, r2
 8007870:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	18d3      	adds	r3, r2, r3
 800787c:	881b      	ldrh	r3, [r3, #0]
 800787e:	b29a      	uxth	r2, r3
 8007880:	2012      	movs	r0, #18
 8007882:	183b      	adds	r3, r7, r0
 8007884:	4915      	ldr	r1, [pc, #84]	@ (80078dc <USB_EPClearStall+0x160>)
 8007886:	400a      	ands	r2, r1
 8007888:	801a      	strh	r2, [r3, #0]
 800788a:	183b      	adds	r3, r7, r0
 800788c:	183a      	adds	r2, r7, r0
 800788e:	8812      	ldrh	r2, [r2, #0]
 8007890:	2180      	movs	r1, #128	@ 0x80
 8007892:	0149      	lsls	r1, r1, #5
 8007894:	404a      	eors	r2, r1
 8007896:	801a      	strh	r2, [r3, #0]
 8007898:	183b      	adds	r3, r7, r0
 800789a:	183a      	adds	r2, r7, r0
 800789c:	8812      	ldrh	r2, [r2, #0]
 800789e:	2180      	movs	r1, #128	@ 0x80
 80078a0:	0189      	lsls	r1, r1, #6
 80078a2:	404a      	eors	r2, r1
 80078a4:	801a      	strh	r2, [r3, #0]
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	18d3      	adds	r3, r2, r3
 80078b0:	183a      	adds	r2, r7, r0
 80078b2:	8812      	ldrh	r2, [r2, #0]
 80078b4:	4907      	ldr	r1, [pc, #28]	@ (80078d4 <USB_EPClearStall+0x158>)
 80078b6:	430a      	orrs	r2, r1
 80078b8:	b292      	uxth	r2, r2
 80078ba:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 80078bc:	2300      	movs	r3, #0
}
 80078be:	0018      	movs	r0, r3
 80078c0:	46bd      	mov	sp, r7
 80078c2:	b006      	add	sp, #24
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	46c0      	nop			@ (mov r8, r8)
 80078c8:	ffff8f8f 	.word	0xffff8f8f
 80078cc:	ffff80c0 	.word	0xffff80c0
 80078d0:	ffff8fbf 	.word	0xffff8fbf
 80078d4:	ffff8080 	.word	0xffff8080
 80078d8:	ffffc080 	.word	0xffffc080
 80078dc:	ffffbf8f 	.word	0xffffbf8f

080078e0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	000a      	movs	r2, r1
 80078ea:	1cfb      	adds	r3, r7, #3
 80078ec:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 80078ee:	1cfb      	adds	r3, r7, #3
 80078f0:	781b      	ldrb	r3, [r3, #0]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d103      	bne.n	80078fe <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	224c      	movs	r2, #76	@ 0x4c
 80078fa:	2180      	movs	r1, #128	@ 0x80
 80078fc:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	0018      	movs	r0, r3
 8007902:	46bd      	mov	sp, r7
 8007904:	b002      	add	sp, #8
 8007906:	bd80      	pop	{r7, pc}

08007908 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2258      	movs	r2, #88	@ 0x58
 8007914:	5a9b      	ldrh	r3, [r3, r2]
 8007916:	b29b      	uxth	r3, r3
 8007918:	4a05      	ldr	r2, [pc, #20]	@ (8007930 <USB_DevConnect+0x28>)
 800791a:	4313      	orrs	r3, r2
 800791c:	b299      	uxth	r1, r3
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2258      	movs	r2, #88	@ 0x58
 8007922:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8007924:	2300      	movs	r3, #0
}
 8007926:	0018      	movs	r0, r3
 8007928:	46bd      	mov	sp, r7
 800792a:	b002      	add	sp, #8
 800792c:	bd80      	pop	{r7, pc}
 800792e:	46c0      	nop			@ (mov r8, r8)
 8007930:	ffff8000 	.word	0xffff8000

08007934 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2244      	movs	r2, #68	@ 0x44
 8007940:	5a9b      	ldrh	r3, [r3, r2]
 8007942:	b29b      	uxth	r3, r3
 8007944:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007946:	68fb      	ldr	r3, [r7, #12]
}
 8007948:	0018      	movs	r0, r3
 800794a:	46bd      	mov	sp, r7
 800794c:	b004      	add	sp, #16
 800794e:	bd80      	pop	{r7, pc}

08007950 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b08a      	sub	sp, #40	@ 0x28
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	0019      	movs	r1, r3
 800795c:	1dbb      	adds	r3, r7, #6
 800795e:	801a      	strh	r2, [r3, #0]
 8007960:	1d3b      	adds	r3, r7, #4
 8007962:	1c0a      	adds	r2, r1, #0
 8007964:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007966:	1d3b      	adds	r3, r7, #4
 8007968:	881b      	ldrh	r3, [r3, #0]
 800796a:	3301      	adds	r3, #1
 800796c:	085b      	lsrs	r3, r3, #1
 800796e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007978:	1dbb      	adds	r3, r7, #6
 800797a:	881a      	ldrh	r2, [r3, #0]
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	18d3      	adds	r3, r2, r3
 8007980:	2280      	movs	r2, #128	@ 0x80
 8007982:	00d2      	lsls	r2, r2, #3
 8007984:	4694      	mov	ip, r2
 8007986:	4463      	add	r3, ip
 8007988:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	627b      	str	r3, [r7, #36]	@ 0x24
 800798e:	e021      	b.n	80079d4 <USB_WritePMA+0x84>
  {
    WrVal = pBuf[0];
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	781a      	ldrb	r2, [r3, #0]
 8007994:	2112      	movs	r1, #18
 8007996:	187b      	adds	r3, r7, r1
 8007998:	801a      	strh	r2, [r3, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	3301      	adds	r3, #1
 800799e:	781b      	ldrb	r3, [r3, #0]
 80079a0:	b21b      	sxth	r3, r3
 80079a2:	021b      	lsls	r3, r3, #8
 80079a4:	b21a      	sxth	r2, r3
 80079a6:	187b      	adds	r3, r7, r1
 80079a8:	2000      	movs	r0, #0
 80079aa:	5e1b      	ldrsh	r3, [r3, r0]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	b21a      	sxth	r2, r3
 80079b0:	187b      	adds	r3, r7, r1
 80079b2:	801a      	strh	r2, [r3, #0]
    *pdwVal = (WrVal & 0xFFFFU);
 80079b4:	6a3b      	ldr	r3, [r7, #32]
 80079b6:	187a      	adds	r2, r7, r1
 80079b8:	8812      	ldrh	r2, [r2, #0]
 80079ba:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80079bc:	6a3b      	ldr	r3, [r7, #32]
 80079be:	3302      	adds	r3, #2
 80079c0:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	3301      	adds	r3, #1
 80079c6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	3301      	adds	r3, #1
 80079cc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80079ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d0:	3b01      	subs	r3, #1
 80079d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d1da      	bne.n	8007990 <USB_WritePMA+0x40>
  }
}
 80079da:	46c0      	nop			@ (mov r8, r8)
 80079dc:	46c0      	nop			@ (mov r8, r8)
 80079de:	46bd      	mov	sp, r7
 80079e0:	b00a      	add	sp, #40	@ 0x28
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b08a      	sub	sp, #40	@ 0x28
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	60f8      	str	r0, [r7, #12]
 80079ec:	60b9      	str	r1, [r7, #8]
 80079ee:	0019      	movs	r1, r3
 80079f0:	1dbb      	adds	r3, r7, #6
 80079f2:	801a      	strh	r2, [r3, #0]
 80079f4:	1d3b      	adds	r3, r7, #4
 80079f6:	1c0a      	adds	r2, r1, #0
 80079f8:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80079fa:	1d3b      	adds	r3, r7, #4
 80079fc:	881b      	ldrh	r3, [r3, #0]
 80079fe:	085b      	lsrs	r3, r3, #1
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007a0c:	1dbb      	adds	r3, r7, #6
 8007a0e:	881a      	ldrh	r2, [r3, #0]
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	18d3      	adds	r3, r2, r3
 8007a14:	2280      	movs	r2, #128	@ 0x80
 8007a16:	00d2      	lsls	r2, r2, #3
 8007a18:	4694      	mov	ip, r2
 8007a1a:	4463      	add	r3, ip
 8007a1c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007a1e:	69bb      	ldr	r3, [r7, #24]
 8007a20:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a22:	e018      	b.n	8007a56 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8007a24:	6a3b      	ldr	r3, [r7, #32]
 8007a26:	881b      	ldrh	r3, [r3, #0]
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	3302      	adds	r3, #2
 8007a30:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	b2da      	uxtb	r2, r3
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007a3a:	69fb      	ldr	r3, [r7, #28]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	0a1b      	lsrs	r3, r3, #8
 8007a44:	b2da      	uxtb	r2, r3
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007a4a:	69fb      	ldr	r3, [r7, #28]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a52:	3b01      	subs	r3, #1
 8007a54:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d1e3      	bne.n	8007a24 <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007a5c:	1d3b      	adds	r3, r7, #4
 8007a5e:	881b      	ldrh	r3, [r3, #0]
 8007a60:	2201      	movs	r2, #1
 8007a62:	4013      	ands	r3, r2
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d007      	beq.n	8007a7a <USB_ReadPMA+0x96>
  {
    RdVal = *pdwVal;
 8007a6a:	6a3b      	ldr	r3, [r7, #32]
 8007a6c:	881b      	ldrh	r3, [r3, #0]
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	b2da      	uxtb	r2, r3
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	701a      	strb	r2, [r3, #0]
  }
}
 8007a7a:	46c0      	nop			@ (mov r8, r8)
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	b00a      	add	sp, #40	@ 0x28
 8007a80:	bd80      	pop	{r7, pc}

08007a82 <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8007a82:	b590      	push	{r4, r7, lr}
 8007a84:	b085      	sub	sp, #20
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	6078      	str	r0, [r7, #4]
 8007a8a:	000a      	movs	r2, r1
 8007a8c:	1cfb      	adds	r3, r7, #3
 8007a8e:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 8007a90:	240f      	movs	r4, #15
 8007a92:	193b      	adds	r3, r7, r4
 8007a94:	2200      	movs	r2, #0
 8007a96:	701a      	strb	r2, [r3, #0]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	2302      	movs	r3, #2
 8007a9c:	2203      	movs	r2, #3
 8007a9e:	2181      	movs	r1, #129	@ 0x81
 8007aa0:	f001 ff19 	bl	80098d6 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	2302      	movs	r3, #2
 8007aae:	2203      	movs	r2, #3
 8007ab0:	2101      	movs	r1, #1
 8007ab2:	f001 ff10 	bl	80098d6 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 8007ab6:	687a      	ldr	r2, [r7, #4]
 8007ab8:	23b6      	movs	r3, #182	@ 0xb6
 8007aba:	005b      	lsls	r3, r3, #1
 8007abc:	2101      	movs	r1, #1
 8007abe:	50d1      	str	r1, [r2, r3]

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8007ac0:	201c      	movs	r0, #28
 8007ac2:	f002 f889 	bl	8009bd8 <USBD_static_malloc>
 8007ac6:	0001      	movs	r1, r0
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	23ae      	movs	r3, #174	@ 0xae
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	23ae      	movs	r3, #174	@ 0xae
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	58d3      	ldr	r3, [r2, r3]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d103      	bne.n	8007ae4 <USBD_CUSTOM_HID_Init+0x62>
  {
    ret = 1U;
 8007adc:	193b      	adds	r3, r7, r4
 8007ade:	2201      	movs	r2, #1
 8007ae0:	701a      	strb	r2, [r3, #0]
 8007ae2:	e013      	b.n	8007b0c <USBD_CUSTOM_HID_Init+0x8a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	23ae      	movs	r3, #174	@ 0xae
 8007ae8:	009b      	lsls	r3, r3, #2
 8007aea:	58d3      	ldr	r3, [r2, r3]
 8007aec:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2200      	movs	r2, #0
 8007af2:	761a      	strb	r2, [r3, #24]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	23af      	movs	r3, #175	@ 0xaf
 8007af8:	009b      	lsls	r3, r3, #2
 8007afa:	58d3      	ldr	r3, [r2, r3]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8007b00:	68ba      	ldr	r2, [r7, #8]
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	2308      	movs	r3, #8
 8007b06:	2101      	movs	r1, #1
 8007b08:	f002 f82f 	bl	8009b6a <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 8007b0c:	230f      	movs	r3, #15
 8007b0e:	18fb      	adds	r3, r7, r3
 8007b10:	781b      	ldrb	r3, [r3, #0]
}
 8007b12:	0018      	movs	r0, r3
 8007b14:	46bd      	mov	sp, r7
 8007b16:	b005      	add	sp, #20
 8007b18:	bd90      	pop	{r4, r7, pc}

08007b1a <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8007b1a:	b580      	push	{r7, lr}
 8007b1c:	b082      	sub	sp, #8
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
 8007b22:	000a      	movs	r2, r1
 8007b24:	1cfb      	adds	r3, r7, #3
 8007b26:	701a      	strb	r2, [r3, #0]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2181      	movs	r1, #129	@ 0x81
 8007b2c:	0018      	movs	r0, r3
 8007b2e:	f001 ff09 	bl	8009944 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2101      	movs	r1, #1
 8007b3c:	0018      	movs	r0, r3
 8007b3e:	f001 ff01 	bl	8009944 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	23b6      	movs	r3, #182	@ 0xb6
 8007b46:	005b      	lsls	r3, r3, #1
 8007b48:	2100      	movs	r1, #0
 8007b4a:	50d1      	str	r1, [r2, r3]

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8007b4c:	687a      	ldr	r2, [r7, #4]
 8007b4e:	23ae      	movs	r3, #174	@ 0xae
 8007b50:	009b      	lsls	r3, r3, #2
 8007b52:	58d3      	ldr	r3, [r2, r3]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d011      	beq.n	8007b7c <USBD_CUSTOM_HID_DeInit+0x62>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	23af      	movs	r3, #175	@ 0xaf
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	58d3      	ldr	r3, [r2, r3]
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	23ae      	movs	r3, #174	@ 0xae
 8007b68:	009b      	lsls	r3, r3, #2
 8007b6a:	58d3      	ldr	r3, [r2, r3]
 8007b6c:	0018      	movs	r0, r3
 8007b6e:	f002 f83f 	bl	8009bf0 <USBD_static_free>
    pdev->pClassData = NULL;
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	23ae      	movs	r3, #174	@ 0xae
 8007b76:	009b      	lsls	r3, r3, #2
 8007b78:	2100      	movs	r1, #0
 8007b7a:	50d1      	str	r1, [r2, r3]
  }
  return USBD_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	0018      	movs	r0, r3
 8007b80:	46bd      	mov	sp, r7
 8007b82:	b002      	add	sp, #8
 8007b84:	bd80      	pop	{r7, pc}
	...

08007b88 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b088      	sub	sp, #32
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	23ae      	movs	r3, #174	@ 0xae
 8007b96:	009b      	lsls	r3, r3, #2
 8007b98:	58d3      	ldr	r3, [r2, r3]
 8007b9a:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8007b9c:	231e      	movs	r3, #30
 8007b9e:	18fb      	adds	r3, r7, r3
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pbuf = NULL;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8007ba8:	230e      	movs	r3, #14
 8007baa:	18fb      	adds	r3, r7, r3
 8007bac:	2200      	movs	r2, #0
 8007bae:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 8007bb0:	2317      	movs	r3, #23
 8007bb2:	18fb      	adds	r3, r7, r3
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	001a      	movs	r2, r3
 8007bbe:	2360      	movs	r3, #96	@ 0x60
 8007bc0:	4013      	ands	r3, r2
 8007bc2:	d044      	beq.n	8007c4e <USBD_CUSTOM_HID_Setup+0xc6>
 8007bc4:	2b20      	cmp	r3, #32
 8007bc6:	d000      	beq.n	8007bca <USBD_CUSTOM_HID_Setup+0x42>
 8007bc8:	e0d8      	b.n	8007d7c <USBD_CUSTOM_HID_Setup+0x1f4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	785b      	ldrb	r3, [r3, #1]
 8007bce:	2b0b      	cmp	r3, #11
 8007bd0:	d831      	bhi.n	8007c36 <USBD_CUSTOM_HID_Setup+0xae>
 8007bd2:	009a      	lsls	r2, r3, #2
 8007bd4:	4b72      	ldr	r3, [pc, #456]	@ (8007da0 <USBD_CUSTOM_HID_Setup+0x218>)
 8007bd6:	18d3      	adds	r3, r2, r3
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	469f      	mov	pc, r3
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	885b      	ldrh	r3, [r3, #2]
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	001a      	movs	r2, r3
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	609a      	str	r2, [r3, #8]
          break;
 8007be8:	e030      	b.n	8007c4c <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	3308      	adds	r3, #8
 8007bee:	0019      	movs	r1, r3
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	0018      	movs	r0, r3
 8007bf6:	f001 faf8 	bl	80091ea <USBD_CtlSendData>
          break;
 8007bfa:	e027      	b.n	8007c4c <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	885b      	ldrh	r3, [r3, #2]
 8007c00:	0a1b      	lsrs	r3, r3, #8
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	b2db      	uxtb	r3, r3
 8007c06:	001a      	movs	r2, r3
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	60da      	str	r2, [r3, #12]
          break;
 8007c0c:	e01e      	b.n	8007c4c <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	330c      	adds	r3, #12
 8007c12:	0019      	movs	r1, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	0018      	movs	r0, r3
 8007c1a:	f001 fae6 	bl	80091ea <USBD_CtlSendData>
          break;
 8007c1e:	e015      	b.n	8007c4c <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	2201      	movs	r2, #1
 8007c24:	615a      	str	r2, [r3, #20]
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 8007c26:	6939      	ldr	r1, [r7, #16]
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	88da      	ldrh	r2, [r3, #6]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	0018      	movs	r0, r3
 8007c30:	f001 fb0e 	bl	8009250 <USBD_CtlPrepareRx>
          break;
 8007c34:	e00a      	b.n	8007c4c <USBD_CUSTOM_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8007c36:	683a      	ldr	r2, [r7, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	0011      	movs	r1, r2
 8007c3c:	0018      	movs	r0, r3
 8007c3e:	f001 fa56 	bl	80090ee <USBD_CtlError>
          ret = USBD_FAIL;
 8007c42:	2317      	movs	r3, #23
 8007c44:	18fb      	adds	r3, r7, r3
 8007c46:	2202      	movs	r2, #2
 8007c48:	701a      	strb	r2, [r3, #0]
          break;
 8007c4a:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8007c4c:	e0a1      	b.n	8007d92 <USBD_CUSTOM_HID_Setup+0x20a>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	785b      	ldrb	r3, [r3, #1]
 8007c52:	2b0b      	cmp	r3, #11
 8007c54:	d100      	bne.n	8007c58 <USBD_CUSTOM_HID_Setup+0xd0>
 8007c56:	e06d      	b.n	8007d34 <USBD_CUSTOM_HID_Setup+0x1ac>
 8007c58:	dd00      	ble.n	8007c5c <USBD_CUSTOM_HID_Setup+0xd4>
 8007c5a:	e083      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x1dc>
 8007c5c:	2b0a      	cmp	r3, #10
 8007c5e:	d04f      	beq.n	8007d00 <USBD_CUSTOM_HID_Setup+0x178>
 8007c60:	dd00      	ble.n	8007c64 <USBD_CUSTOM_HID_Setup+0xdc>
 8007c62:	e07f      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x1dc>
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d002      	beq.n	8007c6e <USBD_CUSTOM_HID_Setup+0xe6>
 8007c68:	2b06      	cmp	r3, #6
 8007c6a:	d019      	beq.n	8007ca0 <USBD_CUSTOM_HID_Setup+0x118>
 8007c6c:	e07a      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x1dc>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	23a7      	movs	r3, #167	@ 0xa7
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	5cd3      	ldrb	r3, [r2, r3]
 8007c76:	2b03      	cmp	r3, #3
 8007c78:	d107      	bne.n	8007c8a <USBD_CUSTOM_HID_Setup+0x102>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007c7a:	230e      	movs	r3, #14
 8007c7c:	18f9      	adds	r1, r7, r3
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2202      	movs	r2, #2
 8007c82:	0018      	movs	r0, r3
 8007c84:	f001 fab1 	bl	80091ea <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c88:	e077      	b.n	8007d7a <USBD_CUSTOM_HID_Setup+0x1f2>
            USBD_CtlError(pdev, req);
 8007c8a:	683a      	ldr	r2, [r7, #0]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	0011      	movs	r1, r2
 8007c90:	0018      	movs	r0, r3
 8007c92:	f001 fa2c 	bl	80090ee <USBD_CtlError>
            ret = USBD_FAIL;
 8007c96:	2317      	movs	r3, #23
 8007c98:	18fb      	adds	r3, r7, r3
 8007c9a:	2202      	movs	r2, #2
 8007c9c:	701a      	strb	r2, [r3, #0]
          break;
 8007c9e:	e06c      	b.n	8007d7a <USBD_CUSTOM_HID_Setup+0x1f2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	885b      	ldrh	r3, [r3, #2]
 8007ca4:	0a1b      	lsrs	r3, r3, #8
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	2b22      	cmp	r3, #34	@ 0x22
 8007caa:	d10f      	bne.n	8007ccc <USBD_CUSTOM_HID_Setup+0x144>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	88db      	ldrh	r3, [r3, #6]
 8007cb0:	221e      	movs	r2, #30
 8007cb2:	18ba      	adds	r2, r7, r2
 8007cb4:	b299      	uxth	r1, r3
 8007cb6:	293f      	cmp	r1, #63	@ 0x3f
 8007cb8:	d900      	bls.n	8007cbc <USBD_CUSTOM_HID_Setup+0x134>
 8007cba:	233f      	movs	r3, #63	@ 0x3f
 8007cbc:	8013      	strh	r3, [r2, #0]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 8007cbe:	687a      	ldr	r2, [r7, #4]
 8007cc0:	23af      	movs	r3, #175	@ 0xaf
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	58d3      	ldr	r3, [r2, r3]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	61bb      	str	r3, [r7, #24]
 8007cca:	e010      	b.n	8007cee <USBD_CUSTOM_HID_Setup+0x166>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	885b      	ldrh	r3, [r3, #2]
 8007cd0:	0a1b      	lsrs	r3, r3, #8
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	2b21      	cmp	r3, #33	@ 0x21
 8007cd6:	d10a      	bne.n	8007cee <USBD_CUSTOM_HID_Setup+0x166>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 8007cd8:	4b32      	ldr	r3, [pc, #200]	@ (8007da4 <USBD_CUSTOM_HID_Setup+0x21c>)
 8007cda:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	88db      	ldrh	r3, [r3, #6]
 8007ce0:	221e      	movs	r2, #30
 8007ce2:	18ba      	adds	r2, r7, r2
 8007ce4:	b299      	uxth	r1, r3
 8007ce6:	2909      	cmp	r1, #9
 8007ce8:	d900      	bls.n	8007cec <USBD_CUSTOM_HID_Setup+0x164>
 8007cea:	2309      	movs	r3, #9
 8007cec:	8013      	strh	r3, [r2, #0]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 8007cee:	231e      	movs	r3, #30
 8007cf0:	18fb      	adds	r3, r7, r3
 8007cf2:	881a      	ldrh	r2, [r3, #0]
 8007cf4:	69b9      	ldr	r1, [r7, #24]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	0018      	movs	r0, r3
 8007cfa:	f001 fa76 	bl	80091ea <USBD_CtlSendData>
          break;
 8007cfe:	e03c      	b.n	8007d7a <USBD_CUSTOM_HID_Setup+0x1f2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	23a7      	movs	r3, #167	@ 0xa7
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	5cd3      	ldrb	r3, [r2, r3]
 8007d08:	2b03      	cmp	r3, #3
 8007d0a:	d108      	bne.n	8007d1e <USBD_CUSTOM_HID_Setup+0x196>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	3310      	adds	r3, #16
 8007d10:	0019      	movs	r1, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2201      	movs	r2, #1
 8007d16:	0018      	movs	r0, r3
 8007d18:	f001 fa67 	bl	80091ea <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007d1c:	e02d      	b.n	8007d7a <USBD_CUSTOM_HID_Setup+0x1f2>
            USBD_CtlError(pdev, req);
 8007d1e:	683a      	ldr	r2, [r7, #0]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	0011      	movs	r1, r2
 8007d24:	0018      	movs	r0, r3
 8007d26:	f001 f9e2 	bl	80090ee <USBD_CtlError>
            ret = USBD_FAIL;
 8007d2a:	2317      	movs	r3, #23
 8007d2c:	18fb      	adds	r3, r7, r3
 8007d2e:	2202      	movs	r2, #2
 8007d30:	701a      	strb	r2, [r3, #0]
          break;
 8007d32:	e022      	b.n	8007d7a <USBD_CUSTOM_HID_Setup+0x1f2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	23a7      	movs	r3, #167	@ 0xa7
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	5cd3      	ldrb	r3, [r2, r3]
 8007d3c:	2b03      	cmp	r3, #3
 8007d3e:	d106      	bne.n	8007d4e <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	885b      	ldrh	r3, [r3, #2]
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	001a      	movs	r2, r3
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	611a      	str	r2, [r3, #16]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007d4c:	e015      	b.n	8007d7a <USBD_CUSTOM_HID_Setup+0x1f2>
            USBD_CtlError(pdev, req);
 8007d4e:	683a      	ldr	r2, [r7, #0]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	0011      	movs	r1, r2
 8007d54:	0018      	movs	r0, r3
 8007d56:	f001 f9ca 	bl	80090ee <USBD_CtlError>
            ret = USBD_FAIL;
 8007d5a:	2317      	movs	r3, #23
 8007d5c:	18fb      	adds	r3, r7, r3
 8007d5e:	2202      	movs	r2, #2
 8007d60:	701a      	strb	r2, [r3, #0]
          break;
 8007d62:	e00a      	b.n	8007d7a <USBD_CUSTOM_HID_Setup+0x1f2>

        default:
          USBD_CtlError(pdev, req);
 8007d64:	683a      	ldr	r2, [r7, #0]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	0011      	movs	r1, r2
 8007d6a:	0018      	movs	r0, r3
 8007d6c:	f001 f9bf 	bl	80090ee <USBD_CtlError>
          ret = USBD_FAIL;
 8007d70:	2317      	movs	r3, #23
 8007d72:	18fb      	adds	r3, r7, r3
 8007d74:	2202      	movs	r2, #2
 8007d76:	701a      	strb	r2, [r3, #0]
          break;
 8007d78:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8007d7a:	e00a      	b.n	8007d92 <USBD_CUSTOM_HID_Setup+0x20a>

    default:
      USBD_CtlError(pdev, req);
 8007d7c:	683a      	ldr	r2, [r7, #0]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	0011      	movs	r1, r2
 8007d82:	0018      	movs	r0, r3
 8007d84:	f001 f9b3 	bl	80090ee <USBD_CtlError>
      ret = USBD_FAIL;
 8007d88:	2317      	movs	r3, #23
 8007d8a:	18fb      	adds	r3, r7, r3
 8007d8c:	2202      	movs	r2, #2
 8007d8e:	701a      	strb	r2, [r3, #0]
      break;
 8007d90:	46c0      	nop			@ (mov r8, r8)
  }
  return ret;
 8007d92:	2317      	movs	r3, #23
 8007d94:	18fb      	adds	r3, r7, r3
 8007d96:	781b      	ldrb	r3, [r3, #0]
}
 8007d98:	0018      	movs	r0, r3
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	b008      	add	sp, #32
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	08009dc0 	.word	0x08009dc0
 8007da4:	200000c8 	.word	0x200000c8

08007da8 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2229      	movs	r2, #41	@ 0x29
 8007db4:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 8007db6:	4b02      	ldr	r3, [pc, #8]	@ (8007dc0 <USBD_CUSTOM_HID_GetFSCfgDesc+0x18>)
}
 8007db8:	0018      	movs	r0, r3
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	b002      	add	sp, #8
 8007dbe:	bd80      	pop	{r7, pc}
 8007dc0:	20000044 	.word	0x20000044

08007dc4 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b082      	sub	sp, #8
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2229      	movs	r2, #41	@ 0x29
 8007dd0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 8007dd2:	4b02      	ldr	r3, [pc, #8]	@ (8007ddc <USBD_CUSTOM_HID_GetHSCfgDesc+0x18>)
}
 8007dd4:	0018      	movs	r0, r3
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	b002      	add	sp, #8
 8007dda:	bd80      	pop	{r7, pc}
 8007ddc:	20000070 	.word	0x20000070

08007de0 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b082      	sub	sp, #8
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2229      	movs	r2, #41	@ 0x29
 8007dec:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 8007dee:	4b02      	ldr	r3, [pc, #8]	@ (8007df8 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x18>)
}
 8007df0:	0018      	movs	r0, r3
 8007df2:	46bd      	mov	sp, r7
 8007df4:	b002      	add	sp, #8
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	2000009c 	.word	0x2000009c

08007dfc <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	000a      	movs	r2, r1
 8007e06:	1cfb      	adds	r3, r7, #3
 8007e08:	701a      	strb	r2, [r3, #0]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 8007e0a:	687a      	ldr	r2, [r7, #4]
 8007e0c:	23ae      	movs	r3, #174	@ 0xae
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	58d3      	ldr	r3, [r2, r3]
 8007e12:	2200      	movs	r2, #0
 8007e14:	761a      	strb	r2, [r3, #24]

  return USBD_OK;
 8007e16:	2300      	movs	r3, #0
}
 8007e18:	0018      	movs	r0, r3
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	b002      	add	sp, #8
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	000a      	movs	r2, r1
 8007e2a:	1cfb      	adds	r3, r7, #3
 8007e2c:	701a      	strb	r2, [r3, #0]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	23ae      	movs	r3, #174	@ 0xae
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	58d3      	ldr	r3, [r2, r3]
 8007e36:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8007e38:	687a      	ldr	r2, [r7, #4]
 8007e3a:	23af      	movs	r3, #175	@ 0xaf
 8007e3c:	009b      	lsls	r3, r3, #2
 8007e3e:	58d3      	ldr	r3, [r2, r3]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	7810      	ldrb	r0, [r2, #0]
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	7852      	ldrb	r2, [r2, #1]
 8007e4a:	0011      	movs	r1, r2
 8007e4c:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	2308      	movs	r3, #8
 8007e54:	2101      	movs	r1, #1
 8007e56:	f001 fe88 	bl	8009b6a <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	0018      	movs	r0, r3
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	b004      	add	sp, #16
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	23ae      	movs	r3, #174	@ 0xae
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	58d3      	ldr	r3, [r2, r3]
 8007e74:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	695b      	ldr	r3, [r3, #20]
 8007e7a:	2b01      	cmp	r3, #1
 8007e7c:	d10d      	bne.n	8007e9a <USBD_CUSTOM_HID_EP0_RxReady+0x36>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	23af      	movs	r3, #175	@ 0xaf
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	58d3      	ldr	r3, [r2, r3]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	7810      	ldrb	r0, [r2, #0]
 8007e8c:	68fa      	ldr	r2, [r7, #12]
 8007e8e:	7852      	ldrb	r2, [r2, #1]
 8007e90:	0011      	movs	r1, r2
 8007e92:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2200      	movs	r2, #0
 8007e98:	615a      	str	r2, [r3, #20]
  }

  return USBD_OK;
 8007e9a:	2300      	movs	r3, #0
}
 8007e9c:	0018      	movs	r0, r3
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	b004      	add	sp, #16
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	220a      	movs	r2, #10
 8007eb0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 8007eb2:	4b02      	ldr	r3, [pc, #8]	@ (8007ebc <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x18>)
}
 8007eb4:	0018      	movs	r0, r3
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	b002      	add	sp, #8
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	200000d4 	.word	0x200000d4

08007ec0 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b084      	sub	sp, #16
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007eca:	200f      	movs	r0, #15
 8007ecc:	183b      	adds	r3, r7, r0
 8007ece:	2202      	movs	r2, #2
 8007ed0:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d007      	beq.n	8007ee8 <USBD_CUSTOM_HID_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 8007ed8:	687a      	ldr	r2, [r7, #4]
 8007eda:	23af      	movs	r3, #175	@ 0xaf
 8007edc:	009b      	lsls	r3, r3, #2
 8007ede:	6839      	ldr	r1, [r7, #0]
 8007ee0:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 8007ee2:	183b      	adds	r3, r7, r0
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8007ee8:	230f      	movs	r3, #15
 8007eea:	18fb      	adds	r3, r7, r3
 8007eec:	781b      	ldrb	r3, [r3, #0]
}
 8007eee:	0018      	movs	r0, r3
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	b004      	add	sp, #16
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b084      	sub	sp, #16
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	60f8      	str	r0, [r7, #12]
 8007efe:	60b9      	str	r1, [r7, #8]
 8007f00:	1dfb      	adds	r3, r7, #7
 8007f02:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d101      	bne.n	8007f0e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007f0a:	2302      	movs	r3, #2
 8007f0c:	e020      	b.n	8007f50 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007f0e:	68fa      	ldr	r2, [r7, #12]
 8007f10:	23ad      	movs	r3, #173	@ 0xad
 8007f12:	009b      	lsls	r3, r3, #2
 8007f14:	58d3      	ldr	r3, [r2, r3]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d004      	beq.n	8007f24 <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	23ad      	movs	r3, #173	@ 0xad
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	2100      	movs	r1, #0
 8007f22:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d004      	beq.n	8007f34 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007f2a:	68fa      	ldr	r2, [r7, #12]
 8007f2c:	23ac      	movs	r3, #172	@ 0xac
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	68b9      	ldr	r1, [r7, #8]
 8007f32:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f34:	68fa      	ldr	r2, [r7, #12]
 8007f36:	23a7      	movs	r3, #167	@ 0xa7
 8007f38:	009b      	lsls	r3, r3, #2
 8007f3a:	2101      	movs	r1, #1
 8007f3c:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	1dfa      	adds	r2, r7, #7
 8007f42:	7812      	ldrb	r2, [r2, #0]
 8007f44:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	0018      	movs	r0, r3
 8007f4a:	f001 fc47 	bl	80097dc <USBD_LL_Init>

  return USBD_OK;
 8007f4e:	2300      	movs	r3, #0
}
 8007f50:	0018      	movs	r0, r3
 8007f52:	46bd      	mov	sp, r7
 8007f54:	b004      	add	sp, #16
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007f62:	200f      	movs	r0, #15
 8007f64:	183b      	adds	r3, r7, r0
 8007f66:	2200      	movs	r2, #0
 8007f68:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d008      	beq.n	8007f82 <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	23ad      	movs	r3, #173	@ 0xad
 8007f74:	009b      	lsls	r3, r3, #2
 8007f76:	6839      	ldr	r1, [r7, #0]
 8007f78:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 8007f7a:	183b      	adds	r3, r7, r0
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	701a      	strb	r2, [r3, #0]
 8007f80:	e003      	b.n	8007f8a <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007f82:	230f      	movs	r3, #15
 8007f84:	18fb      	adds	r3, r7, r3
 8007f86:	2202      	movs	r2, #2
 8007f88:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8007f8a:	230f      	movs	r3, #15
 8007f8c:	18fb      	adds	r3, r7, r3
 8007f8e:	781b      	ldrb	r3, [r3, #0]
}
 8007f90:	0018      	movs	r0, r3
 8007f92:	46bd      	mov	sp, r7
 8007f94:	b004      	add	sp, #16
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b082      	sub	sp, #8
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	0018      	movs	r0, r3
 8007fa4:	f001 fc72 	bl	800988c <USBD_LL_Start>

  return USBD_OK;
 8007fa8:	2300      	movs	r3, #0
}
 8007faa:	0018      	movs	r0, r3
 8007fac:	46bd      	mov	sp, r7
 8007fae:	b002      	add	sp, #8
 8007fb0:	bd80      	pop	{r7, pc}

08007fb2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007fb2:	b580      	push	{r7, lr}
 8007fb4:	b082      	sub	sp, #8
 8007fb6:	af00      	add	r7, sp, #0
 8007fb8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007fba:	2300      	movs	r3, #0
}
 8007fbc:	0018      	movs	r0, r3
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	b002      	add	sp, #8
 8007fc2:	bd80      	pop	{r7, pc}

08007fc4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007fc4:	b590      	push	{r4, r7, lr}
 8007fc6:	b085      	sub	sp, #20
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	000a      	movs	r2, r1
 8007fce:	1cfb      	adds	r3, r7, #3
 8007fd0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007fd2:	240f      	movs	r4, #15
 8007fd4:	193b      	adds	r3, r7, r4
 8007fd6:	2202      	movs	r2, #2
 8007fd8:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	23ad      	movs	r3, #173	@ 0xad
 8007fde:	009b      	lsls	r3, r3, #2
 8007fe0:	58d3      	ldr	r3, [r2, r3]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d00e      	beq.n	8008004 <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	23ad      	movs	r3, #173	@ 0xad
 8007fea:	009b      	lsls	r3, r3, #2
 8007fec:	58d3      	ldr	r3, [r2, r3]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	1cfa      	adds	r2, r7, #3
 8007ff2:	7811      	ldrb	r1, [r2, #0]
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	0010      	movs	r0, r2
 8007ff8:	4798      	blx	r3
 8007ffa:	1e03      	subs	r3, r0, #0
 8007ffc:	d102      	bne.n	8008004 <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 8007ffe:	193b      	adds	r3, r7, r4
 8008000:	2200      	movs	r2, #0
 8008002:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 8008004:	230f      	movs	r3, #15
 8008006:	18fb      	adds	r3, r7, r3
 8008008:	781b      	ldrb	r3, [r3, #0]
}
 800800a:	0018      	movs	r0, r3
 800800c:	46bd      	mov	sp, r7
 800800e:	b005      	add	sp, #20
 8008010:	bd90      	pop	{r4, r7, pc}

08008012 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b082      	sub	sp, #8
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
 800801a:	000a      	movs	r2, r1
 800801c:	1cfb      	adds	r3, r7, #3
 800801e:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	23ad      	movs	r3, #173	@ 0xad
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	58d3      	ldr	r3, [r2, r3]
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	1cfa      	adds	r2, r7, #3
 800802c:	7811      	ldrb	r1, [r2, #0]
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	0010      	movs	r0, r2
 8008032:	4798      	blx	r3

  return USBD_OK;
 8008034:	2300      	movs	r3, #0
}
 8008036:	0018      	movs	r0, r3
 8008038:	46bd      	mov	sp, r7
 800803a:	b002      	add	sp, #8
 800803c:	bd80      	pop	{r7, pc}
	...

08008040 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b082      	sub	sp, #8
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
 8008048:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	22aa      	movs	r2, #170	@ 0xaa
 800804e:	0092      	lsls	r2, r2, #2
 8008050:	4694      	mov	ip, r2
 8008052:	4463      	add	r3, ip
 8008054:	683a      	ldr	r2, [r7, #0]
 8008056:	0011      	movs	r1, r2
 8008058:	0018      	movs	r0, r3
 800805a:	f001 f810 	bl	800907e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	23a5      	movs	r3, #165	@ 0xa5
 8008062:	009b      	lsls	r3, r3, #2
 8008064:	2101      	movs	r1, #1
 8008066:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	4a23      	ldr	r2, [pc, #140]	@ (80080f8 <USBD_LL_SetupStage+0xb8>)
 800806c:	5a9b      	ldrh	r3, [r3, r2]
 800806e:	0019      	movs	r1, r3
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	23a6      	movs	r3, #166	@ 0xa6
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	23aa      	movs	r3, #170	@ 0xaa
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	5cd3      	ldrb	r3, [r2, r3]
 8008080:	001a      	movs	r2, r3
 8008082:	231f      	movs	r3, #31
 8008084:	4013      	ands	r3, r2
 8008086:	2b02      	cmp	r3, #2
 8008088:	d019      	beq.n	80080be <USBD_LL_SetupStage+0x7e>
 800808a:	d822      	bhi.n	80080d2 <USBD_LL_SetupStage+0x92>
 800808c:	2b00      	cmp	r3, #0
 800808e:	d002      	beq.n	8008096 <USBD_LL_SetupStage+0x56>
 8008090:	2b01      	cmp	r3, #1
 8008092:	d00a      	beq.n	80080aa <USBD_LL_SetupStage+0x6a>
 8008094:	e01d      	b.n	80080d2 <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	22aa      	movs	r2, #170	@ 0xaa
 800809a:	0092      	lsls	r2, r2, #2
 800809c:	189a      	adds	r2, r3, r2
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	0011      	movs	r1, r2
 80080a2:	0018      	movs	r0, r3
 80080a4:	f000 fa10 	bl	80084c8 <USBD_StdDevReq>
      break;
 80080a8:	e020      	b.n	80080ec <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	22aa      	movs	r2, #170	@ 0xaa
 80080ae:	0092      	lsls	r2, r2, #2
 80080b0:	189a      	adds	r2, r3, r2
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	0011      	movs	r1, r2
 80080b6:	0018      	movs	r0, r3
 80080b8:	f000 fa78 	bl	80085ac <USBD_StdItfReq>
      break;
 80080bc:	e016      	b.n	80080ec <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	22aa      	movs	r2, #170	@ 0xaa
 80080c2:	0092      	lsls	r2, r2, #2
 80080c4:	189a      	adds	r2, r3, r2
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	0011      	movs	r1, r2
 80080ca:	0018      	movs	r0, r3
 80080cc:	f000 fac5 	bl	800865a <USBD_StdEPReq>
      break;
 80080d0:	e00c      	b.n	80080ec <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	23aa      	movs	r3, #170	@ 0xaa
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	5cd3      	ldrb	r3, [r2, r3]
 80080da:	227f      	movs	r2, #127	@ 0x7f
 80080dc:	4393      	bics	r3, r2
 80080de:	b2da      	uxtb	r2, r3
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	0011      	movs	r1, r2
 80080e4:	0018      	movs	r0, r3
 80080e6:	f001 fc58 	bl	800999a <USBD_LL_StallEP>
      break;
 80080ea:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 80080ec:	2300      	movs	r3, #0
}
 80080ee:	0018      	movs	r0, r3
 80080f0:	46bd      	mov	sp, r7
 80080f2:	b002      	add	sp, #8
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	46c0      	nop			@ (mov r8, r8)
 80080f8:	000002ae 	.word	0x000002ae

080080fc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b086      	sub	sp, #24
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	607a      	str	r2, [r7, #4]
 8008106:	200b      	movs	r0, #11
 8008108:	183b      	adds	r3, r7, r0
 800810a:	1c0a      	adds	r2, r1, #0
 800810c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800810e:	183b      	adds	r3, r7, r0
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d154      	bne.n	80081c0 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	3355      	adds	r3, #85	@ 0x55
 800811a:	33ff      	adds	r3, #255	@ 0xff
 800811c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800811e:	68fa      	ldr	r2, [r7, #12]
 8008120:	23a5      	movs	r3, #165	@ 0xa5
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	58d3      	ldr	r3, [r2, r3]
 8008126:	2b03      	cmp	r3, #3
 8008128:	d139      	bne.n	800819e <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	68da      	ldr	r2, [r3, #12]
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	429a      	cmp	r2, r3
 8008134:	d919      	bls.n	800816a <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	68da      	ldr	r2, [r3, #12]
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	691b      	ldr	r3, [r3, #16]
 800813e:	1ad2      	subs	r2, r2, r3
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	68da      	ldr	r2, [r3, #12]
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800814c:	429a      	cmp	r2, r3
 800814e:	d203      	bcs.n	8008158 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008154:	b29b      	uxth	r3, r3
 8008156:	e002      	b.n	800815e <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800815c:	b29b      	uxth	r3, r3
 800815e:	6879      	ldr	r1, [r7, #4]
 8008160:	68f8      	ldr	r0, [r7, #12]
 8008162:	001a      	movs	r2, r3
 8008164:	f001 f898 	bl	8009298 <USBD_CtlContinueRx>
 8008168:	e045      	b.n	80081f6 <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	23ad      	movs	r3, #173	@ 0xad
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	58d3      	ldr	r3, [r2, r3]
 8008172:	691b      	ldr	r3, [r3, #16]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d00d      	beq.n	8008194 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008178:	68fa      	ldr	r2, [r7, #12]
 800817a:	23a7      	movs	r3, #167	@ 0xa7
 800817c:	009b      	lsls	r3, r3, #2
 800817e:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008180:	2b03      	cmp	r3, #3
 8008182:	d107      	bne.n	8008194 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008184:	68fa      	ldr	r2, [r7, #12]
 8008186:	23ad      	movs	r3, #173	@ 0xad
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	58d3      	ldr	r3, [r2, r3]
 800818c:	691b      	ldr	r3, [r3, #16]
 800818e:	68fa      	ldr	r2, [r7, #12]
 8008190:	0010      	movs	r0, r2
 8008192:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	0018      	movs	r0, r3
 8008198:	f001 f891 	bl	80092be <USBD_CtlSendStatus>
 800819c:	e02b      	b.n	80081f6 <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800819e:	68fa      	ldr	r2, [r7, #12]
 80081a0:	23a5      	movs	r3, #165	@ 0xa5
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	58d3      	ldr	r3, [r2, r3]
 80081a6:	2b05      	cmp	r3, #5
 80081a8:	d125      	bne.n	80081f6 <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80081aa:	68fa      	ldr	r2, [r7, #12]
 80081ac:	23a5      	movs	r3, #165	@ 0xa5
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	2100      	movs	r1, #0
 80081b2:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2100      	movs	r1, #0
 80081b8:	0018      	movs	r0, r3
 80081ba:	f001 fbee 	bl	800999a <USBD_LL_StallEP>
 80081be:	e01a      	b.n	80081f6 <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80081c0:	68fa      	ldr	r2, [r7, #12]
 80081c2:	23ad      	movs	r3, #173	@ 0xad
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	58d3      	ldr	r3, [r2, r3]
 80081c8:	699b      	ldr	r3, [r3, #24]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d011      	beq.n	80081f2 <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80081ce:	68fa      	ldr	r2, [r7, #12]
 80081d0:	23a7      	movs	r3, #167	@ 0xa7
 80081d2:	009b      	lsls	r3, r3, #2
 80081d4:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 80081d6:	2b03      	cmp	r3, #3
 80081d8:	d10b      	bne.n	80081f2 <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80081da:	68fa      	ldr	r2, [r7, #12]
 80081dc:	23ad      	movs	r3, #173	@ 0xad
 80081de:	009b      	lsls	r3, r3, #2
 80081e0:	58d3      	ldr	r3, [r2, r3]
 80081e2:	699b      	ldr	r3, [r3, #24]
 80081e4:	220b      	movs	r2, #11
 80081e6:	18ba      	adds	r2, r7, r2
 80081e8:	7811      	ldrb	r1, [r2, #0]
 80081ea:	68fa      	ldr	r2, [r7, #12]
 80081ec:	0010      	movs	r0, r2
 80081ee:	4798      	blx	r3
 80081f0:	e001      	b.n	80081f6 <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80081f2:	2302      	movs	r3, #2
 80081f4:	e000      	b.n	80081f8 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 80081f6:	2300      	movs	r3, #0
}
 80081f8:	0018      	movs	r0, r3
 80081fa:	46bd      	mov	sp, r7
 80081fc:	b006      	add	sp, #24
 80081fe:	bd80      	pop	{r7, pc}

08008200 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b086      	sub	sp, #24
 8008204:	af00      	add	r7, sp, #0
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	607a      	str	r2, [r7, #4]
 800820a:	200b      	movs	r0, #11
 800820c:	183b      	adds	r3, r7, r0
 800820e:	1c0a      	adds	r2, r1, #0
 8008210:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008212:	183b      	adds	r3, r7, r0
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d000      	beq.n	800821c <USBD_LL_DataInStage+0x1c>
 800821a:	e08e      	b.n	800833a <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	3314      	adds	r3, #20
 8008220:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	23a5      	movs	r3, #165	@ 0xa5
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	58d3      	ldr	r3, [r2, r3]
 800822a:	2b02      	cmp	r3, #2
 800822c:	d164      	bne.n	80082f8 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	68da      	ldr	r2, [r3, #12]
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	429a      	cmp	r2, r3
 8008238:	d915      	bls.n	8008266 <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	68da      	ldr	r2, [r3, #12]
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	691b      	ldr	r3, [r3, #16]
 8008242:	1ad2      	subs	r2, r2, r3
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	b29a      	uxth	r2, r3
 800824e:	6879      	ldr	r1, [r7, #4]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	0018      	movs	r0, r3
 8008254:	f000 ffe9 	bl	800922a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	2300      	movs	r3, #0
 800825c:	2200      	movs	r2, #0
 800825e:	2100      	movs	r1, #0
 8008260:	f001 fc83 	bl	8009b6a <USBD_LL_PrepareReceive>
 8008264:	e059      	b.n	800831a <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	689a      	ldr	r2, [r3, #8]
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	0019      	movs	r1, r3
 8008270:	0010      	movs	r0, r2
 8008272:	f7f7 ffcf 	bl	8000214 <__aeabi_uidivmod>
 8008276:	1e0b      	subs	r3, r1, #0
 8008278:	d11f      	bne.n	80082ba <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	689a      	ldr	r2, [r3, #8]
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008282:	429a      	cmp	r2, r3
 8008284:	d319      	bcc.n	80082ba <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	689a      	ldr	r2, [r3, #8]
 800828a:	68f9      	ldr	r1, [r7, #12]
 800828c:	23a6      	movs	r3, #166	@ 0xa6
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 8008292:	429a      	cmp	r2, r3
 8008294:	d211      	bcs.n	80082ba <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	2200      	movs	r2, #0
 800829a:	2100      	movs	r1, #0
 800829c:	0018      	movs	r0, r3
 800829e:	f000 ffc4 	bl	800922a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80082a2:	68fa      	ldr	r2, [r7, #12]
 80082a4:	23a6      	movs	r3, #166	@ 0xa6
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	2100      	movs	r1, #0
 80082aa:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80082ac:	68f8      	ldr	r0, [r7, #12]
 80082ae:	2300      	movs	r3, #0
 80082b0:	2200      	movs	r2, #0
 80082b2:	2100      	movs	r1, #0
 80082b4:	f001 fc59 	bl	8009b6a <USBD_LL_PrepareReceive>
 80082b8:	e02f      	b.n	800831a <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80082ba:	68fa      	ldr	r2, [r7, #12]
 80082bc:	23ad      	movs	r3, #173	@ 0xad
 80082be:	009b      	lsls	r3, r3, #2
 80082c0:	58d3      	ldr	r3, [r2, r3]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d00d      	beq.n	80082e4 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80082c8:	68fa      	ldr	r2, [r7, #12]
 80082ca:	23a7      	movs	r3, #167	@ 0xa7
 80082cc:	009b      	lsls	r3, r3, #2
 80082ce:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80082d0:	2b03      	cmp	r3, #3
 80082d2:	d107      	bne.n	80082e4 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80082d4:	68fa      	ldr	r2, [r7, #12]
 80082d6:	23ad      	movs	r3, #173	@ 0xad
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	58d3      	ldr	r3, [r2, r3]
 80082dc:	68db      	ldr	r3, [r3, #12]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	0010      	movs	r0, r2
 80082e2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2180      	movs	r1, #128	@ 0x80
 80082e8:	0018      	movs	r0, r3
 80082ea:	f001 fb56 	bl	800999a <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	0018      	movs	r0, r3
 80082f2:	f000 fff8 	bl	80092e6 <USBD_CtlReceiveStatus>
 80082f6:	e010      	b.n	800831a <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	23a5      	movs	r3, #165	@ 0xa5
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	58d3      	ldr	r3, [r2, r3]
 8008300:	2b04      	cmp	r3, #4
 8008302:	d005      	beq.n	8008310 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008304:	68fa      	ldr	r2, [r7, #12]
 8008306:	23a5      	movs	r3, #165	@ 0xa5
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800830c:	2b00      	cmp	r3, #0
 800830e:	d104      	bne.n	800831a <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2180      	movs	r1, #128	@ 0x80
 8008314:	0018      	movs	r0, r3
 8008316:	f001 fb40 	bl	800999a <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	23a8      	movs	r3, #168	@ 0xa8
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	5cd3      	ldrb	r3, [r2, r3]
 8008322:	2b01      	cmp	r3, #1
 8008324:	d124      	bne.n	8008370 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	0018      	movs	r0, r3
 800832a:	f7ff fe42 	bl	8007fb2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800832e:	68fa      	ldr	r2, [r7, #12]
 8008330:	23a8      	movs	r3, #168	@ 0xa8
 8008332:	009b      	lsls	r3, r3, #2
 8008334:	2100      	movs	r1, #0
 8008336:	54d1      	strb	r1, [r2, r3]
 8008338:	e01a      	b.n	8008370 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800833a:	68fa      	ldr	r2, [r7, #12]
 800833c:	23ad      	movs	r3, #173	@ 0xad
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	58d3      	ldr	r3, [r2, r3]
 8008342:	695b      	ldr	r3, [r3, #20]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d011      	beq.n	800836c <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	23a7      	movs	r3, #167	@ 0xa7
 800834c:	009b      	lsls	r3, r3, #2
 800834e:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 8008350:	2b03      	cmp	r3, #3
 8008352:	d10b      	bne.n	800836c <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	23ad      	movs	r3, #173	@ 0xad
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	58d3      	ldr	r3, [r2, r3]
 800835c:	695b      	ldr	r3, [r3, #20]
 800835e:	220b      	movs	r2, #11
 8008360:	18ba      	adds	r2, r7, r2
 8008362:	7811      	ldrb	r1, [r2, #0]
 8008364:	68fa      	ldr	r2, [r7, #12]
 8008366:	0010      	movs	r0, r2
 8008368:	4798      	blx	r3
 800836a:	e001      	b.n	8008370 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800836c:	2302      	movs	r3, #2
 800836e:	e000      	b.n	8008372 <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 8008370:	2300      	movs	r3, #0
}
 8008372:	0018      	movs	r0, r3
 8008374:	46bd      	mov	sp, r7
 8008376:	b006      	add	sp, #24
 8008378:	bd80      	pop	{r7, pc}

0800837a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800837a:	b580      	push	{r7, lr}
 800837c:	b082      	sub	sp, #8
 800837e:	af00      	add	r7, sp, #0
 8008380:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	2340      	movs	r3, #64	@ 0x40
 8008386:	2200      	movs	r2, #0
 8008388:	2100      	movs	r1, #0
 800838a:	f001 faa4 	bl	80098d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	23ac      	movs	r3, #172	@ 0xac
 8008392:	005b      	lsls	r3, r3, #1
 8008394:	2101      	movs	r1, #1
 8008396:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	23b2      	movs	r3, #178	@ 0xb2
 800839c:	005b      	lsls	r3, r3, #1
 800839e:	2140      	movs	r1, #64	@ 0x40
 80083a0:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	2340      	movs	r3, #64	@ 0x40
 80083a6:	2200      	movs	r2, #0
 80083a8:	2180      	movs	r1, #128	@ 0x80
 80083aa:	f001 fa94 	bl	80098d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2201      	movs	r2, #1
 80083b2:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2240      	movs	r2, #64	@ 0x40
 80083b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	23a7      	movs	r3, #167	@ 0xa7
 80083be:	009b      	lsls	r3, r3, #2
 80083c0:	2101      	movs	r1, #1
 80083c2:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	23a5      	movs	r3, #165	@ 0xa5
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	2100      	movs	r1, #0
 80083cc:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	23a9      	movs	r3, #169	@ 0xa9
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	2100      	movs	r1, #0
 80083dc:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	23ae      	movs	r3, #174	@ 0xae
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	58d3      	ldr	r3, [r2, r3]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00a      	beq.n	8008400 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	23ad      	movs	r3, #173	@ 0xad
 80083ee:	009b      	lsls	r3, r3, #2
 80083f0:	58d3      	ldr	r3, [r2, r3]
 80083f2:	685a      	ldr	r2, [r3, #4]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	b2d9      	uxtb	r1, r3
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	0018      	movs	r0, r3
 80083fe:	4790      	blx	r2
  }

  return USBD_OK;
 8008400:	2300      	movs	r3, #0
}
 8008402:	0018      	movs	r0, r3
 8008404:	46bd      	mov	sp, r7
 8008406:	b002      	add	sp, #8
 8008408:	bd80      	pop	{r7, pc}

0800840a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800840a:	b580      	push	{r7, lr}
 800840c:	b082      	sub	sp, #8
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
 8008412:	000a      	movs	r2, r1
 8008414:	1cfb      	adds	r3, r7, #3
 8008416:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	1cfa      	adds	r2, r7, #3
 800841c:	7812      	ldrb	r2, [r2, #0]
 800841e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008420:	2300      	movs	r3, #0
}
 8008422:	0018      	movs	r0, r3
 8008424:	46bd      	mov	sp, r7
 8008426:	b002      	add	sp, #8
 8008428:	bd80      	pop	{r7, pc}
	...

0800842c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b082      	sub	sp, #8
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008434:	687a      	ldr	r2, [r7, #4]
 8008436:	23a7      	movs	r3, #167	@ 0xa7
 8008438:	009b      	lsls	r3, r3, #2
 800843a:	5cd1      	ldrb	r1, [r2, r3]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	4a06      	ldr	r2, [pc, #24]	@ (8008458 <USBD_LL_Suspend+0x2c>)
 8008440:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	23a7      	movs	r3, #167	@ 0xa7
 8008446:	009b      	lsls	r3, r3, #2
 8008448:	2104      	movs	r1, #4
 800844a:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	0018      	movs	r0, r3
 8008450:	46bd      	mov	sp, r7
 8008452:	b002      	add	sp, #8
 8008454:	bd80      	pop	{r7, pc}
 8008456:	46c0      	nop			@ (mov r8, r8)
 8008458:	0000029d 	.word	0x0000029d

0800845c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b082      	sub	sp, #8
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	23a7      	movs	r3, #167	@ 0xa7
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	5cd3      	ldrb	r3, [r2, r3]
 800846c:	2b04      	cmp	r3, #4
 800846e:	d106      	bne.n	800847e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	4a05      	ldr	r2, [pc, #20]	@ (8008488 <USBD_LL_Resume+0x2c>)
 8008474:	5c99      	ldrb	r1, [r3, r2]
 8008476:	687a      	ldr	r2, [r7, #4]
 8008478:	23a7      	movs	r3, #167	@ 0xa7
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800847e:	2300      	movs	r3, #0
}
 8008480:	0018      	movs	r0, r3
 8008482:	46bd      	mov	sp, r7
 8008484:	b002      	add	sp, #8
 8008486:	bd80      	pop	{r7, pc}
 8008488:	0000029d 	.word	0x0000029d

0800848c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b082      	sub	sp, #8
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	23a7      	movs	r3, #167	@ 0xa7
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	5cd3      	ldrb	r3, [r2, r3]
 800849c:	2b03      	cmp	r3, #3
 800849e:	d10e      	bne.n	80084be <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	23ad      	movs	r3, #173	@ 0xad
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	58d3      	ldr	r3, [r2, r3]
 80084a8:	69db      	ldr	r3, [r3, #28]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d007      	beq.n	80084be <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	23ad      	movs	r3, #173	@ 0xad
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	58d3      	ldr	r3, [r2, r3]
 80084b6:	69db      	ldr	r3, [r3, #28]
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	0010      	movs	r0, r2
 80084bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80084be:	2300      	movs	r3, #0
}
 80084c0:	0018      	movs	r0, r3
 80084c2:	46bd      	mov	sp, r7
 80084c4:	b002      	add	sp, #8
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
 80084d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80084d2:	230f      	movs	r3, #15
 80084d4:	18fb      	adds	r3, r7, r3
 80084d6:	2200      	movs	r2, #0
 80084d8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	001a      	movs	r2, r3
 80084e0:	2360      	movs	r3, #96	@ 0x60
 80084e2:	4013      	ands	r3, r2
 80084e4:	2b40      	cmp	r3, #64	@ 0x40
 80084e6:	d004      	beq.n	80084f2 <USBD_StdDevReq+0x2a>
 80084e8:	d84f      	bhi.n	800858a <USBD_StdDevReq+0xc2>
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00b      	beq.n	8008506 <USBD_StdDevReq+0x3e>
 80084ee:	2b20      	cmp	r3, #32
 80084f0:	d14b      	bne.n	800858a <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	23ad      	movs	r3, #173	@ 0xad
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	58d3      	ldr	r3, [r2, r3]
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	6839      	ldr	r1, [r7, #0]
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	0010      	movs	r0, r2
 8008502:	4798      	blx	r3
      break;
 8008504:	e048      	b.n	8008598 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	785b      	ldrb	r3, [r3, #1]
 800850a:	2b09      	cmp	r3, #9
 800850c:	d835      	bhi.n	800857a <USBD_StdDevReq+0xb2>
 800850e:	009a      	lsls	r2, r3, #2
 8008510:	4b25      	ldr	r3, [pc, #148]	@ (80085a8 <USBD_StdDevReq+0xe0>)
 8008512:	18d3      	adds	r3, r2, r3
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008518:	683a      	ldr	r2, [r7, #0]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	0011      	movs	r1, r2
 800851e:	0018      	movs	r0, r3
 8008520:	f000 fa52 	bl	80089c8 <USBD_GetDescriptor>
          break;
 8008524:	e030      	b.n	8008588 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008526:	683a      	ldr	r2, [r7, #0]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	0011      	movs	r1, r2
 800852c:	0018      	movs	r0, r3
 800852e:	f000 fbfd 	bl	8008d2c <USBD_SetAddress>
          break;
 8008532:	e029      	b.n	8008588 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008534:	683a      	ldr	r2, [r7, #0]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	0011      	movs	r1, r2
 800853a:	0018      	movs	r0, r3
 800853c:	f000 fc4a 	bl	8008dd4 <USBD_SetConfig>
          break;
 8008540:	e022      	b.n	8008588 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008542:	683a      	ldr	r2, [r7, #0]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	0011      	movs	r1, r2
 8008548:	0018      	movs	r0, r3
 800854a:	f000 fce7 	bl	8008f1c <USBD_GetConfig>
          break;
 800854e:	e01b      	b.n	8008588 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008550:	683a      	ldr	r2, [r7, #0]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	0011      	movs	r1, r2
 8008556:	0018      	movs	r0, r3
 8008558:	f000 fd1b 	bl	8008f92 <USBD_GetStatus>
          break;
 800855c:	e014      	b.n	8008588 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800855e:	683a      	ldr	r2, [r7, #0]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	0011      	movs	r1, r2
 8008564:	0018      	movs	r0, r3
 8008566:	f000 fd4e 	bl	8009006 <USBD_SetFeature>
          break;
 800856a:	e00d      	b.n	8008588 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800856c:	683a      	ldr	r2, [r7, #0]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	0011      	movs	r1, r2
 8008572:	0018      	movs	r0, r3
 8008574:	f000 fd5d 	bl	8009032 <USBD_ClrFeature>
          break;
 8008578:	e006      	b.n	8008588 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800857a:	683a      	ldr	r2, [r7, #0]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	0011      	movs	r1, r2
 8008580:	0018      	movs	r0, r3
 8008582:	f000 fdb4 	bl	80090ee <USBD_CtlError>
          break;
 8008586:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8008588:	e006      	b.n	8008598 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800858a:	683a      	ldr	r2, [r7, #0]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	0011      	movs	r1, r2
 8008590:	0018      	movs	r0, r3
 8008592:	f000 fdac 	bl	80090ee <USBD_CtlError>
      break;
 8008596:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8008598:	230f      	movs	r3, #15
 800859a:	18fb      	adds	r3, r7, r3
 800859c:	781b      	ldrb	r3, [r3, #0]
}
 800859e:	0018      	movs	r0, r3
 80085a0:	46bd      	mov	sp, r7
 80085a2:	b004      	add	sp, #16
 80085a4:	bd80      	pop	{r7, pc}
 80085a6:	46c0      	nop			@ (mov r8, r8)
 80085a8:	08009df0 	.word	0x08009df0

080085ac <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80085ac:	b5b0      	push	{r4, r5, r7, lr}
 80085ae:	b084      	sub	sp, #16
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80085b6:	230f      	movs	r3, #15
 80085b8:	18fb      	adds	r3, r7, r3
 80085ba:	2200      	movs	r2, #0
 80085bc:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	001a      	movs	r2, r3
 80085c4:	2360      	movs	r3, #96	@ 0x60
 80085c6:	4013      	ands	r3, r2
 80085c8:	2b40      	cmp	r3, #64	@ 0x40
 80085ca:	d004      	beq.n	80085d6 <USBD_StdItfReq+0x2a>
 80085cc:	d839      	bhi.n	8008642 <USBD_StdItfReq+0x96>
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d001      	beq.n	80085d6 <USBD_StdItfReq+0x2a>
 80085d2:	2b20      	cmp	r3, #32
 80085d4:	d135      	bne.n	8008642 <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	23a7      	movs	r3, #167	@ 0xa7
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	5cd3      	ldrb	r3, [r2, r3]
 80085de:	3b01      	subs	r3, #1
 80085e0:	2b02      	cmp	r3, #2
 80085e2:	d825      	bhi.n	8008630 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	889b      	ldrh	r3, [r3, #4]
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	d819      	bhi.n	8008622 <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	23ad      	movs	r3, #173	@ 0xad
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	58d3      	ldr	r3, [r2, r3]
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	250f      	movs	r5, #15
 80085fa:	197c      	adds	r4, r7, r5
 80085fc:	6839      	ldr	r1, [r7, #0]
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	0010      	movs	r0, r2
 8008602:	4798      	blx	r3
 8008604:	0003      	movs	r3, r0
 8008606:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	88db      	ldrh	r3, [r3, #6]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d116      	bne.n	800863e <USBD_StdItfReq+0x92>
 8008610:	197b      	adds	r3, r7, r5
 8008612:	781b      	ldrb	r3, [r3, #0]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d112      	bne.n	800863e <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	0018      	movs	r0, r3
 800861c:	f000 fe4f 	bl	80092be <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008620:	e00d      	b.n	800863e <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 8008622:	683a      	ldr	r2, [r7, #0]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	0011      	movs	r1, r2
 8008628:	0018      	movs	r0, r3
 800862a:	f000 fd60 	bl	80090ee <USBD_CtlError>
          break;
 800862e:	e006      	b.n	800863e <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 8008630:	683a      	ldr	r2, [r7, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	0011      	movs	r1, r2
 8008636:	0018      	movs	r0, r3
 8008638:	f000 fd59 	bl	80090ee <USBD_CtlError>
          break;
 800863c:	e000      	b.n	8008640 <USBD_StdItfReq+0x94>
          break;
 800863e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8008640:	e006      	b.n	8008650 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 8008642:	683a      	ldr	r2, [r7, #0]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	0011      	movs	r1, r2
 8008648:	0018      	movs	r0, r3
 800864a:	f000 fd50 	bl	80090ee <USBD_CtlError>
      break;
 800864e:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 8008650:	2300      	movs	r3, #0
}
 8008652:	0018      	movs	r0, r3
 8008654:	46bd      	mov	sp, r7
 8008656:	b004      	add	sp, #16
 8008658:	bdb0      	pop	{r4, r5, r7, pc}

0800865a <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800865a:	b5b0      	push	{r4, r5, r7, lr}
 800865c:	b084      	sub	sp, #16
 800865e:	af00      	add	r7, sp, #0
 8008660:	6078      	str	r0, [r7, #4]
 8008662:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008664:	230f      	movs	r3, #15
 8008666:	18fb      	adds	r3, r7, r3
 8008668:	2200      	movs	r2, #0
 800866a:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	889a      	ldrh	r2, [r3, #4]
 8008670:	230e      	movs	r3, #14
 8008672:	18fb      	adds	r3, r7, r3
 8008674:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	781b      	ldrb	r3, [r3, #0]
 800867a:	001a      	movs	r2, r3
 800867c:	2360      	movs	r3, #96	@ 0x60
 800867e:	4013      	ands	r3, r2
 8008680:	2b40      	cmp	r3, #64	@ 0x40
 8008682:	d006      	beq.n	8008692 <USBD_StdEPReq+0x38>
 8008684:	d900      	bls.n	8008688 <USBD_StdEPReq+0x2e>
 8008686:	e190      	b.n	80089aa <USBD_StdEPReq+0x350>
 8008688:	2b00      	cmp	r3, #0
 800868a:	d00c      	beq.n	80086a6 <USBD_StdEPReq+0x4c>
 800868c:	2b20      	cmp	r3, #32
 800868e:	d000      	beq.n	8008692 <USBD_StdEPReq+0x38>
 8008690:	e18b      	b.n	80089aa <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	23ad      	movs	r3, #173	@ 0xad
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	58d3      	ldr	r3, [r2, r3]
 800869a:	689b      	ldr	r3, [r3, #8]
 800869c:	6839      	ldr	r1, [r7, #0]
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	0010      	movs	r0, r2
 80086a2:	4798      	blx	r3
      break;
 80086a4:	e188      	b.n	80089b8 <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	001a      	movs	r2, r3
 80086ac:	2360      	movs	r3, #96	@ 0x60
 80086ae:	4013      	ands	r3, r2
 80086b0:	2b20      	cmp	r3, #32
 80086b2:	d10f      	bne.n	80086d4 <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	23ad      	movs	r3, #173	@ 0xad
 80086b8:	009b      	lsls	r3, r3, #2
 80086ba:	58d3      	ldr	r3, [r2, r3]
 80086bc:	689b      	ldr	r3, [r3, #8]
 80086be:	250f      	movs	r5, #15
 80086c0:	197c      	adds	r4, r7, r5
 80086c2:	6839      	ldr	r1, [r7, #0]
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	0010      	movs	r0, r2
 80086c8:	4798      	blx	r3
 80086ca:	0003      	movs	r3, r0
 80086cc:	7023      	strb	r3, [r4, #0]

        return ret;
 80086ce:	197b      	adds	r3, r7, r5
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	e174      	b.n	80089be <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	785b      	ldrb	r3, [r3, #1]
 80086d8:	2b03      	cmp	r3, #3
 80086da:	d007      	beq.n	80086ec <USBD_StdEPReq+0x92>
 80086dc:	dd00      	ble.n	80086e0 <USBD_StdEPReq+0x86>
 80086de:	e15c      	b.n	800899a <USBD_StdEPReq+0x340>
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d100      	bne.n	80086e6 <USBD_StdEPReq+0x8c>
 80086e4:	e092      	b.n	800880c <USBD_StdEPReq+0x1b2>
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d04b      	beq.n	8008782 <USBD_StdEPReq+0x128>
 80086ea:	e156      	b.n	800899a <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80086ec:	687a      	ldr	r2, [r7, #4]
 80086ee:	23a7      	movs	r3, #167	@ 0xa7
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	5cd3      	ldrb	r3, [r2, r3]
 80086f4:	2b02      	cmp	r3, #2
 80086f6:	d002      	beq.n	80086fe <USBD_StdEPReq+0xa4>
 80086f8:	2b03      	cmp	r3, #3
 80086fa:	d01d      	beq.n	8008738 <USBD_StdEPReq+0xde>
 80086fc:	e039      	b.n	8008772 <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80086fe:	220e      	movs	r2, #14
 8008700:	18bb      	adds	r3, r7, r2
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d010      	beq.n	800872a <USBD_StdEPReq+0xd0>
 8008708:	18bb      	adds	r3, r7, r2
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	2b80      	cmp	r3, #128	@ 0x80
 800870e:	d00c      	beq.n	800872a <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008710:	18bb      	adds	r3, r7, r2
 8008712:	781a      	ldrb	r2, [r3, #0]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	0011      	movs	r1, r2
 8008718:	0018      	movs	r0, r3
 800871a:	f001 f93e 	bl	800999a <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2180      	movs	r1, #128	@ 0x80
 8008722:	0018      	movs	r0, r3
 8008724:	f001 f939 	bl	800999a <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008728:	e02a      	b.n	8008780 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800872a:	683a      	ldr	r2, [r7, #0]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	0011      	movs	r1, r2
 8008730:	0018      	movs	r0, r3
 8008732:	f000 fcdc 	bl	80090ee <USBD_CtlError>
              break;
 8008736:	e023      	b.n	8008780 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	885b      	ldrh	r3, [r3, #2]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d113      	bne.n	8008768 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 8008740:	220e      	movs	r2, #14
 8008742:	18bb      	adds	r3, r7, r2
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00e      	beq.n	8008768 <USBD_StdEPReq+0x10e>
 800874a:	18bb      	adds	r3, r7, r2
 800874c:	781b      	ldrb	r3, [r3, #0]
 800874e:	2b80      	cmp	r3, #128	@ 0x80
 8008750:	d00a      	beq.n	8008768 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	88db      	ldrh	r3, [r3, #6]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d106      	bne.n	8008768 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800875a:	18bb      	adds	r3, r7, r2
 800875c:	781a      	ldrb	r2, [r3, #0]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	0011      	movs	r1, r2
 8008762:	0018      	movs	r0, r3
 8008764:	f001 f919 	bl	800999a <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	0018      	movs	r0, r3
 800876c:	f000 fda7 	bl	80092be <USBD_CtlSendStatus>

              break;
 8008770:	e006      	b.n	8008780 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 8008772:	683a      	ldr	r2, [r7, #0]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	0011      	movs	r1, r2
 8008778:	0018      	movs	r0, r3
 800877a:	f000 fcb8 	bl	80090ee <USBD_CtlError>
              break;
 800877e:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 8008780:	e112      	b.n	80089a8 <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008782:	687a      	ldr	r2, [r7, #4]
 8008784:	23a7      	movs	r3, #167	@ 0xa7
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	5cd3      	ldrb	r3, [r2, r3]
 800878a:	2b02      	cmp	r3, #2
 800878c:	d002      	beq.n	8008794 <USBD_StdEPReq+0x13a>
 800878e:	2b03      	cmp	r3, #3
 8008790:	d01d      	beq.n	80087ce <USBD_StdEPReq+0x174>
 8008792:	e032      	b.n	80087fa <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008794:	220e      	movs	r2, #14
 8008796:	18bb      	adds	r3, r7, r2
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d010      	beq.n	80087c0 <USBD_StdEPReq+0x166>
 800879e:	18bb      	adds	r3, r7, r2
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	2b80      	cmp	r3, #128	@ 0x80
 80087a4:	d00c      	beq.n	80087c0 <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80087a6:	18bb      	adds	r3, r7, r2
 80087a8:	781a      	ldrb	r2, [r3, #0]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	0011      	movs	r1, r2
 80087ae:	0018      	movs	r0, r3
 80087b0:	f001 f8f3 	bl	800999a <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2180      	movs	r1, #128	@ 0x80
 80087b8:	0018      	movs	r0, r3
 80087ba:	f001 f8ee 	bl	800999a <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80087be:	e024      	b.n	800880a <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 80087c0:	683a      	ldr	r2, [r7, #0]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	0011      	movs	r1, r2
 80087c6:	0018      	movs	r0, r3
 80087c8:	f000 fc91 	bl	80090ee <USBD_CtlError>
              break;
 80087cc:	e01d      	b.n	800880a <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	885b      	ldrh	r3, [r3, #2]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d118      	bne.n	8008808 <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80087d6:	210e      	movs	r1, #14
 80087d8:	187b      	adds	r3, r7, r1
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	227f      	movs	r2, #127	@ 0x7f
 80087de:	4013      	ands	r3, r2
 80087e0:	d006      	beq.n	80087f0 <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80087e2:	187b      	adds	r3, r7, r1
 80087e4:	781a      	ldrb	r2, [r3, #0]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	0011      	movs	r1, r2
 80087ea:	0018      	movs	r0, r3
 80087ec:	f001 f900 	bl	80099f0 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	0018      	movs	r0, r3
 80087f4:	f000 fd63 	bl	80092be <USBD_CtlSendStatus>
              }
              break;
 80087f8:	e006      	b.n	8008808 <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 80087fa:	683a      	ldr	r2, [r7, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	0011      	movs	r1, r2
 8008800:	0018      	movs	r0, r3
 8008802:	f000 fc74 	bl	80090ee <USBD_CtlError>
              break;
 8008806:	e000      	b.n	800880a <USBD_StdEPReq+0x1b0>
              break;
 8008808:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800880a:	e0cd      	b.n	80089a8 <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	23a7      	movs	r3, #167	@ 0xa7
 8008810:	009b      	lsls	r3, r3, #2
 8008812:	5cd3      	ldrb	r3, [r2, r3]
 8008814:	2b02      	cmp	r3, #2
 8008816:	d002      	beq.n	800881e <USBD_StdEPReq+0x1c4>
 8008818:	2b03      	cmp	r3, #3
 800881a:	d03c      	beq.n	8008896 <USBD_StdEPReq+0x23c>
 800881c:	e0b5      	b.n	800898a <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800881e:	220e      	movs	r2, #14
 8008820:	18bb      	adds	r3, r7, r2
 8008822:	781b      	ldrb	r3, [r3, #0]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d00a      	beq.n	800883e <USBD_StdEPReq+0x1e4>
 8008828:	18bb      	adds	r3, r7, r2
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	2b80      	cmp	r3, #128	@ 0x80
 800882e:	d006      	beq.n	800883e <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 8008830:	683a      	ldr	r2, [r7, #0]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	0011      	movs	r1, r2
 8008836:	0018      	movs	r0, r3
 8008838:	f000 fc59 	bl	80090ee <USBD_CtlError>
                break;
 800883c:	e0ac      	b.n	8008998 <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800883e:	220e      	movs	r2, #14
 8008840:	18bb      	adds	r3, r7, r2
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	b25b      	sxtb	r3, r3
 8008846:	2b00      	cmp	r3, #0
 8008848:	da0c      	bge.n	8008864 <USBD_StdEPReq+0x20a>
 800884a:	18bb      	adds	r3, r7, r2
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	227f      	movs	r2, #127	@ 0x7f
 8008850:	401a      	ands	r2, r3
 8008852:	0013      	movs	r3, r2
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	189b      	adds	r3, r3, r2
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	3310      	adds	r3, #16
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	18d3      	adds	r3, r2, r3
 8008860:	3304      	adds	r3, #4
 8008862:	e00d      	b.n	8008880 <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008864:	230e      	movs	r3, #14
 8008866:	18fb      	adds	r3, r7, r3
 8008868:	781b      	ldrb	r3, [r3, #0]
 800886a:	227f      	movs	r2, #127	@ 0x7f
 800886c:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800886e:	0013      	movs	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	189b      	adds	r3, r3, r2
 8008874:	009b      	lsls	r3, r3, #2
 8008876:	3351      	adds	r3, #81	@ 0x51
 8008878:	33ff      	adds	r3, #255	@ 0xff
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	18d3      	adds	r3, r2, r3
 800887e:	3304      	adds	r3, #4
 8008880:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	2200      	movs	r2, #0
 8008886:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008888:	68b9      	ldr	r1, [r7, #8]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2202      	movs	r2, #2
 800888e:	0018      	movs	r0, r3
 8008890:	f000 fcab 	bl	80091ea <USBD_CtlSendData>
              break;
 8008894:	e080      	b.n	8008998 <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008896:	220e      	movs	r2, #14
 8008898:	18bb      	adds	r3, r7, r2
 800889a:	781b      	ldrb	r3, [r3, #0]
 800889c:	b25b      	sxtb	r3, r3
 800889e:	2b00      	cmp	r3, #0
 80088a0:	da14      	bge.n	80088cc <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80088a2:	18bb      	adds	r3, r7, r2
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	220f      	movs	r2, #15
 80088a8:	401a      	ands	r2, r3
 80088aa:	6879      	ldr	r1, [r7, #4]
 80088ac:	0013      	movs	r3, r2
 80088ae:	009b      	lsls	r3, r3, #2
 80088b0:	189b      	adds	r3, r3, r2
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	18cb      	adds	r3, r1, r3
 80088b6:	3318      	adds	r3, #24
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d11e      	bne.n	80088fc <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 80088be:	683a      	ldr	r2, [r7, #0]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	0011      	movs	r1, r2
 80088c4:	0018      	movs	r0, r3
 80088c6:	f000 fc12 	bl	80090ee <USBD_CtlError>
                  break;
 80088ca:	e065      	b.n	8008998 <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80088cc:	230e      	movs	r3, #14
 80088ce:	18fb      	adds	r3, r7, r3
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	220f      	movs	r2, #15
 80088d4:	401a      	ands	r2, r3
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	23ac      	movs	r3, #172	@ 0xac
 80088da:	0059      	lsls	r1, r3, #1
 80088dc:	0013      	movs	r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	189b      	adds	r3, r3, r2
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	18c3      	adds	r3, r0, r3
 80088e6:	185b      	adds	r3, r3, r1
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d106      	bne.n	80088fc <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 80088ee:	683a      	ldr	r2, [r7, #0]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	0011      	movs	r1, r2
 80088f4:	0018      	movs	r0, r3
 80088f6:	f000 fbfa 	bl	80090ee <USBD_CtlError>
                  break;
 80088fa:	e04d      	b.n	8008998 <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088fc:	220e      	movs	r2, #14
 80088fe:	18bb      	adds	r3, r7, r2
 8008900:	781b      	ldrb	r3, [r3, #0]
 8008902:	b25b      	sxtb	r3, r3
 8008904:	2b00      	cmp	r3, #0
 8008906:	da0c      	bge.n	8008922 <USBD_StdEPReq+0x2c8>
 8008908:	18bb      	adds	r3, r7, r2
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	227f      	movs	r2, #127	@ 0x7f
 800890e:	401a      	ands	r2, r3
 8008910:	0013      	movs	r3, r2
 8008912:	009b      	lsls	r3, r3, #2
 8008914:	189b      	adds	r3, r3, r2
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	3310      	adds	r3, #16
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	18d3      	adds	r3, r2, r3
 800891e:	3304      	adds	r3, #4
 8008920:	e00d      	b.n	800893e <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008922:	230e      	movs	r3, #14
 8008924:	18fb      	adds	r3, r7, r3
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	227f      	movs	r2, #127	@ 0x7f
 800892a:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800892c:	0013      	movs	r3, r2
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	189b      	adds	r3, r3, r2
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	3351      	adds	r3, #81	@ 0x51
 8008936:	33ff      	adds	r3, #255	@ 0xff
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	18d3      	adds	r3, r2, r3
 800893c:	3304      	adds	r3, #4
 800893e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008940:	220e      	movs	r2, #14
 8008942:	18bb      	adds	r3, r7, r2
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d003      	beq.n	8008952 <USBD_StdEPReq+0x2f8>
 800894a:	18bb      	adds	r3, r7, r2
 800894c:	781b      	ldrb	r3, [r3, #0]
 800894e:	2b80      	cmp	r3, #128	@ 0x80
 8008950:	d103      	bne.n	800895a <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	2200      	movs	r2, #0
 8008956:	601a      	str	r2, [r3, #0]
 8008958:	e010      	b.n	800897c <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800895a:	230e      	movs	r3, #14
 800895c:	18fb      	adds	r3, r7, r3
 800895e:	781a      	ldrb	r2, [r3, #0]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	0011      	movs	r1, r2
 8008964:	0018      	movs	r0, r3
 8008966:	f001 f86e 	bl	8009a46 <USBD_LL_IsStallEP>
 800896a:	1e03      	subs	r3, r0, #0
 800896c:	d003      	beq.n	8008976 <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	2201      	movs	r2, #1
 8008972:	601a      	str	r2, [r3, #0]
 8008974:	e002      	b.n	800897c <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	2200      	movs	r2, #0
 800897a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800897c:	68b9      	ldr	r1, [r7, #8]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2202      	movs	r2, #2
 8008982:	0018      	movs	r0, r3
 8008984:	f000 fc31 	bl	80091ea <USBD_CtlSendData>
              break;
 8008988:	e006      	b.n	8008998 <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 800898a:	683a      	ldr	r2, [r7, #0]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	0011      	movs	r1, r2
 8008990:	0018      	movs	r0, r3
 8008992:	f000 fbac 	bl	80090ee <USBD_CtlError>
              break;
 8008996:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 8008998:	e006      	b.n	80089a8 <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	0011      	movs	r1, r2
 80089a0:	0018      	movs	r0, r3
 80089a2:	f000 fba4 	bl	80090ee <USBD_CtlError>
          break;
 80089a6:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 80089a8:	e006      	b.n	80089b8 <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 80089aa:	683a      	ldr	r2, [r7, #0]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	0011      	movs	r1, r2
 80089b0:	0018      	movs	r0, r3
 80089b2:	f000 fb9c 	bl	80090ee <USBD_CtlError>
      break;
 80089b6:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 80089b8:	230f      	movs	r3, #15
 80089ba:	18fb      	adds	r3, r7, r3
 80089bc:	781b      	ldrb	r3, [r3, #0]
}
 80089be:	0018      	movs	r0, r3
 80089c0:	46bd      	mov	sp, r7
 80089c2:	b004      	add	sp, #16
 80089c4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080089c8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b084      	sub	sp, #16
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80089d2:	2308      	movs	r3, #8
 80089d4:	18fb      	adds	r3, r7, r3
 80089d6:	2200      	movs	r2, #0
 80089d8:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 80089da:	2300      	movs	r3, #0
 80089dc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80089de:	230b      	movs	r3, #11
 80089e0:	18fb      	adds	r3, r7, r3
 80089e2:	2200      	movs	r2, #0
 80089e4:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	885b      	ldrh	r3, [r3, #2]
 80089ea:	0a1b      	lsrs	r3, r3, #8
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	2b07      	cmp	r3, #7
 80089f0:	d900      	bls.n	80089f4 <USBD_GetDescriptor+0x2c>
 80089f2:	e159      	b.n	8008ca8 <USBD_GetDescriptor+0x2e0>
 80089f4:	009a      	lsls	r2, r3, #2
 80089f6:	4bcb      	ldr	r3, [pc, #812]	@ (8008d24 <USBD_GetDescriptor+0x35c>)
 80089f8:	18d3      	adds	r3, r2, r3
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	23ac      	movs	r3, #172	@ 0xac
 8008a02:	009b      	lsls	r3, r3, #2
 8008a04:	58d3      	ldr	r3, [r2, r3]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	687a      	ldr	r2, [r7, #4]
 8008a0a:	7c12      	ldrb	r2, [r2, #16]
 8008a0c:	2108      	movs	r1, #8
 8008a0e:	1879      	adds	r1, r7, r1
 8008a10:	0010      	movs	r0, r2
 8008a12:	4798      	blx	r3
 8008a14:	0003      	movs	r3, r0
 8008a16:	60fb      	str	r3, [r7, #12]
      break;
 8008a18:	e153      	b.n	8008cc2 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	7c1b      	ldrb	r3, [r3, #16]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d10f      	bne.n	8008a42 <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008a22:	687a      	ldr	r2, [r7, #4]
 8008a24:	23ad      	movs	r3, #173	@ 0xad
 8008a26:	009b      	lsls	r3, r3, #2
 8008a28:	58d3      	ldr	r3, [r2, r3]
 8008a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a2c:	2208      	movs	r2, #8
 8008a2e:	18ba      	adds	r2, r7, r2
 8008a30:	0010      	movs	r0, r2
 8008a32:	4798      	blx	r3
 8008a34:	0003      	movs	r3, r0
 8008a36:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	2202      	movs	r2, #2
 8008a3e:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008a40:	e13f      	b.n	8008cc2 <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008a42:	687a      	ldr	r2, [r7, #4]
 8008a44:	23ad      	movs	r3, #173	@ 0xad
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	58d3      	ldr	r3, [r2, r3]
 8008a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a4c:	2208      	movs	r2, #8
 8008a4e:	18ba      	adds	r2, r7, r2
 8008a50:	0010      	movs	r0, r2
 8008a52:	4798      	blx	r3
 8008a54:	0003      	movs	r3, r0
 8008a56:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	2202      	movs	r2, #2
 8008a5e:	701a      	strb	r2, [r3, #0]
      break;
 8008a60:	e12f      	b.n	8008cc2 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	885b      	ldrh	r3, [r3, #2]
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	2b05      	cmp	r3, #5
 8008a6a:	d900      	bls.n	8008a6e <USBD_GetDescriptor+0xa6>
 8008a6c:	e0d0      	b.n	8008c10 <USBD_GetDescriptor+0x248>
 8008a6e:	009a      	lsls	r2, r3, #2
 8008a70:	4bad      	ldr	r3, [pc, #692]	@ (8008d28 <USBD_GetDescriptor+0x360>)
 8008a72:	18d3      	adds	r3, r2, r3
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008a78:	687a      	ldr	r2, [r7, #4]
 8008a7a:	23ac      	movs	r3, #172	@ 0xac
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	58d3      	ldr	r3, [r2, r3]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d00d      	beq.n	8008aa2 <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	23ac      	movs	r3, #172	@ 0xac
 8008a8a:	009b      	lsls	r3, r3, #2
 8008a8c:	58d3      	ldr	r3, [r2, r3]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	687a      	ldr	r2, [r7, #4]
 8008a92:	7c12      	ldrb	r2, [r2, #16]
 8008a94:	2108      	movs	r1, #8
 8008a96:	1879      	adds	r1, r7, r1
 8008a98:	0010      	movs	r0, r2
 8008a9a:	4798      	blx	r3
 8008a9c:	0003      	movs	r3, r0
 8008a9e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008aa0:	e0c3      	b.n	8008c2a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8008aa2:	683a      	ldr	r2, [r7, #0]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	0011      	movs	r1, r2
 8008aa8:	0018      	movs	r0, r3
 8008aaa:	f000 fb20 	bl	80090ee <USBD_CtlError>
            err++;
 8008aae:	210b      	movs	r1, #11
 8008ab0:	187b      	adds	r3, r7, r1
 8008ab2:	781a      	ldrb	r2, [r3, #0]
 8008ab4:	187b      	adds	r3, r7, r1
 8008ab6:	3201      	adds	r2, #1
 8008ab8:	701a      	strb	r2, [r3, #0]
          break;
 8008aba:	e0b6      	b.n	8008c2a <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	23ac      	movs	r3, #172	@ 0xac
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	58d3      	ldr	r3, [r2, r3]
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00d      	beq.n	8008ae6 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	23ac      	movs	r3, #172	@ 0xac
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	58d3      	ldr	r3, [r2, r3]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	7c12      	ldrb	r2, [r2, #16]
 8008ad8:	2108      	movs	r1, #8
 8008ada:	1879      	adds	r1, r7, r1
 8008adc:	0010      	movs	r0, r2
 8008ade:	4798      	blx	r3
 8008ae0:	0003      	movs	r3, r0
 8008ae2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ae4:	e0a1      	b.n	8008c2a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8008ae6:	683a      	ldr	r2, [r7, #0]
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	0011      	movs	r1, r2
 8008aec:	0018      	movs	r0, r3
 8008aee:	f000 fafe 	bl	80090ee <USBD_CtlError>
            err++;
 8008af2:	210b      	movs	r1, #11
 8008af4:	187b      	adds	r3, r7, r1
 8008af6:	781a      	ldrb	r2, [r3, #0]
 8008af8:	187b      	adds	r3, r7, r1
 8008afa:	3201      	adds	r2, #1
 8008afc:	701a      	strb	r2, [r3, #0]
          break;
 8008afe:	e094      	b.n	8008c2a <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	23ac      	movs	r3, #172	@ 0xac
 8008b04:	009b      	lsls	r3, r3, #2
 8008b06:	58d3      	ldr	r3, [r2, r3]
 8008b08:	68db      	ldr	r3, [r3, #12]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d00d      	beq.n	8008b2a <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	23ac      	movs	r3, #172	@ 0xac
 8008b12:	009b      	lsls	r3, r3, #2
 8008b14:	58d3      	ldr	r3, [r2, r3]
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	687a      	ldr	r2, [r7, #4]
 8008b1a:	7c12      	ldrb	r2, [r2, #16]
 8008b1c:	2108      	movs	r1, #8
 8008b1e:	1879      	adds	r1, r7, r1
 8008b20:	0010      	movs	r0, r2
 8008b22:	4798      	blx	r3
 8008b24:	0003      	movs	r3, r0
 8008b26:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b28:	e07f      	b.n	8008c2a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8008b2a:	683a      	ldr	r2, [r7, #0]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	0011      	movs	r1, r2
 8008b30:	0018      	movs	r0, r3
 8008b32:	f000 fadc 	bl	80090ee <USBD_CtlError>
            err++;
 8008b36:	210b      	movs	r1, #11
 8008b38:	187b      	adds	r3, r7, r1
 8008b3a:	781a      	ldrb	r2, [r3, #0]
 8008b3c:	187b      	adds	r3, r7, r1
 8008b3e:	3201      	adds	r2, #1
 8008b40:	701a      	strb	r2, [r3, #0]
          break;
 8008b42:	e072      	b.n	8008c2a <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	23ac      	movs	r3, #172	@ 0xac
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	58d3      	ldr	r3, [r2, r3]
 8008b4c:	691b      	ldr	r3, [r3, #16]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00d      	beq.n	8008b6e <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	23ac      	movs	r3, #172	@ 0xac
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	58d3      	ldr	r3, [r2, r3]
 8008b5a:	691b      	ldr	r3, [r3, #16]
 8008b5c:	687a      	ldr	r2, [r7, #4]
 8008b5e:	7c12      	ldrb	r2, [r2, #16]
 8008b60:	2108      	movs	r1, #8
 8008b62:	1879      	adds	r1, r7, r1
 8008b64:	0010      	movs	r0, r2
 8008b66:	4798      	blx	r3
 8008b68:	0003      	movs	r3, r0
 8008b6a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b6c:	e05d      	b.n	8008c2a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8008b6e:	683a      	ldr	r2, [r7, #0]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	0011      	movs	r1, r2
 8008b74:	0018      	movs	r0, r3
 8008b76:	f000 faba 	bl	80090ee <USBD_CtlError>
            err++;
 8008b7a:	210b      	movs	r1, #11
 8008b7c:	187b      	adds	r3, r7, r1
 8008b7e:	781a      	ldrb	r2, [r3, #0]
 8008b80:	187b      	adds	r3, r7, r1
 8008b82:	3201      	adds	r2, #1
 8008b84:	701a      	strb	r2, [r3, #0]
          break;
 8008b86:	e050      	b.n	8008c2a <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	23ac      	movs	r3, #172	@ 0xac
 8008b8c:	009b      	lsls	r3, r3, #2
 8008b8e:	58d3      	ldr	r3, [r2, r3]
 8008b90:	695b      	ldr	r3, [r3, #20]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d00d      	beq.n	8008bb2 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008b96:	687a      	ldr	r2, [r7, #4]
 8008b98:	23ac      	movs	r3, #172	@ 0xac
 8008b9a:	009b      	lsls	r3, r3, #2
 8008b9c:	58d3      	ldr	r3, [r2, r3]
 8008b9e:	695b      	ldr	r3, [r3, #20]
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	7c12      	ldrb	r2, [r2, #16]
 8008ba4:	2108      	movs	r1, #8
 8008ba6:	1879      	adds	r1, r7, r1
 8008ba8:	0010      	movs	r0, r2
 8008baa:	4798      	blx	r3
 8008bac:	0003      	movs	r3, r0
 8008bae:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bb0:	e03b      	b.n	8008c2a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8008bb2:	683a      	ldr	r2, [r7, #0]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	0011      	movs	r1, r2
 8008bb8:	0018      	movs	r0, r3
 8008bba:	f000 fa98 	bl	80090ee <USBD_CtlError>
            err++;
 8008bbe:	210b      	movs	r1, #11
 8008bc0:	187b      	adds	r3, r7, r1
 8008bc2:	781a      	ldrb	r2, [r3, #0]
 8008bc4:	187b      	adds	r3, r7, r1
 8008bc6:	3201      	adds	r2, #1
 8008bc8:	701a      	strb	r2, [r3, #0]
          break;
 8008bca:	e02e      	b.n	8008c2a <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008bcc:	687a      	ldr	r2, [r7, #4]
 8008bce:	23ac      	movs	r3, #172	@ 0xac
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	58d3      	ldr	r3, [r2, r3]
 8008bd4:	699b      	ldr	r3, [r3, #24]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d00d      	beq.n	8008bf6 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008bda:	687a      	ldr	r2, [r7, #4]
 8008bdc:	23ac      	movs	r3, #172	@ 0xac
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	58d3      	ldr	r3, [r2, r3]
 8008be2:	699b      	ldr	r3, [r3, #24]
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	7c12      	ldrb	r2, [r2, #16]
 8008be8:	2108      	movs	r1, #8
 8008bea:	1879      	adds	r1, r7, r1
 8008bec:	0010      	movs	r0, r2
 8008bee:	4798      	blx	r3
 8008bf0:	0003      	movs	r3, r0
 8008bf2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bf4:	e019      	b.n	8008c2a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8008bf6:	683a      	ldr	r2, [r7, #0]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	0011      	movs	r1, r2
 8008bfc:	0018      	movs	r0, r3
 8008bfe:	f000 fa76 	bl	80090ee <USBD_CtlError>
            err++;
 8008c02:	210b      	movs	r1, #11
 8008c04:	187b      	adds	r3, r7, r1
 8008c06:	781a      	ldrb	r2, [r3, #0]
 8008c08:	187b      	adds	r3, r7, r1
 8008c0a:	3201      	adds	r2, #1
 8008c0c:	701a      	strb	r2, [r3, #0]
          break;
 8008c0e:	e00c      	b.n	8008c2a <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008c10:	683a      	ldr	r2, [r7, #0]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	0011      	movs	r1, r2
 8008c16:	0018      	movs	r0, r3
 8008c18:	f000 fa69 	bl	80090ee <USBD_CtlError>
          err++;
 8008c1c:	210b      	movs	r1, #11
 8008c1e:	187b      	adds	r3, r7, r1
 8008c20:	781a      	ldrb	r2, [r3, #0]
 8008c22:	187b      	adds	r3, r7, r1
 8008c24:	3201      	adds	r2, #1
 8008c26:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 8008c28:	e04b      	b.n	8008cc2 <USBD_GetDescriptor+0x2fa>
 8008c2a:	e04a      	b.n	8008cc2 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	7c1b      	ldrb	r3, [r3, #16]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d10b      	bne.n	8008c4c <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008c34:	687a      	ldr	r2, [r7, #4]
 8008c36:	23ad      	movs	r3, #173	@ 0xad
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	58d3      	ldr	r3, [r2, r3]
 8008c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c3e:	2208      	movs	r2, #8
 8008c40:	18ba      	adds	r2, r7, r2
 8008c42:	0010      	movs	r0, r2
 8008c44:	4798      	blx	r3
 8008c46:	0003      	movs	r3, r0
 8008c48:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c4a:	e03a      	b.n	8008cc2 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 8008c4c:	683a      	ldr	r2, [r7, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	0011      	movs	r1, r2
 8008c52:	0018      	movs	r0, r3
 8008c54:	f000 fa4b 	bl	80090ee <USBD_CtlError>
        err++;
 8008c58:	210b      	movs	r1, #11
 8008c5a:	187b      	adds	r3, r7, r1
 8008c5c:	781a      	ldrb	r2, [r3, #0]
 8008c5e:	187b      	adds	r3, r7, r1
 8008c60:	3201      	adds	r2, #1
 8008c62:	701a      	strb	r2, [r3, #0]
      break;
 8008c64:	e02d      	b.n	8008cc2 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	7c1b      	ldrb	r3, [r3, #16]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d10f      	bne.n	8008c8e <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	23ad      	movs	r3, #173	@ 0xad
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	58d3      	ldr	r3, [r2, r3]
 8008c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c78:	2208      	movs	r2, #8
 8008c7a:	18ba      	adds	r2, r7, r2
 8008c7c:	0010      	movs	r0, r2
 8008c7e:	4798      	blx	r3
 8008c80:	0003      	movs	r3, r0
 8008c82:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	3301      	adds	r3, #1
 8008c88:	2207      	movs	r2, #7
 8008c8a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c8c:	e019      	b.n	8008cc2 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 8008c8e:	683a      	ldr	r2, [r7, #0]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	0011      	movs	r1, r2
 8008c94:	0018      	movs	r0, r3
 8008c96:	f000 fa2a 	bl	80090ee <USBD_CtlError>
        err++;
 8008c9a:	210b      	movs	r1, #11
 8008c9c:	187b      	adds	r3, r7, r1
 8008c9e:	781a      	ldrb	r2, [r3, #0]
 8008ca0:	187b      	adds	r3, r7, r1
 8008ca2:	3201      	adds	r2, #1
 8008ca4:	701a      	strb	r2, [r3, #0]
      break;
 8008ca6:	e00c      	b.n	8008cc2 <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 8008ca8:	683a      	ldr	r2, [r7, #0]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	0011      	movs	r1, r2
 8008cae:	0018      	movs	r0, r3
 8008cb0:	f000 fa1d 	bl	80090ee <USBD_CtlError>
      err++;
 8008cb4:	210b      	movs	r1, #11
 8008cb6:	187b      	adds	r3, r7, r1
 8008cb8:	781a      	ldrb	r2, [r3, #0]
 8008cba:	187b      	adds	r3, r7, r1
 8008cbc:	3201      	adds	r2, #1
 8008cbe:	701a      	strb	r2, [r3, #0]
      break;
 8008cc0:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 8008cc2:	230b      	movs	r3, #11
 8008cc4:	18fb      	adds	r3, r7, r3
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d127      	bne.n	8008d1c <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008ccc:	2108      	movs	r1, #8
 8008cce:	187b      	adds	r3, r7, r1
 8008cd0:	881b      	ldrh	r3, [r3, #0]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d019      	beq.n	8008d0a <USBD_GetDescriptor+0x342>
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	88db      	ldrh	r3, [r3, #6]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d015      	beq.n	8008d0a <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	88da      	ldrh	r2, [r3, #6]
 8008ce2:	187b      	adds	r3, r7, r1
 8008ce4:	881b      	ldrh	r3, [r3, #0]
 8008ce6:	1c18      	adds	r0, r3, #0
 8008ce8:	1c11      	adds	r1, r2, #0
 8008cea:	b28a      	uxth	r2, r1
 8008cec:	b283      	uxth	r3, r0
 8008cee:	429a      	cmp	r2, r3
 8008cf0:	d900      	bls.n	8008cf4 <USBD_GetDescriptor+0x32c>
 8008cf2:	1c01      	adds	r1, r0, #0
 8008cf4:	b28a      	uxth	r2, r1
 8008cf6:	2108      	movs	r1, #8
 8008cf8:	187b      	adds	r3, r7, r1
 8008cfa:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008cfc:	187b      	adds	r3, r7, r1
 8008cfe:	881a      	ldrh	r2, [r3, #0]
 8008d00:	68f9      	ldr	r1, [r7, #12]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	0018      	movs	r0, r3
 8008d06:	f000 fa70 	bl	80091ea <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	88db      	ldrh	r3, [r3, #6]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d105      	bne.n	8008d1e <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	0018      	movs	r0, r3
 8008d16:	f000 fad2 	bl	80092be <USBD_CtlSendStatus>
 8008d1a:	e000      	b.n	8008d1e <USBD_GetDescriptor+0x356>
    return;
 8008d1c:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	b004      	add	sp, #16
 8008d22:	bd80      	pop	{r7, pc}
 8008d24:	08009e18 	.word	0x08009e18
 8008d28:	08009e38 	.word	0x08009e38

08008d2c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008d2c:	b590      	push	{r4, r7, lr}
 8008d2e:	b085      	sub	sp, #20
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	889b      	ldrh	r3, [r3, #4]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d13d      	bne.n	8008dba <USBD_SetAddress+0x8e>
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	88db      	ldrh	r3, [r3, #6]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d139      	bne.n	8008dba <USBD_SetAddress+0x8e>
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	885b      	ldrh	r3, [r3, #2]
 8008d4a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008d4c:	d835      	bhi.n	8008dba <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	885b      	ldrh	r3, [r3, #2]
 8008d52:	b2da      	uxtb	r2, r3
 8008d54:	230f      	movs	r3, #15
 8008d56:	18fb      	adds	r3, r7, r3
 8008d58:	217f      	movs	r1, #127	@ 0x7f
 8008d5a:	400a      	ands	r2, r1
 8008d5c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	23a7      	movs	r3, #167	@ 0xa7
 8008d62:	009b      	lsls	r3, r3, #2
 8008d64:	5cd3      	ldrb	r3, [r2, r3]
 8008d66:	2b03      	cmp	r3, #3
 8008d68:	d106      	bne.n	8008d78 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 8008d6a:	683a      	ldr	r2, [r7, #0]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	0011      	movs	r1, r2
 8008d70:	0018      	movs	r0, r3
 8008d72:	f000 f9bc 	bl	80090ee <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d76:	e027      	b.n	8008dc8 <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	240f      	movs	r4, #15
 8008d7c:	193a      	adds	r2, r7, r4
 8008d7e:	4914      	ldr	r1, [pc, #80]	@ (8008dd0 <USBD_SetAddress+0xa4>)
 8008d80:	7812      	ldrb	r2, [r2, #0]
 8008d82:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008d84:	193b      	adds	r3, r7, r4
 8008d86:	781a      	ldrb	r2, [r3, #0]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	0011      	movs	r1, r2
 8008d8c:	0018      	movs	r0, r3
 8008d8e:	f000 fe8a 	bl	8009aa6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	0018      	movs	r0, r3
 8008d96:	f000 fa92 	bl	80092be <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008d9a:	193b      	adds	r3, r7, r4
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d005      	beq.n	8008dae <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	23a7      	movs	r3, #167	@ 0xa7
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	2102      	movs	r1, #2
 8008daa:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dac:	e00c      	b.n	8008dc8 <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	23a7      	movs	r3, #167	@ 0xa7
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	2101      	movs	r1, #1
 8008db6:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008db8:	e006      	b.n	8008dc8 <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008dba:	683a      	ldr	r2, [r7, #0]
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	0011      	movs	r1, r2
 8008dc0:	0018      	movs	r0, r3
 8008dc2:	f000 f994 	bl	80090ee <USBD_CtlError>
  }
}
 8008dc6:	46c0      	nop			@ (mov r8, r8)
 8008dc8:	46c0      	nop			@ (mov r8, r8)
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	b005      	add	sp, #20
 8008dce:	bd90      	pop	{r4, r7, pc}
 8008dd0:	0000029e 	.word	0x0000029e

08008dd4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b082      	sub	sp, #8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
 8008ddc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	885b      	ldrh	r3, [r3, #2]
 8008de2:	b2da      	uxtb	r2, r3
 8008de4:	4b4c      	ldr	r3, [pc, #304]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008de6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008de8:	4b4b      	ldr	r3, [pc, #300]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008dea:	781b      	ldrb	r3, [r3, #0]
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d906      	bls.n	8008dfe <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 8008df0:	683a      	ldr	r2, [r7, #0]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	0011      	movs	r1, r2
 8008df6:	0018      	movs	r0, r3
 8008df8:	f000 f979 	bl	80090ee <USBD_CtlError>
 8008dfc:	e088      	b.n	8008f10 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 8008dfe:	687a      	ldr	r2, [r7, #4]
 8008e00:	23a7      	movs	r3, #167	@ 0xa7
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	5cd3      	ldrb	r3, [r2, r3]
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	d002      	beq.n	8008e10 <USBD_SetConfig+0x3c>
 8008e0a:	2b03      	cmp	r3, #3
 8008e0c:	d029      	beq.n	8008e62 <USBD_SetConfig+0x8e>
 8008e0e:	e071      	b.n	8008ef4 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008e10:	4b41      	ldr	r3, [pc, #260]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008e12:	781b      	ldrb	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d01f      	beq.n	8008e58 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 8008e18:	4b3f      	ldr	r3, [pc, #252]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	001a      	movs	r2, r3
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	23a7      	movs	r3, #167	@ 0xa7
 8008e26:	009b      	lsls	r3, r3, #2
 8008e28:	2103      	movs	r1, #3
 8008e2a:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008e2c:	4b3a      	ldr	r3, [pc, #232]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008e2e:	781a      	ldrb	r2, [r3, #0]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	0011      	movs	r1, r2
 8008e34:	0018      	movs	r0, r3
 8008e36:	f7ff f8c5 	bl	8007fc4 <USBD_SetClassConfig>
 8008e3a:	0003      	movs	r3, r0
 8008e3c:	2b02      	cmp	r3, #2
 8008e3e:	d106      	bne.n	8008e4e <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 8008e40:	683a      	ldr	r2, [r7, #0]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	0011      	movs	r1, r2
 8008e46:	0018      	movs	r0, r3
 8008e48:	f000 f951 	bl	80090ee <USBD_CtlError>
            return;
 8008e4c:	e060      	b.n	8008f10 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	0018      	movs	r0, r3
 8008e52:	f000 fa34 	bl	80092be <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008e56:	e05b      	b.n	8008f10 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	0018      	movs	r0, r3
 8008e5c:	f000 fa2f 	bl	80092be <USBD_CtlSendStatus>
        break;
 8008e60:	e056      	b.n	8008f10 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008e62:	4b2d      	ldr	r3, [pc, #180]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008e64:	781b      	ldrb	r3, [r3, #0]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d115      	bne.n	8008e96 <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	23a7      	movs	r3, #167	@ 0xa7
 8008e6e:	009b      	lsls	r3, r3, #2
 8008e70:	2102      	movs	r1, #2
 8008e72:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 8008e74:	4b28      	ldr	r3, [pc, #160]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	001a      	movs	r2, r3
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008e7e:	4b26      	ldr	r3, [pc, #152]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008e80:	781a      	ldrb	r2, [r3, #0]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	0011      	movs	r1, r2
 8008e86:	0018      	movs	r0, r3
 8008e88:	f7ff f8c3 	bl	8008012 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	0018      	movs	r0, r3
 8008e90:	f000 fa15 	bl	80092be <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008e94:	e03c      	b.n	8008f10 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 8008e96:	4b20      	ldr	r3, [pc, #128]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	001a      	movs	r2, r3
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d022      	beq.n	8008eea <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	b2da      	uxtb	r2, r3
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	0011      	movs	r1, r2
 8008eae:	0018      	movs	r0, r3
 8008eb0:	f7ff f8af 	bl	8008012 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008eb4:	4b18      	ldr	r3, [pc, #96]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	001a      	movs	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008ebe:	4b16      	ldr	r3, [pc, #88]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008ec0:	781a      	ldrb	r2, [r3, #0]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	0011      	movs	r1, r2
 8008ec6:	0018      	movs	r0, r3
 8008ec8:	f7ff f87c 	bl	8007fc4 <USBD_SetClassConfig>
 8008ecc:	0003      	movs	r3, r0
 8008ece:	2b02      	cmp	r3, #2
 8008ed0:	d106      	bne.n	8008ee0 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 8008ed2:	683a      	ldr	r2, [r7, #0]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	0011      	movs	r1, r2
 8008ed8:	0018      	movs	r0, r3
 8008eda:	f000 f908 	bl	80090ee <USBD_CtlError>
            return;
 8008ede:	e017      	b.n	8008f10 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	0018      	movs	r0, r3
 8008ee4:	f000 f9eb 	bl	80092be <USBD_CtlSendStatus>
        break;
 8008ee8:	e012      	b.n	8008f10 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	0018      	movs	r0, r3
 8008eee:	f000 f9e6 	bl	80092be <USBD_CtlSendStatus>
        break;
 8008ef2:	e00d      	b.n	8008f10 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 8008ef4:	683a      	ldr	r2, [r7, #0]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	0011      	movs	r1, r2
 8008efa:	0018      	movs	r0, r3
 8008efc:	f000 f8f7 	bl	80090ee <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008f00:	4b05      	ldr	r3, [pc, #20]	@ (8008f18 <USBD_SetConfig+0x144>)
 8008f02:	781a      	ldrb	r2, [r3, #0]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	0011      	movs	r1, r2
 8008f08:	0018      	movs	r0, r3
 8008f0a:	f7ff f882 	bl	8008012 <USBD_ClrClassConfig>
        break;
 8008f0e:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 8008f10:	46bd      	mov	sp, r7
 8008f12:	b002      	add	sp, #8
 8008f14:	bd80      	pop	{r7, pc}
 8008f16:	46c0      	nop			@ (mov r8, r8)
 8008f18:	20000484 	.word	0x20000484

08008f1c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b082      	sub	sp, #8
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
 8008f24:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	88db      	ldrh	r3, [r3, #6]
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d006      	beq.n	8008f3c <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 8008f2e:	683a      	ldr	r2, [r7, #0]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	0011      	movs	r1, r2
 8008f34:	0018      	movs	r0, r3
 8008f36:	f000 f8da 	bl	80090ee <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008f3a:	e026      	b.n	8008f8a <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 8008f3c:	687a      	ldr	r2, [r7, #4]
 8008f3e:	23a7      	movs	r3, #167	@ 0xa7
 8008f40:	009b      	lsls	r3, r3, #2
 8008f42:	5cd3      	ldrb	r3, [r2, r3]
 8008f44:	2b02      	cmp	r3, #2
 8008f46:	dc02      	bgt.n	8008f4e <USBD_GetConfig+0x32>
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	dc03      	bgt.n	8008f54 <USBD_GetConfig+0x38>
 8008f4c:	e016      	b.n	8008f7c <USBD_GetConfig+0x60>
 8008f4e:	2b03      	cmp	r3, #3
 8008f50:	d00c      	beq.n	8008f6c <USBD_GetConfig+0x50>
 8008f52:	e013      	b.n	8008f7c <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	3308      	adds	r3, #8
 8008f5e:	0019      	movs	r1, r3
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	0018      	movs	r0, r3
 8008f66:	f000 f940 	bl	80091ea <USBD_CtlSendData>
        break;
 8008f6a:	e00e      	b.n	8008f8a <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	1d19      	adds	r1, r3, #4
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2201      	movs	r2, #1
 8008f74:	0018      	movs	r0, r3
 8008f76:	f000 f938 	bl	80091ea <USBD_CtlSendData>
        break;
 8008f7a:	e006      	b.n	8008f8a <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 8008f7c:	683a      	ldr	r2, [r7, #0]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	0011      	movs	r1, r2
 8008f82:	0018      	movs	r0, r3
 8008f84:	f000 f8b3 	bl	80090ee <USBD_CtlError>
        break;
 8008f88:	46c0      	nop			@ (mov r8, r8)
}
 8008f8a:	46c0      	nop			@ (mov r8, r8)
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	b002      	add	sp, #8
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f92:	b580      	push	{r7, lr}
 8008f94:	b082      	sub	sp, #8
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
 8008f9a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008f9c:	687a      	ldr	r2, [r7, #4]
 8008f9e:	23a7      	movs	r3, #167	@ 0xa7
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	5cd3      	ldrb	r3, [r2, r3]
 8008fa4:	3b01      	subs	r3, #1
 8008fa6:	2b02      	cmp	r3, #2
 8008fa8:	d822      	bhi.n	8008ff0 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	88db      	ldrh	r3, [r3, #6]
 8008fae:	2b02      	cmp	r3, #2
 8008fb0:	d006      	beq.n	8008fc0 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 8008fb2:	683a      	ldr	r2, [r7, #0]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	0011      	movs	r1, r2
 8008fb8:	0018      	movs	r0, r3
 8008fba:	f000 f898 	bl	80090ee <USBD_CtlError>
        break;
 8008fbe:	e01e      	b.n	8008ffe <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008fc6:	687a      	ldr	r2, [r7, #4]
 8008fc8:	23a9      	movs	r3, #169	@ 0xa9
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	58d3      	ldr	r3, [r2, r3]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d005      	beq.n	8008fde <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	2202      	movs	r2, #2
 8008fd8:	431a      	orrs	r2, r3
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	330c      	adds	r3, #12
 8008fe2:	0019      	movs	r1, r3
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2202      	movs	r2, #2
 8008fe8:	0018      	movs	r0, r3
 8008fea:	f000 f8fe 	bl	80091ea <USBD_CtlSendData>
      break;
 8008fee:	e006      	b.n	8008ffe <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 8008ff0:	683a      	ldr	r2, [r7, #0]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	0011      	movs	r1, r2
 8008ff6:	0018      	movs	r0, r3
 8008ff8:	f000 f879 	bl	80090ee <USBD_CtlError>
      break;
 8008ffc:	46c0      	nop			@ (mov r8, r8)
  }
}
 8008ffe:	46c0      	nop			@ (mov r8, r8)
 8009000:	46bd      	mov	sp, r7
 8009002:	b002      	add	sp, #8
 8009004:	bd80      	pop	{r7, pc}

08009006 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009006:	b580      	push	{r7, lr}
 8009008:	b082      	sub	sp, #8
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
 800900e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	885b      	ldrh	r3, [r3, #2]
 8009014:	2b01      	cmp	r3, #1
 8009016:	d108      	bne.n	800902a <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	23a9      	movs	r3, #169	@ 0xa9
 800901c:	009b      	lsls	r3, r3, #2
 800901e:	2101      	movs	r1, #1
 8009020:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	0018      	movs	r0, r3
 8009026:	f000 f94a 	bl	80092be <USBD_CtlSendStatus>
  }
}
 800902a:	46c0      	nop			@ (mov r8, r8)
 800902c:	46bd      	mov	sp, r7
 800902e:	b002      	add	sp, #8
 8009030:	bd80      	pop	{r7, pc}

08009032 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009032:	b580      	push	{r7, lr}
 8009034:	b082      	sub	sp, #8
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
 800903a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800903c:	687a      	ldr	r2, [r7, #4]
 800903e:	23a7      	movs	r3, #167	@ 0xa7
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	5cd3      	ldrb	r3, [r2, r3]
 8009044:	3b01      	subs	r3, #1
 8009046:	2b02      	cmp	r3, #2
 8009048:	d80d      	bhi.n	8009066 <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	885b      	ldrh	r3, [r3, #2]
 800904e:	2b01      	cmp	r3, #1
 8009050:	d110      	bne.n	8009074 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	23a9      	movs	r3, #169	@ 0xa9
 8009056:	009b      	lsls	r3, r3, #2
 8009058:	2100      	movs	r1, #0
 800905a:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	0018      	movs	r0, r3
 8009060:	f000 f92d 	bl	80092be <USBD_CtlSendStatus>
      }
      break;
 8009064:	e006      	b.n	8009074 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 8009066:	683a      	ldr	r2, [r7, #0]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	0011      	movs	r1, r2
 800906c:	0018      	movs	r0, r3
 800906e:	f000 f83e 	bl	80090ee <USBD_CtlError>
      break;
 8009072:	e000      	b.n	8009076 <USBD_ClrFeature+0x44>
      break;
 8009074:	46c0      	nop			@ (mov r8, r8)
  }
}
 8009076:	46c0      	nop			@ (mov r8, r8)
 8009078:	46bd      	mov	sp, r7
 800907a:	b002      	add	sp, #8
 800907c:	bd80      	pop	{r7, pc}

0800907e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b082      	sub	sp, #8
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
 8009086:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	781a      	ldrb	r2, [r3, #0]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	785a      	ldrb	r2, [r3, #1]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	3302      	adds	r3, #2
 800909c:	781b      	ldrb	r3, [r3, #0]
 800909e:	001a      	movs	r2, r3
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	3303      	adds	r3, #3
 80090a4:	781b      	ldrb	r3, [r3, #0]
 80090a6:	021b      	lsls	r3, r3, #8
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	18d3      	adds	r3, r2, r3
 80090ac:	b29a      	uxth	r2, r3
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	3304      	adds	r3, #4
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	001a      	movs	r2, r3
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	3305      	adds	r3, #5
 80090be:	781b      	ldrb	r3, [r3, #0]
 80090c0:	021b      	lsls	r3, r3, #8
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	18d3      	adds	r3, r2, r3
 80090c6:	b29a      	uxth	r2, r3
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	3306      	adds	r3, #6
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	001a      	movs	r2, r3
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	3307      	adds	r3, #7
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	021b      	lsls	r3, r3, #8
 80090dc:	b29b      	uxth	r3, r3
 80090de:	18d3      	adds	r3, r2, r3
 80090e0:	b29a      	uxth	r2, r3
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	80da      	strh	r2, [r3, #6]

}
 80090e6:	46c0      	nop			@ (mov r8, r8)
 80090e8:	46bd      	mov	sp, r7
 80090ea:	b002      	add	sp, #8
 80090ec:	bd80      	pop	{r7, pc}

080090ee <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80090ee:	b580      	push	{r7, lr}
 80090f0:	b082      	sub	sp, #8
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
 80090f6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2180      	movs	r1, #128	@ 0x80
 80090fc:	0018      	movs	r0, r3
 80090fe:	f000 fc4c 	bl	800999a <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2100      	movs	r1, #0
 8009106:	0018      	movs	r0, r3
 8009108:	f000 fc47 	bl	800999a <USBD_LL_StallEP>
}
 800910c:	46c0      	nop			@ (mov r8, r8)
 800910e:	46bd      	mov	sp, r7
 8009110:	b002      	add	sp, #8
 8009112:	bd80      	pop	{r7, pc}

08009114 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009114:	b590      	push	{r4, r7, lr}
 8009116:	b087      	sub	sp, #28
 8009118:	af00      	add	r7, sp, #0
 800911a:	60f8      	str	r0, [r7, #12]
 800911c:	60b9      	str	r1, [r7, #8]
 800911e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009120:	2417      	movs	r4, #23
 8009122:	193b      	adds	r3, r7, r4
 8009124:	2200      	movs	r2, #0
 8009126:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d03c      	beq.n	80091a8 <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	0018      	movs	r0, r3
 8009132:	f000 f83d 	bl	80091b0 <USBD_GetLen>
 8009136:	0003      	movs	r3, r0
 8009138:	3301      	adds	r3, #1
 800913a:	b29b      	uxth	r3, r3
 800913c:	18db      	adds	r3, r3, r3
 800913e:	b29a      	uxth	r2, r3
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009144:	193b      	adds	r3, r7, r4
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	193a      	adds	r2, r7, r4
 800914a:	1c59      	adds	r1, r3, #1
 800914c:	7011      	strb	r1, [r2, #0]
 800914e:	001a      	movs	r2, r3
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	189b      	adds	r3, r3, r2
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	7812      	ldrb	r2, [r2, #0]
 8009158:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800915a:	193b      	adds	r3, r7, r4
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	193a      	adds	r2, r7, r4
 8009160:	1c59      	adds	r1, r3, #1
 8009162:	7011      	strb	r1, [r2, #0]
 8009164:	001a      	movs	r2, r3
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	189b      	adds	r3, r3, r2
 800916a:	2203      	movs	r2, #3
 800916c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800916e:	e017      	b.n	80091a0 <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	1c5a      	adds	r2, r3, #1
 8009174:	60fa      	str	r2, [r7, #12]
 8009176:	2417      	movs	r4, #23
 8009178:	193a      	adds	r2, r7, r4
 800917a:	7812      	ldrb	r2, [r2, #0]
 800917c:	1939      	adds	r1, r7, r4
 800917e:	1c50      	adds	r0, r2, #1
 8009180:	7008      	strb	r0, [r1, #0]
 8009182:	0011      	movs	r1, r2
 8009184:	68ba      	ldr	r2, [r7, #8]
 8009186:	1852      	adds	r2, r2, r1
 8009188:	781b      	ldrb	r3, [r3, #0]
 800918a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800918c:	193b      	adds	r3, r7, r4
 800918e:	781b      	ldrb	r3, [r3, #0]
 8009190:	193a      	adds	r2, r7, r4
 8009192:	1c59      	adds	r1, r3, #1
 8009194:	7011      	strb	r1, [r2, #0]
 8009196:	001a      	movs	r2, r3
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	189b      	adds	r3, r3, r2
 800919c:	2200      	movs	r2, #0
 800919e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	781b      	ldrb	r3, [r3, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d1e3      	bne.n	8009170 <USBD_GetString+0x5c>
    }
  }
}
 80091a8:	46c0      	nop			@ (mov r8, r8)
 80091aa:	46bd      	mov	sp, r7
 80091ac:	b007      	add	sp, #28
 80091ae:	bd90      	pop	{r4, r7, pc}

080091b0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b084      	sub	sp, #16
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80091b8:	230f      	movs	r3, #15
 80091ba:	18fb      	adds	r3, r7, r3
 80091bc:	2200      	movs	r2, #0
 80091be:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 80091c0:	e008      	b.n	80091d4 <USBD_GetLen+0x24>
  {
    len++;
 80091c2:	210f      	movs	r1, #15
 80091c4:	187b      	adds	r3, r7, r1
 80091c6:	781a      	ldrb	r2, [r3, #0]
 80091c8:	187b      	adds	r3, r7, r1
 80091ca:	3201      	adds	r2, #1
 80091cc:	701a      	strb	r2, [r3, #0]
    buf++;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	3301      	adds	r3, #1
 80091d2:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d1f2      	bne.n	80091c2 <USBD_GetLen+0x12>
  }

  return len;
 80091dc:	230f      	movs	r3, #15
 80091de:	18fb      	adds	r3, r7, r3
 80091e0:	781b      	ldrb	r3, [r3, #0]
}
 80091e2:	0018      	movs	r0, r3
 80091e4:	46bd      	mov	sp, r7
 80091e6:	b004      	add	sp, #16
 80091e8:	bd80      	pop	{r7, pc}

080091ea <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b084      	sub	sp, #16
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	60f8      	str	r0, [r7, #12]
 80091f2:	60b9      	str	r1, [r7, #8]
 80091f4:	1dbb      	adds	r3, r7, #6
 80091f6:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80091f8:	68fa      	ldr	r2, [r7, #12]
 80091fa:	23a5      	movs	r3, #165	@ 0xa5
 80091fc:	009b      	lsls	r3, r3, #2
 80091fe:	2102      	movs	r1, #2
 8009200:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 8009202:	1dbb      	adds	r3, r7, #6
 8009204:	881a      	ldrh	r2, [r3, #0]
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800920a:	1dbb      	adds	r3, r7, #6
 800920c:	881a      	ldrh	r2, [r3, #0]
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009212:	1dbb      	adds	r3, r7, #6
 8009214:	881b      	ldrh	r3, [r3, #0]
 8009216:	68ba      	ldr	r2, [r7, #8]
 8009218:	68f8      	ldr	r0, [r7, #12]
 800921a:	2100      	movs	r1, #0
 800921c:	f000 fc6e 	bl	8009afc <USBD_LL_Transmit>

  return USBD_OK;
 8009220:	2300      	movs	r3, #0
}
 8009222:	0018      	movs	r0, r3
 8009224:	46bd      	mov	sp, r7
 8009226:	b004      	add	sp, #16
 8009228:	bd80      	pop	{r7, pc}

0800922a <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800922a:	b580      	push	{r7, lr}
 800922c:	b084      	sub	sp, #16
 800922e:	af00      	add	r7, sp, #0
 8009230:	60f8      	str	r0, [r7, #12]
 8009232:	60b9      	str	r1, [r7, #8]
 8009234:	1dbb      	adds	r3, r7, #6
 8009236:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009238:	1dbb      	adds	r3, r7, #6
 800923a:	881b      	ldrh	r3, [r3, #0]
 800923c:	68ba      	ldr	r2, [r7, #8]
 800923e:	68f8      	ldr	r0, [r7, #12]
 8009240:	2100      	movs	r1, #0
 8009242:	f000 fc5b 	bl	8009afc <USBD_LL_Transmit>

  return USBD_OK;
 8009246:	2300      	movs	r3, #0
}
 8009248:	0018      	movs	r0, r3
 800924a:	46bd      	mov	sp, r7
 800924c:	b004      	add	sp, #16
 800924e:	bd80      	pop	{r7, pc}

08009250 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	60f8      	str	r0, [r7, #12]
 8009258:	60b9      	str	r1, [r7, #8]
 800925a:	1dbb      	adds	r3, r7, #6
 800925c:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800925e:	68fa      	ldr	r2, [r7, #12]
 8009260:	23a5      	movs	r3, #165	@ 0xa5
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	2103      	movs	r1, #3
 8009266:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 8009268:	1dbb      	adds	r3, r7, #6
 800926a:	8819      	ldrh	r1, [r3, #0]
 800926c:	68fa      	ldr	r2, [r7, #12]
 800926e:	23ae      	movs	r3, #174	@ 0xae
 8009270:	005b      	lsls	r3, r3, #1
 8009272:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 8009274:	1dbb      	adds	r3, r7, #6
 8009276:	8819      	ldrh	r1, [r3, #0]
 8009278:	68fa      	ldr	r2, [r7, #12]
 800927a:	23b0      	movs	r3, #176	@ 0xb0
 800927c:	005b      	lsls	r3, r3, #1
 800927e:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009280:	1dbb      	adds	r3, r7, #6
 8009282:	881b      	ldrh	r3, [r3, #0]
 8009284:	68ba      	ldr	r2, [r7, #8]
 8009286:	68f8      	ldr	r0, [r7, #12]
 8009288:	2100      	movs	r1, #0
 800928a:	f000 fc6e 	bl	8009b6a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800928e:	2300      	movs	r3, #0
}
 8009290:	0018      	movs	r0, r3
 8009292:	46bd      	mov	sp, r7
 8009294:	b004      	add	sp, #16
 8009296:	bd80      	pop	{r7, pc}

08009298 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b084      	sub	sp, #16
 800929c:	af00      	add	r7, sp, #0
 800929e:	60f8      	str	r0, [r7, #12]
 80092a0:	60b9      	str	r1, [r7, #8]
 80092a2:	1dbb      	adds	r3, r7, #6
 80092a4:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092a6:	1dbb      	adds	r3, r7, #6
 80092a8:	881b      	ldrh	r3, [r3, #0]
 80092aa:	68ba      	ldr	r2, [r7, #8]
 80092ac:	68f8      	ldr	r0, [r7, #12]
 80092ae:	2100      	movs	r1, #0
 80092b0:	f000 fc5b 	bl	8009b6a <USBD_LL_PrepareReceive>

  return USBD_OK;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	0018      	movs	r0, r3
 80092b8:	46bd      	mov	sp, r7
 80092ba:	b004      	add	sp, #16
 80092bc:	bd80      	pop	{r7, pc}

080092be <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80092be:	b580      	push	{r7, lr}
 80092c0:	b082      	sub	sp, #8
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80092c6:	687a      	ldr	r2, [r7, #4]
 80092c8:	23a5      	movs	r3, #165	@ 0xa5
 80092ca:	009b      	lsls	r3, r3, #2
 80092cc:	2104      	movs	r1, #4
 80092ce:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	2300      	movs	r3, #0
 80092d4:	2200      	movs	r2, #0
 80092d6:	2100      	movs	r1, #0
 80092d8:	f000 fc10 	bl	8009afc <USBD_LL_Transmit>

  return USBD_OK;
 80092dc:	2300      	movs	r3, #0
}
 80092de:	0018      	movs	r0, r3
 80092e0:	46bd      	mov	sp, r7
 80092e2:	b002      	add	sp, #8
 80092e4:	bd80      	pop	{r7, pc}

080092e6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80092e6:	b580      	push	{r7, lr}
 80092e8:	b082      	sub	sp, #8
 80092ea:	af00      	add	r7, sp, #0
 80092ec:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80092ee:	687a      	ldr	r2, [r7, #4]
 80092f0:	23a5      	movs	r3, #165	@ 0xa5
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	2105      	movs	r1, #5
 80092f6:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	2300      	movs	r3, #0
 80092fc:	2200      	movs	r2, #0
 80092fe:	2100      	movs	r1, #0
 8009300:	f000 fc33 	bl	8009b6a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009304:	2300      	movs	r3, #0
}
 8009306:	0018      	movs	r0, r3
 8009308:	46bd      	mov	sp, r7
 800930a:	b002      	add	sp, #8
 800930c:	bd80      	pop	{r7, pc}
	...

08009310 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009314:	4914      	ldr	r1, [pc, #80]	@ (8009368 <MX_USB_DEVICE_Init+0x58>)
 8009316:	4b15      	ldr	r3, [pc, #84]	@ (800936c <MX_USB_DEVICE_Init+0x5c>)
 8009318:	2200      	movs	r2, #0
 800931a:	0018      	movs	r0, r3
 800931c:	f7fe fdeb 	bl	8007ef6 <USBD_Init>
 8009320:	1e03      	subs	r3, r0, #0
 8009322:	d001      	beq.n	8009328 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009324:	f7f7 fb8e 	bl	8000a44 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 8009328:	4a11      	ldr	r2, [pc, #68]	@ (8009370 <MX_USB_DEVICE_Init+0x60>)
 800932a:	4b10      	ldr	r3, [pc, #64]	@ (800936c <MX_USB_DEVICE_Init+0x5c>)
 800932c:	0011      	movs	r1, r2
 800932e:	0018      	movs	r0, r3
 8009330:	f7fe fe12 	bl	8007f58 <USBD_RegisterClass>
 8009334:	1e03      	subs	r3, r0, #0
 8009336:	d001      	beq.n	800933c <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 8009338:	f7f7 fb84 	bl	8000a44 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 800933c:	4a0d      	ldr	r2, [pc, #52]	@ (8009374 <MX_USB_DEVICE_Init+0x64>)
 800933e:	4b0b      	ldr	r3, [pc, #44]	@ (800936c <MX_USB_DEVICE_Init+0x5c>)
 8009340:	0011      	movs	r1, r2
 8009342:	0018      	movs	r0, r3
 8009344:	f7fe fdbc 	bl	8007ec0 <USBD_CUSTOM_HID_RegisterInterface>
 8009348:	1e03      	subs	r3, r0, #0
 800934a:	d001      	beq.n	8009350 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800934c:	f7f7 fb7a 	bl	8000a44 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009350:	4b06      	ldr	r3, [pc, #24]	@ (800936c <MX_USB_DEVICE_Init+0x5c>)
 8009352:	0018      	movs	r0, r3
 8009354:	f7fe fe20 	bl	8007f98 <USBD_Start>
 8009358:	1e03      	subs	r3, r0, #0
 800935a:	d001      	beq.n	8009360 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 800935c:	f7f7 fb72 	bl	8000a44 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009360:	46c0      	nop			@ (mov r8, r8)
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
 8009366:	46c0      	nop			@ (mov r8, r8)
 8009368:	20000130 	.word	0x20000130
 800936c:	20000488 	.word	0x20000488
 8009370:	2000000c 	.word	0x2000000c
 8009374:	20000120 	.word	0x20000120

08009378 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800937c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800937e:	0018      	movs	r0, r3
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8009388:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800938a:	0018      	movs	r0, r3
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b082      	sub	sp, #8
 8009394:	af00      	add	r7, sp, #0
 8009396:	0002      	movs	r2, r0
 8009398:	1dfb      	adds	r3, r7, #7
 800939a:	701a      	strb	r2, [r3, #0]
 800939c:	1dbb      	adds	r3, r7, #6
 800939e:	1c0a      	adds	r2, r1, #0
 80093a0:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 80093a2:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80093a4:	0018      	movs	r0, r3
 80093a6:	46bd      	mov	sp, r7
 80093a8:	b002      	add	sp, #8
 80093aa:	bd80      	pop	{r7, pc}

080093ac <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b082      	sub	sp, #8
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	0002      	movs	r2, r0
 80093b4:	6039      	str	r1, [r7, #0]
 80093b6:	1dfb      	adds	r3, r7, #7
 80093b8:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	2212      	movs	r2, #18
 80093be:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80093c0:	4b02      	ldr	r3, [pc, #8]	@ (80093cc <USBD_FS_DeviceDescriptor+0x20>)
}
 80093c2:	0018      	movs	r0, r3
 80093c4:	46bd      	mov	sp, r7
 80093c6:	b002      	add	sp, #8
 80093c8:	bd80      	pop	{r7, pc}
 80093ca:	46c0      	nop			@ (mov r8, r8)
 80093cc:	2000014c 	.word	0x2000014c

080093d0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	0002      	movs	r2, r0
 80093d8:	6039      	str	r1, [r7, #0]
 80093da:	1dfb      	adds	r3, r7, #7
 80093dc:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	2204      	movs	r2, #4
 80093e2:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80093e4:	4b02      	ldr	r3, [pc, #8]	@ (80093f0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80093e6:	0018      	movs	r0, r3
 80093e8:	46bd      	mov	sp, r7
 80093ea:	b002      	add	sp, #8
 80093ec:	bd80      	pop	{r7, pc}
 80093ee:	46c0      	nop			@ (mov r8, r8)
 80093f0:	20000160 	.word	0x20000160

080093f4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b082      	sub	sp, #8
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	0002      	movs	r2, r0
 80093fc:	6039      	str	r1, [r7, #0]
 80093fe:	1dfb      	adds	r3, r7, #7
 8009400:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8009402:	1dfb      	adds	r3, r7, #7
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d106      	bne.n	8009418 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800940a:	683a      	ldr	r2, [r7, #0]
 800940c:	4908      	ldr	r1, [pc, #32]	@ (8009430 <USBD_FS_ProductStrDescriptor+0x3c>)
 800940e:	4b09      	ldr	r3, [pc, #36]	@ (8009434 <USBD_FS_ProductStrDescriptor+0x40>)
 8009410:	0018      	movs	r0, r3
 8009412:	f7ff fe7f 	bl	8009114 <USBD_GetString>
 8009416:	e005      	b.n	8009424 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009418:	683a      	ldr	r2, [r7, #0]
 800941a:	4905      	ldr	r1, [pc, #20]	@ (8009430 <USBD_FS_ProductStrDescriptor+0x3c>)
 800941c:	4b05      	ldr	r3, [pc, #20]	@ (8009434 <USBD_FS_ProductStrDescriptor+0x40>)
 800941e:	0018      	movs	r0, r3
 8009420:	f7ff fe78 	bl	8009114 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009424:	4b02      	ldr	r3, [pc, #8]	@ (8009430 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 8009426:	0018      	movs	r0, r3
 8009428:	46bd      	mov	sp, r7
 800942a:	b002      	add	sp, #8
 800942c:	bd80      	pop	{r7, pc}
 800942e:	46c0      	nop			@ (mov r8, r8)
 8009430:	2000074c 	.word	0x2000074c
 8009434:	08009cec 	.word	0x08009cec

08009438 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
 800943e:	0002      	movs	r2, r0
 8009440:	6039      	str	r1, [r7, #0]
 8009442:	1dfb      	adds	r3, r7, #7
 8009444:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009446:	683a      	ldr	r2, [r7, #0]
 8009448:	4904      	ldr	r1, [pc, #16]	@ (800945c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800944a:	4b05      	ldr	r3, [pc, #20]	@ (8009460 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 800944c:	0018      	movs	r0, r3
 800944e:	f7ff fe61 	bl	8009114 <USBD_GetString>
  return USBD_StrDesc;
 8009452:	4b02      	ldr	r3, [pc, #8]	@ (800945c <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 8009454:	0018      	movs	r0, r3
 8009456:	46bd      	mov	sp, r7
 8009458:	b002      	add	sp, #8
 800945a:	bd80      	pop	{r7, pc}
 800945c:	2000074c 	.word	0x2000074c
 8009460:	08009cfc 	.word	0x08009cfc

08009464 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	0002      	movs	r2, r0
 800946c:	6039      	str	r1, [r7, #0]
 800946e:	1dfb      	adds	r3, r7, #7
 8009470:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	221a      	movs	r2, #26
 8009476:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009478:	f000 f84c 	bl	8009514 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800947c:	4b02      	ldr	r3, [pc, #8]	@ (8009488 <USBD_FS_SerialStrDescriptor+0x24>)
}
 800947e:	0018      	movs	r0, r3
 8009480:	46bd      	mov	sp, r7
 8009482:	b002      	add	sp, #8
 8009484:	bd80      	pop	{r7, pc}
 8009486:	46c0      	nop			@ (mov r8, r8)
 8009488:	20000164 	.word	0x20000164

0800948c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b082      	sub	sp, #8
 8009490:	af00      	add	r7, sp, #0
 8009492:	0002      	movs	r2, r0
 8009494:	6039      	str	r1, [r7, #0]
 8009496:	1dfb      	adds	r3, r7, #7
 8009498:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800949a:	1dfb      	adds	r3, r7, #7
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d106      	bne.n	80094b0 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80094a2:	683a      	ldr	r2, [r7, #0]
 80094a4:	4908      	ldr	r1, [pc, #32]	@ (80094c8 <USBD_FS_ConfigStrDescriptor+0x3c>)
 80094a6:	4b09      	ldr	r3, [pc, #36]	@ (80094cc <USBD_FS_ConfigStrDescriptor+0x40>)
 80094a8:	0018      	movs	r0, r3
 80094aa:	f7ff fe33 	bl	8009114 <USBD_GetString>
 80094ae:	e005      	b.n	80094bc <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80094b0:	683a      	ldr	r2, [r7, #0]
 80094b2:	4905      	ldr	r1, [pc, #20]	@ (80094c8 <USBD_FS_ConfigStrDescriptor+0x3c>)
 80094b4:	4b05      	ldr	r3, [pc, #20]	@ (80094cc <USBD_FS_ConfigStrDescriptor+0x40>)
 80094b6:	0018      	movs	r0, r3
 80094b8:	f7ff fe2c 	bl	8009114 <USBD_GetString>
  }
  return USBD_StrDesc;
 80094bc:	4b02      	ldr	r3, [pc, #8]	@ (80094c8 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 80094be:	0018      	movs	r0, r3
 80094c0:	46bd      	mov	sp, r7
 80094c2:	b002      	add	sp, #8
 80094c4:	bd80      	pop	{r7, pc}
 80094c6:	46c0      	nop			@ (mov r8, r8)
 80094c8:	2000074c 	.word	0x2000074c
 80094cc:	08009d10 	.word	0x08009d10

080094d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	0002      	movs	r2, r0
 80094d8:	6039      	str	r1, [r7, #0]
 80094da:	1dfb      	adds	r3, r7, #7
 80094dc:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 80094de:	1dfb      	adds	r3, r7, #7
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d106      	bne.n	80094f4 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80094e6:	683a      	ldr	r2, [r7, #0]
 80094e8:	4908      	ldr	r1, [pc, #32]	@ (800950c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 80094ea:	4b09      	ldr	r3, [pc, #36]	@ (8009510 <USBD_FS_InterfaceStrDescriptor+0x40>)
 80094ec:	0018      	movs	r0, r3
 80094ee:	f7ff fe11 	bl	8009114 <USBD_GetString>
 80094f2:	e005      	b.n	8009500 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80094f4:	683a      	ldr	r2, [r7, #0]
 80094f6:	4905      	ldr	r1, [pc, #20]	@ (800950c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 80094f8:	4b05      	ldr	r3, [pc, #20]	@ (8009510 <USBD_FS_InterfaceStrDescriptor+0x40>)
 80094fa:	0018      	movs	r0, r3
 80094fc:	f7ff fe0a 	bl	8009114 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009500:	4b02      	ldr	r3, [pc, #8]	@ (800950c <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 8009502:	0018      	movs	r0, r3
 8009504:	46bd      	mov	sp, r7
 8009506:	b002      	add	sp, #8
 8009508:	bd80      	pop	{r7, pc}
 800950a:	46c0      	nop			@ (mov r8, r8)
 800950c:	2000074c 	.word	0x2000074c
 8009510:	08009d24 	.word	0x08009d24

08009514 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800951a:	4b10      	ldr	r3, [pc, #64]	@ (800955c <Get_SerialNum+0x48>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009520:	4b0f      	ldr	r3, [pc, #60]	@ (8009560 <Get_SerialNum+0x4c>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009526:	4b0f      	ldr	r3, [pc, #60]	@ (8009564 <Get_SerialNum+0x50>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800952c:	68fa      	ldr	r2, [r7, #12]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	18d3      	adds	r3, r2, r3
 8009532:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d00b      	beq.n	8009552 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800953a:	490b      	ldr	r1, [pc, #44]	@ (8009568 <Get_SerialNum+0x54>)
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2208      	movs	r2, #8
 8009540:	0018      	movs	r0, r3
 8009542:	f000 f815 	bl	8009570 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009546:	4909      	ldr	r1, [pc, #36]	@ (800956c <Get_SerialNum+0x58>)
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	2204      	movs	r2, #4
 800954c:	0018      	movs	r0, r3
 800954e:	f000 f80f 	bl	8009570 <IntToUnicode>
  }
}
 8009552:	46c0      	nop			@ (mov r8, r8)
 8009554:	46bd      	mov	sp, r7
 8009556:	b004      	add	sp, #16
 8009558:	bd80      	pop	{r7, pc}
 800955a:	46c0      	nop			@ (mov r8, r8)
 800955c:	1ffff7ac 	.word	0x1ffff7ac
 8009560:	1ffff7b0 	.word	0x1ffff7b0
 8009564:	1ffff7b4 	.word	0x1ffff7b4
 8009568:	20000166 	.word	0x20000166
 800956c:	20000176 	.word	0x20000176

08009570 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b086      	sub	sp, #24
 8009574:	af00      	add	r7, sp, #0
 8009576:	60f8      	str	r0, [r7, #12]
 8009578:	60b9      	str	r1, [r7, #8]
 800957a:	1dfb      	adds	r3, r7, #7
 800957c:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800957e:	2117      	movs	r1, #23
 8009580:	187b      	adds	r3, r7, r1
 8009582:	2200      	movs	r2, #0
 8009584:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 8009586:	187b      	adds	r3, r7, r1
 8009588:	2200      	movs	r2, #0
 800958a:	701a      	strb	r2, [r3, #0]
 800958c:	e02f      	b.n	80095ee <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	0f1b      	lsrs	r3, r3, #28
 8009592:	2b09      	cmp	r3, #9
 8009594:	d80d      	bhi.n	80095b2 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	0f1b      	lsrs	r3, r3, #28
 800959a:	b2da      	uxtb	r2, r3
 800959c:	2317      	movs	r3, #23
 800959e:	18fb      	adds	r3, r7, r3
 80095a0:	781b      	ldrb	r3, [r3, #0]
 80095a2:	005b      	lsls	r3, r3, #1
 80095a4:	0019      	movs	r1, r3
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	185b      	adds	r3, r3, r1
 80095aa:	3230      	adds	r2, #48	@ 0x30
 80095ac:	b2d2      	uxtb	r2, r2
 80095ae:	701a      	strb	r2, [r3, #0]
 80095b0:	e00c      	b.n	80095cc <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	0f1b      	lsrs	r3, r3, #28
 80095b6:	b2da      	uxtb	r2, r3
 80095b8:	2317      	movs	r3, #23
 80095ba:	18fb      	adds	r3, r7, r3
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	005b      	lsls	r3, r3, #1
 80095c0:	0019      	movs	r1, r3
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	185b      	adds	r3, r3, r1
 80095c6:	3237      	adds	r2, #55	@ 0x37
 80095c8:	b2d2      	uxtb	r2, r2
 80095ca:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	011b      	lsls	r3, r3, #4
 80095d0:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80095d2:	2117      	movs	r1, #23
 80095d4:	187b      	adds	r3, r7, r1
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	005b      	lsls	r3, r3, #1
 80095da:	3301      	adds	r3, #1
 80095dc:	68ba      	ldr	r2, [r7, #8]
 80095de:	18d3      	adds	r3, r2, r3
 80095e0:	2200      	movs	r2, #0
 80095e2:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80095e4:	187b      	adds	r3, r7, r1
 80095e6:	781a      	ldrb	r2, [r3, #0]
 80095e8:	187b      	adds	r3, r7, r1
 80095ea:	3201      	adds	r2, #1
 80095ec:	701a      	strb	r2, [r3, #0]
 80095ee:	2317      	movs	r3, #23
 80095f0:	18fa      	adds	r2, r7, r3
 80095f2:	1dfb      	adds	r3, r7, #7
 80095f4:	7812      	ldrb	r2, [r2, #0]
 80095f6:	781b      	ldrb	r3, [r3, #0]
 80095f8:	429a      	cmp	r2, r3
 80095fa:	d3c8      	bcc.n	800958e <IntToUnicode+0x1e>
  }
}
 80095fc:	46c0      	nop			@ (mov r8, r8)
 80095fe:	46c0      	nop			@ (mov r8, r8)
 8009600:	46bd      	mov	sp, r7
 8009602:	b006      	add	sp, #24
 8009604:	bd80      	pop	{r7, pc}
	...

08009608 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b084      	sub	sp, #16
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a0e      	ldr	r2, [pc, #56]	@ (8009650 <HAL_PCD_MspInit+0x48>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d115      	bne.n	8009646 <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800961a:	4b0e      	ldr	r3, [pc, #56]	@ (8009654 <HAL_PCD_MspInit+0x4c>)
 800961c:	69da      	ldr	r2, [r3, #28]
 800961e:	4b0d      	ldr	r3, [pc, #52]	@ (8009654 <HAL_PCD_MspInit+0x4c>)
 8009620:	2180      	movs	r1, #128	@ 0x80
 8009622:	0409      	lsls	r1, r1, #16
 8009624:	430a      	orrs	r2, r1
 8009626:	61da      	str	r2, [r3, #28]
 8009628:	4b0a      	ldr	r3, [pc, #40]	@ (8009654 <HAL_PCD_MspInit+0x4c>)
 800962a:	69da      	ldr	r2, [r3, #28]
 800962c:	2380      	movs	r3, #128	@ 0x80
 800962e:	041b      	lsls	r3, r3, #16
 8009630:	4013      	ands	r3, r2
 8009632:	60fb      	str	r3, [r7, #12]
 8009634:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8009636:	2200      	movs	r2, #0
 8009638:	2100      	movs	r1, #0
 800963a:	201f      	movs	r0, #31
 800963c:	f7f7 ff08 	bl	8001450 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8009640:	201f      	movs	r0, #31
 8009642:	f7f7 ff1a 	bl	800147a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009646:	46c0      	nop			@ (mov r8, r8)
 8009648:	46bd      	mov	sp, r7
 800964a:	b004      	add	sp, #16
 800964c:	bd80      	pop	{r7, pc}
 800964e:	46c0      	nop			@ (mov r8, r8)
 8009650:	40005c00 	.word	0x40005c00
 8009654:	40021000 	.word	0x40021000

08009658 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b082      	sub	sp, #8
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	23b6      	movs	r3, #182	@ 0xb6
 8009664:	009b      	lsls	r3, r3, #2
 8009666:	58d2      	ldr	r2, [r2, r3]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	21a6      	movs	r1, #166	@ 0xa6
 800966c:	0089      	lsls	r1, r1, #2
 800966e:	468c      	mov	ip, r1
 8009670:	4463      	add	r3, ip
 8009672:	0019      	movs	r1, r3
 8009674:	0010      	movs	r0, r2
 8009676:	f7fe fce3 	bl	8008040 <USBD_LL_SetupStage>
}
 800967a:	46c0      	nop			@ (mov r8, r8)
 800967c:	46bd      	mov	sp, r7
 800967e:	b002      	add	sp, #8
 8009680:	bd80      	pop	{r7, pc}

08009682 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009682:	b590      	push	{r4, r7, lr}
 8009684:	b083      	sub	sp, #12
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
 800968a:	000a      	movs	r2, r1
 800968c:	1cfb      	adds	r3, r7, #3
 800968e:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009690:	687a      	ldr	r2, [r7, #4]
 8009692:	23b6      	movs	r3, #182	@ 0xb6
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	58d4      	ldr	r4, [r2, r3]
 8009698:	1cfb      	adds	r3, r7, #3
 800969a:	781a      	ldrb	r2, [r3, #0]
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	23b2      	movs	r3, #178	@ 0xb2
 80096a0:	0059      	lsls	r1, r3, #1
 80096a2:	0013      	movs	r3, r2
 80096a4:	009b      	lsls	r3, r3, #2
 80096a6:	189b      	adds	r3, r3, r2
 80096a8:	00db      	lsls	r3, r3, #3
 80096aa:	18c3      	adds	r3, r0, r3
 80096ac:	185b      	adds	r3, r3, r1
 80096ae:	681a      	ldr	r2, [r3, #0]
 80096b0:	1cfb      	adds	r3, r7, #3
 80096b2:	781b      	ldrb	r3, [r3, #0]
 80096b4:	0019      	movs	r1, r3
 80096b6:	0020      	movs	r0, r4
 80096b8:	f7fe fd20 	bl	80080fc <USBD_LL_DataOutStage>
}
 80096bc:	46c0      	nop			@ (mov r8, r8)
 80096be:	46bd      	mov	sp, r7
 80096c0:	b003      	add	sp, #12
 80096c2:	bd90      	pop	{r4, r7, pc}

080096c4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b082      	sub	sp, #8
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	000a      	movs	r2, r1
 80096ce:	1cfb      	adds	r3, r7, #3
 80096d0:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80096d2:	687a      	ldr	r2, [r7, #4]
 80096d4:	23b6      	movs	r3, #182	@ 0xb6
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	58d0      	ldr	r0, [r2, r3]
 80096da:	1cfb      	adds	r3, r7, #3
 80096dc:	781a      	ldrb	r2, [r3, #0]
 80096de:	6879      	ldr	r1, [r7, #4]
 80096e0:	0013      	movs	r3, r2
 80096e2:	009b      	lsls	r3, r3, #2
 80096e4:	189b      	adds	r3, r3, r2
 80096e6:	00db      	lsls	r3, r3, #3
 80096e8:	18cb      	adds	r3, r1, r3
 80096ea:	3324      	adds	r3, #36	@ 0x24
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	1cfb      	adds	r3, r7, #3
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	0019      	movs	r1, r3
 80096f4:	f7fe fd84 	bl	8008200 <USBD_LL_DataInStage>
}
 80096f8:	46c0      	nop			@ (mov r8, r8)
 80096fa:	46bd      	mov	sp, r7
 80096fc:	b002      	add	sp, #8
 80096fe:	bd80      	pop	{r7, pc}

08009700 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b082      	sub	sp, #8
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009708:	687a      	ldr	r2, [r7, #4]
 800970a:	23b6      	movs	r3, #182	@ 0xb6
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	58d3      	ldr	r3, [r2, r3]
 8009710:	0018      	movs	r0, r3
 8009712:	f7fe febb 	bl	800848c <USBD_LL_SOF>
}
 8009716:	46c0      	nop			@ (mov r8, r8)
 8009718:	46bd      	mov	sp, r7
 800971a:	b002      	add	sp, #8
 800971c:	bd80      	pop	{r7, pc}

0800971e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b084      	sub	sp, #16
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009726:	230f      	movs	r3, #15
 8009728:	18fb      	adds	r3, r7, r3
 800972a:	2201      	movs	r2, #1
 800972c:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	795b      	ldrb	r3, [r3, #5]
 8009732:	2b02      	cmp	r3, #2
 8009734:	d001      	beq.n	800973a <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 8009736:	f7f7 f985 	bl	8000a44 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800973a:	687a      	ldr	r2, [r7, #4]
 800973c:	23b6      	movs	r3, #182	@ 0xb6
 800973e:	009b      	lsls	r3, r3, #2
 8009740:	58d2      	ldr	r2, [r2, r3]
 8009742:	230f      	movs	r3, #15
 8009744:	18fb      	adds	r3, r7, r3
 8009746:	781b      	ldrb	r3, [r3, #0]
 8009748:	0019      	movs	r1, r3
 800974a:	0010      	movs	r0, r2
 800974c:	f7fe fe5d 	bl	800840a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009750:	687a      	ldr	r2, [r7, #4]
 8009752:	23b6      	movs	r3, #182	@ 0xb6
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	58d3      	ldr	r3, [r2, r3]
 8009758:	0018      	movs	r0, r3
 800975a:	f7fe fe0e 	bl	800837a <USBD_LL_Reset>
}
 800975e:	46c0      	nop			@ (mov r8, r8)
 8009760:	46bd      	mov	sp, r7
 8009762:	b004      	add	sp, #16
 8009764:	bd80      	pop	{r7, pc}
	...

08009768 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b082      	sub	sp, #8
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009770:	687a      	ldr	r2, [r7, #4]
 8009772:	23b6      	movs	r3, #182	@ 0xb6
 8009774:	009b      	lsls	r3, r3, #2
 8009776:	58d3      	ldr	r3, [r2, r3]
 8009778:	0018      	movs	r0, r3
 800977a:	f7fe fe57 	bl	800842c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	7a5b      	ldrb	r3, [r3, #9]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d005      	beq.n	8009792 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009786:	4b05      	ldr	r3, [pc, #20]	@ (800979c <HAL_PCD_SuspendCallback+0x34>)
 8009788:	691a      	ldr	r2, [r3, #16]
 800978a:	4b04      	ldr	r3, [pc, #16]	@ (800979c <HAL_PCD_SuspendCallback+0x34>)
 800978c:	2106      	movs	r1, #6
 800978e:	430a      	orrs	r2, r1
 8009790:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 8009792:	46c0      	nop			@ (mov r8, r8)
 8009794:	46bd      	mov	sp, r7
 8009796:	b002      	add	sp, #8
 8009798:	bd80      	pop	{r7, pc}
 800979a:	46c0      	nop			@ (mov r8, r8)
 800979c:	e000ed00 	.word	0xe000ed00

080097a0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b082      	sub	sp, #8
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	7a5b      	ldrb	r3, [r3, #9]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d007      	beq.n	80097c0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80097b0:	4b09      	ldr	r3, [pc, #36]	@ (80097d8 <HAL_PCD_ResumeCallback+0x38>)
 80097b2:	691a      	ldr	r2, [r3, #16]
 80097b4:	4b08      	ldr	r3, [pc, #32]	@ (80097d8 <HAL_PCD_ResumeCallback+0x38>)
 80097b6:	2106      	movs	r1, #6
 80097b8:	438a      	bics	r2, r1
 80097ba:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 80097bc:	f000 fa20 	bl	8009c00 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80097c0:	687a      	ldr	r2, [r7, #4]
 80097c2:	23b6      	movs	r3, #182	@ 0xb6
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	58d3      	ldr	r3, [r2, r3]
 80097c8:	0018      	movs	r0, r3
 80097ca:	f7fe fe47 	bl	800845c <USBD_LL_Resume>
}
 80097ce:	46c0      	nop			@ (mov r8, r8)
 80097d0:	46bd      	mov	sp, r7
 80097d2:	b002      	add	sp, #8
 80097d4:	bd80      	pop	{r7, pc}
 80097d6:	46c0      	nop			@ (mov r8, r8)
 80097d8:	e000ed00 	.word	0xe000ed00

080097dc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b082      	sub	sp, #8
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80097e4:	4a27      	ldr	r2, [pc, #156]	@ (8009884 <USBD_LL_Init+0xa8>)
 80097e6:	23b6      	movs	r3, #182	@ 0xb6
 80097e8:	009b      	lsls	r3, r3, #2
 80097ea:	6879      	ldr	r1, [r7, #4]
 80097ec:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 80097ee:	687a      	ldr	r2, [r7, #4]
 80097f0:	23b0      	movs	r3, #176	@ 0xb0
 80097f2:	009b      	lsls	r3, r3, #2
 80097f4:	4923      	ldr	r1, [pc, #140]	@ (8009884 <USBD_LL_Init+0xa8>)
 80097f6:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 80097f8:	4b22      	ldr	r3, [pc, #136]	@ (8009884 <USBD_LL_Init+0xa8>)
 80097fa:	4a23      	ldr	r2, [pc, #140]	@ (8009888 <USBD_LL_Init+0xac>)
 80097fc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80097fe:	4b21      	ldr	r3, [pc, #132]	@ (8009884 <USBD_LL_Init+0xa8>)
 8009800:	2208      	movs	r2, #8
 8009802:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009804:	4b1f      	ldr	r3, [pc, #124]	@ (8009884 <USBD_LL_Init+0xa8>)
 8009806:	2202      	movs	r2, #2
 8009808:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800980a:	4b1e      	ldr	r3, [pc, #120]	@ (8009884 <USBD_LL_Init+0xa8>)
 800980c:	2202      	movs	r2, #2
 800980e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009810:	4b1c      	ldr	r3, [pc, #112]	@ (8009884 <USBD_LL_Init+0xa8>)
 8009812:	2200      	movs	r2, #0
 8009814:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009816:	4b1b      	ldr	r3, [pc, #108]	@ (8009884 <USBD_LL_Init+0xa8>)
 8009818:	2200      	movs	r2, #0
 800981a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800981c:	4b19      	ldr	r3, [pc, #100]	@ (8009884 <USBD_LL_Init+0xa8>)
 800981e:	2200      	movs	r2, #0
 8009820:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009822:	4b18      	ldr	r3, [pc, #96]	@ (8009884 <USBD_LL_Init+0xa8>)
 8009824:	0018      	movs	r0, r3
 8009826:	f7f8 f9b9 	bl	8001b9c <HAL_PCD_Init>
 800982a:	1e03      	subs	r3, r0, #0
 800982c:	d001      	beq.n	8009832 <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 800982e:	f7f7 f909 	bl	8000a44 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009832:	687a      	ldr	r2, [r7, #4]
 8009834:	23b0      	movs	r3, #176	@ 0xb0
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	58d0      	ldr	r0, [r2, r3]
 800983a:	2318      	movs	r3, #24
 800983c:	2200      	movs	r2, #0
 800983e:	2100      	movs	r1, #0
 8009840:	f7f9 ff52 	bl	80036e8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	23b0      	movs	r3, #176	@ 0xb0
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	58d0      	ldr	r0, [r2, r3]
 800984c:	2358      	movs	r3, #88	@ 0x58
 800984e:	2200      	movs	r2, #0
 8009850:	2180      	movs	r1, #128	@ 0x80
 8009852:	f7f9 ff49 	bl	80036e8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	23b0      	movs	r3, #176	@ 0xb0
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	58d0      	ldr	r0, [r2, r3]
 800985e:	2398      	movs	r3, #152	@ 0x98
 8009860:	2200      	movs	r2, #0
 8009862:	2181      	movs	r1, #129	@ 0x81
 8009864:	f7f9 ff40 	bl	80036e8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 8009868:	687a      	ldr	r2, [r7, #4]
 800986a:	23b0      	movs	r3, #176	@ 0xb0
 800986c:	009b      	lsls	r3, r3, #2
 800986e:	58d0      	ldr	r0, [r2, r3]
 8009870:	23d8      	movs	r3, #216	@ 0xd8
 8009872:	2200      	movs	r2, #0
 8009874:	2101      	movs	r1, #1
 8009876:	f7f9 ff37 	bl	80036e8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800987a:	2300      	movs	r3, #0
}
 800987c:	0018      	movs	r0, r3
 800987e:	46bd      	mov	sp, r7
 8009880:	b002      	add	sp, #8
 8009882:	bd80      	pop	{r7, pc}
 8009884:	2000094c 	.word	0x2000094c
 8009888:	40005c00 	.word	0x40005c00

0800988c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800988c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800988e:	b085      	sub	sp, #20
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009894:	210f      	movs	r1, #15
 8009896:	187b      	adds	r3, r7, r1
 8009898:	2200      	movs	r2, #0
 800989a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800989c:	260e      	movs	r6, #14
 800989e:	19bb      	adds	r3, r7, r6
 80098a0:	2200      	movs	r2, #0
 80098a2:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 80098a4:	687a      	ldr	r2, [r7, #4]
 80098a6:	23b0      	movs	r3, #176	@ 0xb0
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	58d3      	ldr	r3, [r2, r3]
 80098ac:	000d      	movs	r5, r1
 80098ae:	187c      	adds	r4, r7, r1
 80098b0:	0018      	movs	r0, r3
 80098b2:	f7f8 fa67 	bl	8001d84 <HAL_PCD_Start>
 80098b6:	0003      	movs	r3, r0
 80098b8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098ba:	19bc      	adds	r4, r7, r6
 80098bc:	197b      	adds	r3, r7, r5
 80098be:	781b      	ldrb	r3, [r3, #0]
 80098c0:	0018      	movs	r0, r3
 80098c2:	f000 f9a4 	bl	8009c0e <USBD_Get_USB_Status>
 80098c6:	0003      	movs	r3, r0
 80098c8:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80098ca:	19bb      	adds	r3, r7, r6
 80098cc:	781b      	ldrb	r3, [r3, #0]
}
 80098ce:	0018      	movs	r0, r3
 80098d0:	46bd      	mov	sp, r7
 80098d2:	b005      	add	sp, #20
 80098d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080098d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80098d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098d8:	b085      	sub	sp, #20
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
 80098de:	000c      	movs	r4, r1
 80098e0:	0010      	movs	r0, r2
 80098e2:	0019      	movs	r1, r3
 80098e4:	1cfb      	adds	r3, r7, #3
 80098e6:	1c22      	adds	r2, r4, #0
 80098e8:	701a      	strb	r2, [r3, #0]
 80098ea:	1cbb      	adds	r3, r7, #2
 80098ec:	1c02      	adds	r2, r0, #0
 80098ee:	701a      	strb	r2, [r3, #0]
 80098f0:	003b      	movs	r3, r7
 80098f2:	1c0a      	adds	r2, r1, #0
 80098f4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098f6:	260f      	movs	r6, #15
 80098f8:	19bb      	adds	r3, r7, r6
 80098fa:	2200      	movs	r2, #0
 80098fc:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098fe:	250e      	movs	r5, #14
 8009900:	197b      	adds	r3, r7, r5
 8009902:	2200      	movs	r2, #0
 8009904:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009906:	687a      	ldr	r2, [r7, #4]
 8009908:	23b0      	movs	r3, #176	@ 0xb0
 800990a:	009b      	lsls	r3, r3, #2
 800990c:	58d0      	ldr	r0, [r2, r3]
 800990e:	19bc      	adds	r4, r7, r6
 8009910:	1cbb      	adds	r3, r7, #2
 8009912:	781d      	ldrb	r5, [r3, #0]
 8009914:	003b      	movs	r3, r7
 8009916:	881a      	ldrh	r2, [r3, #0]
 8009918:	1cfb      	adds	r3, r7, #3
 800991a:	7819      	ldrb	r1, [r3, #0]
 800991c:	002b      	movs	r3, r5
 800991e:	f7f8 fbc5 	bl	80020ac <HAL_PCD_EP_Open>
 8009922:	0003      	movs	r3, r0
 8009924:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009926:	250e      	movs	r5, #14
 8009928:	197c      	adds	r4, r7, r5
 800992a:	19bb      	adds	r3, r7, r6
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	0018      	movs	r0, r3
 8009930:	f000 f96d 	bl	8009c0e <USBD_Get_USB_Status>
 8009934:	0003      	movs	r3, r0
 8009936:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009938:	197b      	adds	r3, r7, r5
 800993a:	781b      	ldrb	r3, [r3, #0]
}
 800993c:	0018      	movs	r0, r3
 800993e:	46bd      	mov	sp, r7
 8009940:	b005      	add	sp, #20
 8009942:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009944 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009946:	b085      	sub	sp, #20
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	000a      	movs	r2, r1
 800994e:	1cfb      	adds	r3, r7, #3
 8009950:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009952:	210f      	movs	r1, #15
 8009954:	187b      	adds	r3, r7, r1
 8009956:	2200      	movs	r2, #0
 8009958:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800995a:	260e      	movs	r6, #14
 800995c:	19bb      	adds	r3, r7, r6
 800995e:	2200      	movs	r2, #0
 8009960:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009962:	687a      	ldr	r2, [r7, #4]
 8009964:	23b0      	movs	r3, #176	@ 0xb0
 8009966:	009b      	lsls	r3, r3, #2
 8009968:	58d2      	ldr	r2, [r2, r3]
 800996a:	000d      	movs	r5, r1
 800996c:	187c      	adds	r4, r7, r1
 800996e:	1cfb      	adds	r3, r7, #3
 8009970:	781b      	ldrb	r3, [r3, #0]
 8009972:	0019      	movs	r1, r3
 8009974:	0010      	movs	r0, r2
 8009976:	f7f8 fc08 	bl	800218a <HAL_PCD_EP_Close>
 800997a:	0003      	movs	r3, r0
 800997c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800997e:	19bc      	adds	r4, r7, r6
 8009980:	197b      	adds	r3, r7, r5
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	0018      	movs	r0, r3
 8009986:	f000 f942 	bl	8009c0e <USBD_Get_USB_Status>
 800998a:	0003      	movs	r3, r0
 800998c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800998e:	19bb      	adds	r3, r7, r6
 8009990:	781b      	ldrb	r3, [r3, #0]
}
 8009992:	0018      	movs	r0, r3
 8009994:	46bd      	mov	sp, r7
 8009996:	b005      	add	sp, #20
 8009998:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800999a <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800999a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800999c:	b085      	sub	sp, #20
 800999e:	af00      	add	r7, sp, #0
 80099a0:	6078      	str	r0, [r7, #4]
 80099a2:	000a      	movs	r2, r1
 80099a4:	1cfb      	adds	r3, r7, #3
 80099a6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099a8:	210f      	movs	r1, #15
 80099aa:	187b      	adds	r3, r7, r1
 80099ac:	2200      	movs	r2, #0
 80099ae:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099b0:	260e      	movs	r6, #14
 80099b2:	19bb      	adds	r3, r7, r6
 80099b4:	2200      	movs	r2, #0
 80099b6:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	23b0      	movs	r3, #176	@ 0xb0
 80099bc:	009b      	lsls	r3, r3, #2
 80099be:	58d2      	ldr	r2, [r2, r3]
 80099c0:	000d      	movs	r5, r1
 80099c2:	187c      	adds	r4, r7, r1
 80099c4:	1cfb      	adds	r3, r7, #3
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	0019      	movs	r1, r3
 80099ca:	0010      	movs	r0, r2
 80099cc:	f7f8 fca1 	bl	8002312 <HAL_PCD_EP_SetStall>
 80099d0:	0003      	movs	r3, r0
 80099d2:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099d4:	19bc      	adds	r4, r7, r6
 80099d6:	197b      	adds	r3, r7, r5
 80099d8:	781b      	ldrb	r3, [r3, #0]
 80099da:	0018      	movs	r0, r3
 80099dc:	f000 f917 	bl	8009c0e <USBD_Get_USB_Status>
 80099e0:	0003      	movs	r3, r0
 80099e2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80099e4:	19bb      	adds	r3, r7, r6
 80099e6:	781b      	ldrb	r3, [r3, #0]
}
 80099e8:	0018      	movs	r0, r3
 80099ea:	46bd      	mov	sp, r7
 80099ec:	b005      	add	sp, #20
 80099ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080099f0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099f2:	b085      	sub	sp, #20
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	000a      	movs	r2, r1
 80099fa:	1cfb      	adds	r3, r7, #3
 80099fc:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099fe:	210f      	movs	r1, #15
 8009a00:	187b      	adds	r3, r7, r1
 8009a02:	2200      	movs	r2, #0
 8009a04:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a06:	260e      	movs	r6, #14
 8009a08:	19bb      	adds	r3, r7, r6
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009a0e:	687a      	ldr	r2, [r7, #4]
 8009a10:	23b0      	movs	r3, #176	@ 0xb0
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	58d2      	ldr	r2, [r2, r3]
 8009a16:	000d      	movs	r5, r1
 8009a18:	187c      	adds	r4, r7, r1
 8009a1a:	1cfb      	adds	r3, r7, #3
 8009a1c:	781b      	ldrb	r3, [r3, #0]
 8009a1e:	0019      	movs	r1, r3
 8009a20:	0010      	movs	r0, r2
 8009a22:	f7f8 fcd2 	bl	80023ca <HAL_PCD_EP_ClrStall>
 8009a26:	0003      	movs	r3, r0
 8009a28:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a2a:	19bc      	adds	r4, r7, r6
 8009a2c:	197b      	adds	r3, r7, r5
 8009a2e:	781b      	ldrb	r3, [r3, #0]
 8009a30:	0018      	movs	r0, r3
 8009a32:	f000 f8ec 	bl	8009c0e <USBD_Get_USB_Status>
 8009a36:	0003      	movs	r3, r0
 8009a38:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009a3a:	19bb      	adds	r3, r7, r6
 8009a3c:	781b      	ldrb	r3, [r3, #0]
}
 8009a3e:	0018      	movs	r0, r3
 8009a40:	46bd      	mov	sp, r7
 8009a42:	b005      	add	sp, #20
 8009a44:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009a46 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a46:	b580      	push	{r7, lr}
 8009a48:	b084      	sub	sp, #16
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	6078      	str	r0, [r7, #4]
 8009a4e:	000a      	movs	r2, r1
 8009a50:	1cfb      	adds	r3, r7, #3
 8009a52:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009a54:	687a      	ldr	r2, [r7, #4]
 8009a56:	23b0      	movs	r3, #176	@ 0xb0
 8009a58:	009b      	lsls	r3, r3, #2
 8009a5a:	58d3      	ldr	r3, [r2, r3]
 8009a5c:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009a5e:	1cfb      	adds	r3, r7, #3
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	b25b      	sxtb	r3, r3
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	da0c      	bge.n	8009a82 <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009a68:	1cfb      	adds	r3, r7, #3
 8009a6a:	781b      	ldrb	r3, [r3, #0]
 8009a6c:	227f      	movs	r2, #127	@ 0x7f
 8009a6e:	401a      	ands	r2, r3
 8009a70:	68f9      	ldr	r1, [r7, #12]
 8009a72:	0013      	movs	r3, r2
 8009a74:	009b      	lsls	r3, r3, #2
 8009a76:	189b      	adds	r3, r3, r2
 8009a78:	00db      	lsls	r3, r3, #3
 8009a7a:	18cb      	adds	r3, r1, r3
 8009a7c:	3312      	adds	r3, #18
 8009a7e:	781b      	ldrb	r3, [r3, #0]
 8009a80:	e00d      	b.n	8009a9e <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009a82:	1cfb      	adds	r3, r7, #3
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	227f      	movs	r2, #127	@ 0x7f
 8009a88:	401a      	ands	r2, r3
 8009a8a:	68f8      	ldr	r0, [r7, #12]
 8009a8c:	23a9      	movs	r3, #169	@ 0xa9
 8009a8e:	0059      	lsls	r1, r3, #1
 8009a90:	0013      	movs	r3, r2
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	189b      	adds	r3, r3, r2
 8009a96:	00db      	lsls	r3, r3, #3
 8009a98:	18c3      	adds	r3, r0, r3
 8009a9a:	185b      	adds	r3, r3, r1
 8009a9c:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009a9e:	0018      	movs	r0, r3
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	b004      	add	sp, #16
 8009aa4:	bd80      	pop	{r7, pc}

08009aa6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009aa6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009aa8:	b085      	sub	sp, #20
 8009aaa:	af00      	add	r7, sp, #0
 8009aac:	6078      	str	r0, [r7, #4]
 8009aae:	000a      	movs	r2, r1
 8009ab0:	1cfb      	adds	r3, r7, #3
 8009ab2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ab4:	210f      	movs	r1, #15
 8009ab6:	187b      	adds	r3, r7, r1
 8009ab8:	2200      	movs	r2, #0
 8009aba:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009abc:	260e      	movs	r6, #14
 8009abe:	19bb      	adds	r3, r7, r6
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009ac4:	687a      	ldr	r2, [r7, #4]
 8009ac6:	23b0      	movs	r3, #176	@ 0xb0
 8009ac8:	009b      	lsls	r3, r3, #2
 8009aca:	58d2      	ldr	r2, [r2, r3]
 8009acc:	000d      	movs	r5, r1
 8009ace:	187c      	adds	r4, r7, r1
 8009ad0:	1cfb      	adds	r3, r7, #3
 8009ad2:	781b      	ldrb	r3, [r3, #0]
 8009ad4:	0019      	movs	r1, r3
 8009ad6:	0010      	movs	r0, r2
 8009ad8:	f7f8 fabe 	bl	8002058 <HAL_PCD_SetAddress>
 8009adc:	0003      	movs	r3, r0
 8009ade:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ae0:	19bc      	adds	r4, r7, r6
 8009ae2:	197b      	adds	r3, r7, r5
 8009ae4:	781b      	ldrb	r3, [r3, #0]
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	f000 f891 	bl	8009c0e <USBD_Get_USB_Status>
 8009aec:	0003      	movs	r3, r0
 8009aee:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009af0:	19bb      	adds	r3, r7, r6
 8009af2:	781b      	ldrb	r3, [r3, #0]
}
 8009af4:	0018      	movs	r0, r3
 8009af6:	46bd      	mov	sp, r7
 8009af8:	b005      	add	sp, #20
 8009afa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009afc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009afe:	b087      	sub	sp, #28
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	60f8      	str	r0, [r7, #12]
 8009b04:	0008      	movs	r0, r1
 8009b06:	607a      	str	r2, [r7, #4]
 8009b08:	0019      	movs	r1, r3
 8009b0a:	230b      	movs	r3, #11
 8009b0c:	18fb      	adds	r3, r7, r3
 8009b0e:	1c02      	adds	r2, r0, #0
 8009b10:	701a      	strb	r2, [r3, #0]
 8009b12:	2408      	movs	r4, #8
 8009b14:	193b      	adds	r3, r7, r4
 8009b16:	1c0a      	adds	r2, r1, #0
 8009b18:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b1a:	2117      	movs	r1, #23
 8009b1c:	187b      	adds	r3, r7, r1
 8009b1e:	2200      	movs	r2, #0
 8009b20:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b22:	2516      	movs	r5, #22
 8009b24:	197b      	adds	r3, r7, r5
 8009b26:	2200      	movs	r2, #0
 8009b28:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009b2a:	68fa      	ldr	r2, [r7, #12]
 8009b2c:	23b0      	movs	r3, #176	@ 0xb0
 8009b2e:	009b      	lsls	r3, r3, #2
 8009b30:	58d0      	ldr	r0, [r2, r3]
 8009b32:	193b      	adds	r3, r7, r4
 8009b34:	881d      	ldrh	r5, [r3, #0]
 8009b36:	000e      	movs	r6, r1
 8009b38:	187c      	adds	r4, r7, r1
 8009b3a:	687a      	ldr	r2, [r7, #4]
 8009b3c:	230b      	movs	r3, #11
 8009b3e:	18fb      	adds	r3, r7, r3
 8009b40:	7819      	ldrb	r1, [r3, #0]
 8009b42:	002b      	movs	r3, r5
 8009b44:	f7f8 fba9 	bl	800229a <HAL_PCD_EP_Transmit>
 8009b48:	0003      	movs	r3, r0
 8009b4a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b4c:	2516      	movs	r5, #22
 8009b4e:	197c      	adds	r4, r7, r5
 8009b50:	19bb      	adds	r3, r7, r6
 8009b52:	781b      	ldrb	r3, [r3, #0]
 8009b54:	0018      	movs	r0, r3
 8009b56:	f000 f85a 	bl	8009c0e <USBD_Get_USB_Status>
 8009b5a:	0003      	movs	r3, r0
 8009b5c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009b5e:	197b      	adds	r3, r7, r5
 8009b60:	781b      	ldrb	r3, [r3, #0]
}
 8009b62:	0018      	movs	r0, r3
 8009b64:	46bd      	mov	sp, r7
 8009b66:	b007      	add	sp, #28
 8009b68:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009b6a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009b6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b6c:	b087      	sub	sp, #28
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	60f8      	str	r0, [r7, #12]
 8009b72:	0008      	movs	r0, r1
 8009b74:	607a      	str	r2, [r7, #4]
 8009b76:	0019      	movs	r1, r3
 8009b78:	230b      	movs	r3, #11
 8009b7a:	18fb      	adds	r3, r7, r3
 8009b7c:	1c02      	adds	r2, r0, #0
 8009b7e:	701a      	strb	r2, [r3, #0]
 8009b80:	2408      	movs	r4, #8
 8009b82:	193b      	adds	r3, r7, r4
 8009b84:	1c0a      	adds	r2, r1, #0
 8009b86:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b88:	2117      	movs	r1, #23
 8009b8a:	187b      	adds	r3, r7, r1
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b90:	2516      	movs	r5, #22
 8009b92:	197b      	adds	r3, r7, r5
 8009b94:	2200      	movs	r2, #0
 8009b96:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009b98:	68fa      	ldr	r2, [r7, #12]
 8009b9a:	23b0      	movs	r3, #176	@ 0xb0
 8009b9c:	009b      	lsls	r3, r3, #2
 8009b9e:	58d0      	ldr	r0, [r2, r3]
 8009ba0:	193b      	adds	r3, r7, r4
 8009ba2:	881d      	ldrh	r5, [r3, #0]
 8009ba4:	000e      	movs	r6, r1
 8009ba6:	187c      	adds	r4, r7, r1
 8009ba8:	687a      	ldr	r2, [r7, #4]
 8009baa:	230b      	movs	r3, #11
 8009bac:	18fb      	adds	r3, r7, r3
 8009bae:	7819      	ldrb	r1, [r3, #0]
 8009bb0:	002b      	movs	r3, r5
 8009bb2:	f7f8 fb3b 	bl	800222c <HAL_PCD_EP_Receive>
 8009bb6:	0003      	movs	r3, r0
 8009bb8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009bba:	2516      	movs	r5, #22
 8009bbc:	197c      	adds	r4, r7, r5
 8009bbe:	19bb      	adds	r3, r7, r6
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	0018      	movs	r0, r3
 8009bc4:	f000 f823 	bl	8009c0e <USBD_Get_USB_Status>
 8009bc8:	0003      	movs	r3, r0
 8009bca:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009bcc:	197b      	adds	r3, r7, r5
 8009bce:	781b      	ldrb	r3, [r3, #0]
}
 8009bd0:	0018      	movs	r0, r3
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	b007      	add	sp, #28
 8009bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009bd8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b082      	sub	sp, #8
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 8009be0:	4b02      	ldr	r3, [pc, #8]	@ (8009bec <USBD_static_malloc+0x14>)
}
 8009be2:	0018      	movs	r0, r3
 8009be4:	46bd      	mov	sp, r7
 8009be6:	b002      	add	sp, #8
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	46c0      	nop			@ (mov r8, r8)
 8009bec:	20000c28 	.word	0x20000c28

08009bf0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b082      	sub	sp, #8
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]

}
 8009bf8:	46c0      	nop			@ (mov r8, r8)
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	b002      	add	sp, #8
 8009bfe:	bd80      	pop	{r7, pc}

08009c00 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009c04:	f7f6 fd2e 	bl	8000664 <SystemClock_Config>
}
 8009c08:	46c0      	nop			@ (mov r8, r8)
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}

08009c0e <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009c0e:	b580      	push	{r7, lr}
 8009c10:	b084      	sub	sp, #16
 8009c12:	af00      	add	r7, sp, #0
 8009c14:	0002      	movs	r2, r0
 8009c16:	1dfb      	adds	r3, r7, #7
 8009c18:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c1a:	230f      	movs	r3, #15
 8009c1c:	18fb      	adds	r3, r7, r3
 8009c1e:	2200      	movs	r2, #0
 8009c20:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 8009c22:	1dfb      	adds	r3, r7, #7
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	2b03      	cmp	r3, #3
 8009c28:	d017      	beq.n	8009c5a <USBD_Get_USB_Status+0x4c>
 8009c2a:	dc1b      	bgt.n	8009c64 <USBD_Get_USB_Status+0x56>
 8009c2c:	2b02      	cmp	r3, #2
 8009c2e:	d00f      	beq.n	8009c50 <USBD_Get_USB_Status+0x42>
 8009c30:	dc18      	bgt.n	8009c64 <USBD_Get_USB_Status+0x56>
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d002      	beq.n	8009c3c <USBD_Get_USB_Status+0x2e>
 8009c36:	2b01      	cmp	r3, #1
 8009c38:	d005      	beq.n	8009c46 <USBD_Get_USB_Status+0x38>
 8009c3a:	e013      	b.n	8009c64 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009c3c:	230f      	movs	r3, #15
 8009c3e:	18fb      	adds	r3, r7, r3
 8009c40:	2200      	movs	r2, #0
 8009c42:	701a      	strb	r2, [r3, #0]
    break;
 8009c44:	e013      	b.n	8009c6e <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009c46:	230f      	movs	r3, #15
 8009c48:	18fb      	adds	r3, r7, r3
 8009c4a:	2202      	movs	r2, #2
 8009c4c:	701a      	strb	r2, [r3, #0]
    break;
 8009c4e:	e00e      	b.n	8009c6e <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009c50:	230f      	movs	r3, #15
 8009c52:	18fb      	adds	r3, r7, r3
 8009c54:	2201      	movs	r2, #1
 8009c56:	701a      	strb	r2, [r3, #0]
    break;
 8009c58:	e009      	b.n	8009c6e <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009c5a:	230f      	movs	r3, #15
 8009c5c:	18fb      	adds	r3, r7, r3
 8009c5e:	2202      	movs	r2, #2
 8009c60:	701a      	strb	r2, [r3, #0]
    break;
 8009c62:	e004      	b.n	8009c6e <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 8009c64:	230f      	movs	r3, #15
 8009c66:	18fb      	adds	r3, r7, r3
 8009c68:	2202      	movs	r2, #2
 8009c6a:	701a      	strb	r2, [r3, #0]
    break;
 8009c6c:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 8009c6e:	230f      	movs	r3, #15
 8009c70:	18fb      	adds	r3, r7, r3
 8009c72:	781b      	ldrb	r3, [r3, #0]
}
 8009c74:	0018      	movs	r0, r3
 8009c76:	46bd      	mov	sp, r7
 8009c78:	b004      	add	sp, #16
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <memset>:
 8009c7c:	0003      	movs	r3, r0
 8009c7e:	1882      	adds	r2, r0, r2
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d100      	bne.n	8009c86 <memset+0xa>
 8009c84:	4770      	bx	lr
 8009c86:	7019      	strb	r1, [r3, #0]
 8009c88:	3301      	adds	r3, #1
 8009c8a:	e7f9      	b.n	8009c80 <memset+0x4>

08009c8c <__libc_init_array>:
 8009c8c:	b570      	push	{r4, r5, r6, lr}
 8009c8e:	2600      	movs	r6, #0
 8009c90:	4c0c      	ldr	r4, [pc, #48]	@ (8009cc4 <__libc_init_array+0x38>)
 8009c92:	4d0d      	ldr	r5, [pc, #52]	@ (8009cc8 <__libc_init_array+0x3c>)
 8009c94:	1b64      	subs	r4, r4, r5
 8009c96:	10a4      	asrs	r4, r4, #2
 8009c98:	42a6      	cmp	r6, r4
 8009c9a:	d109      	bne.n	8009cb0 <__libc_init_array+0x24>
 8009c9c:	2600      	movs	r6, #0
 8009c9e:	f000 f819 	bl	8009cd4 <_init>
 8009ca2:	4c0a      	ldr	r4, [pc, #40]	@ (8009ccc <__libc_init_array+0x40>)
 8009ca4:	4d0a      	ldr	r5, [pc, #40]	@ (8009cd0 <__libc_init_array+0x44>)
 8009ca6:	1b64      	subs	r4, r4, r5
 8009ca8:	10a4      	asrs	r4, r4, #2
 8009caa:	42a6      	cmp	r6, r4
 8009cac:	d105      	bne.n	8009cba <__libc_init_array+0x2e>
 8009cae:	bd70      	pop	{r4, r5, r6, pc}
 8009cb0:	00b3      	lsls	r3, r6, #2
 8009cb2:	58eb      	ldr	r3, [r5, r3]
 8009cb4:	4798      	blx	r3
 8009cb6:	3601      	adds	r6, #1
 8009cb8:	e7ee      	b.n	8009c98 <__libc_init_array+0xc>
 8009cba:	00b3      	lsls	r3, r6, #2
 8009cbc:	58eb      	ldr	r3, [r5, r3]
 8009cbe:	4798      	blx	r3
 8009cc0:	3601      	adds	r6, #1
 8009cc2:	e7f2      	b.n	8009caa <__libc_init_array+0x1e>
 8009cc4:	08009e50 	.word	0x08009e50
 8009cc8:	08009e50 	.word	0x08009e50
 8009ccc:	08009e54 	.word	0x08009e54
 8009cd0:	08009e50 	.word	0x08009e50

08009cd4 <_init>:
 8009cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cd6:	46c0      	nop			@ (mov r8, r8)
 8009cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cda:	bc08      	pop	{r3}
 8009cdc:	469e      	mov	lr, r3
 8009cde:	4770      	bx	lr

08009ce0 <_fini>:
 8009ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ce2:	46c0      	nop			@ (mov r8, r8)
 8009ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ce6:	bc08      	pop	{r3}
 8009ce8:	469e      	mov	lr, r3
 8009cea:	4770      	bx	lr
