platform=xilinx_u280_xdma_201920_1
save-temps=1
debug=1
temp_dir=build
messageDb=build/krnl_vadd.mdb
report_dir=build/reports
log_dir=build/logs

[vivado]
prop=run.impl_1.STEPS.PLACE_DESIGN.TCL.PRE=./systolic_fpga.xdc
prop=run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE}={AlternateRoutability}
[connectivity]
sp=systolic_fpga_1.axi00_imem_ptr0:DDR[0:1]
sp=systolic_fpga_1.axi01_parambuf_ptr0:DDR[0:1]
sp=systolic_fpga_1.axi02_ibuf_ptr0:DDR[0:1]
sp=systolic_fpga_1.axi03_obuf_ptr0:DDR[0:1]
sp=systolic_fpga_1.axi04_simd_ptr0:DDR[0:1]

[advanced]
param=compiler.skipTimingCheckAndFrequencyScaling=0

