[
 {
  "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/adc_card/src/ADC_receiver.v",
  "InstLine" : 49,
  "InstName" : "adc_top",
  "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/adc_card/src/ADC_receiver.v",
  "ModuleLine" : 49,
  "ModuleName" : "adc_top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/adc_card/src/ADC_receiver.v",
    "InstLine" : 72,
    "InstName" : "clk2",
    "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/adc_card/src/gowin_rpll_27_to_84.v",
    "ModuleLine" : 9,
    "ModuleName" : "gowin_rpll_27_to_84"
   },
   {
    "InstFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/adc_card/src/ADC_receiver.v",
    "InstLine" : 77,
    "InstName" : "adc_submodule",
    "ModuleFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/adc_card/src/ADC_receiver.v",
    "ModuleLine" : 1,
    "ModuleName" : "adc_module"
   }
  ]
 }
]