// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_HH_
#define _dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.h"

namespace ap_rtl {

struct dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s : public sc_module {
    // Port declarations 202
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<7> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_2_V_dout;
    sc_in< sc_logic > data_stream_V_data_2_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_2_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_3_V_dout;
    sc_in< sc_logic > data_stream_V_data_3_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_3_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_4_V_dout;
    sc_in< sc_logic > data_stream_V_data_4_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_4_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_5_V_dout;
    sc_in< sc_logic > data_stream_V_data_5_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_5_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_6_V_dout;
    sc_in< sc_logic > data_stream_V_data_6_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_6_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_7_V_dout;
    sc_in< sc_logic > data_stream_V_data_7_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_7_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_8_V_dout;
    sc_in< sc_logic > data_stream_V_data_8_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_8_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_9_V_dout;
    sc_in< sc_logic > data_stream_V_data_9_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_9_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_10_V_dout;
    sc_in< sc_logic > data_stream_V_data_10_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_10_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_11_V_dout;
    sc_in< sc_logic > data_stream_V_data_11_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_11_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_12_V_dout;
    sc_in< sc_logic > data_stream_V_data_12_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_12_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_13_V_dout;
    sc_in< sc_logic > data_stream_V_data_13_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_13_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_14_V_dout;
    sc_in< sc_logic > data_stream_V_data_14_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_14_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_15_V_dout;
    sc_in< sc_logic > data_stream_V_data_15_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_15_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_16_V_dout;
    sc_in< sc_logic > data_stream_V_data_16_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_16_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_17_V_dout;
    sc_in< sc_logic > data_stream_V_data_17_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_17_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_18_V_dout;
    sc_in< sc_logic > data_stream_V_data_18_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_18_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_19_V_dout;
    sc_in< sc_logic > data_stream_V_data_19_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_19_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_20_V_dout;
    sc_in< sc_logic > data_stream_V_data_20_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_20_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_21_V_dout;
    sc_in< sc_logic > data_stream_V_data_21_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_21_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_22_V_dout;
    sc_in< sc_logic > data_stream_V_data_22_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_22_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_23_V_dout;
    sc_in< sc_logic > data_stream_V_data_23_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_23_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_24_V_dout;
    sc_in< sc_logic > data_stream_V_data_24_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_24_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_25_V_dout;
    sc_in< sc_logic > data_stream_V_data_25_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_25_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_26_V_dout;
    sc_in< sc_logic > data_stream_V_data_26_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_26_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_27_V_dout;
    sc_in< sc_logic > data_stream_V_data_27_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_27_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_28_V_dout;
    sc_in< sc_logic > data_stream_V_data_28_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_28_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_29_V_dout;
    sc_in< sc_logic > data_stream_V_data_29_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_29_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_30_V_dout;
    sc_in< sc_logic > data_stream_V_data_30_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_30_V_read;
    sc_in< sc_lv<7> > data_stream_V_data_31_V_dout;
    sc_in< sc_logic > data_stream_V_data_31_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_31_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_12_V_din;
    sc_in< sc_logic > res_stream_V_data_12_V_full_n;
    sc_out< sc_logic > res_stream_V_data_12_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_13_V_din;
    sc_in< sc_logic > res_stream_V_data_13_V_full_n;
    sc_out< sc_logic > res_stream_V_data_13_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_14_V_din;
    sc_in< sc_logic > res_stream_V_data_14_V_full_n;
    sc_out< sc_logic > res_stream_V_data_14_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_15_V_din;
    sc_in< sc_logic > res_stream_V_data_15_V_full_n;
    sc_out< sc_logic > res_stream_V_data_15_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_16_V_din;
    sc_in< sc_logic > res_stream_V_data_16_V_full_n;
    sc_out< sc_logic > res_stream_V_data_16_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_17_V_din;
    sc_in< sc_logic > res_stream_V_data_17_V_full_n;
    sc_out< sc_logic > res_stream_V_data_17_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_18_V_din;
    sc_in< sc_logic > res_stream_V_data_18_V_full_n;
    sc_out< sc_logic > res_stream_V_data_18_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_19_V_din;
    sc_in< sc_logic > res_stream_V_data_19_V_full_n;
    sc_out< sc_logic > res_stream_V_data_19_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_20_V_din;
    sc_in< sc_logic > res_stream_V_data_20_V_full_n;
    sc_out< sc_logic > res_stream_V_data_20_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_21_V_din;
    sc_in< sc_logic > res_stream_V_data_21_V_full_n;
    sc_out< sc_logic > res_stream_V_data_21_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_22_V_din;
    sc_in< sc_logic > res_stream_V_data_22_V_full_n;
    sc_out< sc_logic > res_stream_V_data_22_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_23_V_din;
    sc_in< sc_logic > res_stream_V_data_23_V_full_n;
    sc_out< sc_logic > res_stream_V_data_23_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_24_V_din;
    sc_in< sc_logic > res_stream_V_data_24_V_full_n;
    sc_out< sc_logic > res_stream_V_data_24_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_25_V_din;
    sc_in< sc_logic > res_stream_V_data_25_V_full_n;
    sc_out< sc_logic > res_stream_V_data_25_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_26_V_din;
    sc_in< sc_logic > res_stream_V_data_26_V_full_n;
    sc_out< sc_logic > res_stream_V_data_26_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_27_V_din;
    sc_in< sc_logic > res_stream_V_data_27_V_full_n;
    sc_out< sc_logic > res_stream_V_data_27_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_28_V_din;
    sc_in< sc_logic > res_stream_V_data_28_V_full_n;
    sc_out< sc_logic > res_stream_V_data_28_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_29_V_din;
    sc_in< sc_logic > res_stream_V_data_29_V_full_n;
    sc_out< sc_logic > res_stream_V_data_29_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_30_V_din;
    sc_in< sc_logic > res_stream_V_data_30_V_full_n;
    sc_out< sc_logic > res_stream_V_data_30_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_31_V_din;
    sc_in< sc_logic > res_stream_V_data_31_V_full_n;
    sc_out< sc_logic > res_stream_V_data_31_V_write;


    // Module declarations
    dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s);

    ~dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s* grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_15_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_16_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_17_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_18_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_19_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_20_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_21_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_22_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_23_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_24_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_25_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_26_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_27_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_28_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_29_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_30_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_31_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_15_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_16_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_17_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_18_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_19_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_20_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_21_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_22_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_23_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_24_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_25_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_26_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_27_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_28_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_29_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_30_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_31_V_blk_n;
    sc_signal< sc_logic > io_acc_block_signal_op4;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_1580;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_ready;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_done;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_1585;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_1590;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_1595;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_1600;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_1605;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_1610;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_1615;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_1620;
    sc_signal< sc_lv<16> > tmp_data_9_V_reg_1625;
    sc_signal< sc_lv<16> > tmp_data_10_V_reg_1630;
    sc_signal< sc_lv<16> > tmp_data_11_V_reg_1635;
    sc_signal< sc_lv<16> > tmp_data_12_V_reg_1640;
    sc_signal< sc_lv<16> > tmp_data_13_V_reg_1645;
    sc_signal< sc_lv<16> > tmp_data_14_V_reg_1650;
    sc_signal< sc_lv<16> > tmp_data_15_V_reg_1655;
    sc_signal< sc_lv<16> > tmp_data_16_V_reg_1660;
    sc_signal< sc_lv<16> > tmp_data_17_V_reg_1665;
    sc_signal< sc_lv<16> > tmp_data_18_V_reg_1670;
    sc_signal< sc_lv<16> > tmp_data_19_V_reg_1675;
    sc_signal< sc_lv<16> > tmp_data_20_V_reg_1680;
    sc_signal< sc_lv<16> > tmp_data_21_V_reg_1685;
    sc_signal< sc_lv<16> > tmp_data_22_V_reg_1690;
    sc_signal< sc_lv<16> > tmp_data_23_V_reg_1695;
    sc_signal< sc_lv<16> > tmp_data_24_V_reg_1700;
    sc_signal< sc_lv<16> > tmp_data_25_V_reg_1705;
    sc_signal< sc_lv<16> > tmp_data_26_V_reg_1710;
    sc_signal< sc_lv<16> > tmp_data_27_V_reg_1715;
    sc_signal< sc_lv<16> > tmp_data_28_V_reg_1720;
    sc_signal< sc_lv<16> > tmp_data_29_V_reg_1725;
    sc_signal< sc_lv<16> > tmp_data_30_V_reg_1730;
    sc_signal< sc_lv<16> > tmp_data_31_V_reg_1735;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_start;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_idle;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_return_31;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_start_reg;
    sc_signal< bool > ap_block_state1_ignore_call100;
    sc_signal< sc_logic > io_acc_block_signal_op139;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_state1();
    void thread_ap_block_state1_ignore_call100();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_10_V_blk_n();
    void thread_data_stream_V_data_10_V_read();
    void thread_data_stream_V_data_11_V_blk_n();
    void thread_data_stream_V_data_11_V_read();
    void thread_data_stream_V_data_12_V_blk_n();
    void thread_data_stream_V_data_12_V_read();
    void thread_data_stream_V_data_13_V_blk_n();
    void thread_data_stream_V_data_13_V_read();
    void thread_data_stream_V_data_14_V_blk_n();
    void thread_data_stream_V_data_14_V_read();
    void thread_data_stream_V_data_15_V_blk_n();
    void thread_data_stream_V_data_15_V_read();
    void thread_data_stream_V_data_16_V_blk_n();
    void thread_data_stream_V_data_16_V_read();
    void thread_data_stream_V_data_17_V_blk_n();
    void thread_data_stream_V_data_17_V_read();
    void thread_data_stream_V_data_18_V_blk_n();
    void thread_data_stream_V_data_18_V_read();
    void thread_data_stream_V_data_19_V_blk_n();
    void thread_data_stream_V_data_19_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_data_stream_V_data_20_V_blk_n();
    void thread_data_stream_V_data_20_V_read();
    void thread_data_stream_V_data_21_V_blk_n();
    void thread_data_stream_V_data_21_V_read();
    void thread_data_stream_V_data_22_V_blk_n();
    void thread_data_stream_V_data_22_V_read();
    void thread_data_stream_V_data_23_V_blk_n();
    void thread_data_stream_V_data_23_V_read();
    void thread_data_stream_V_data_24_V_blk_n();
    void thread_data_stream_V_data_24_V_read();
    void thread_data_stream_V_data_25_V_blk_n();
    void thread_data_stream_V_data_25_V_read();
    void thread_data_stream_V_data_26_V_blk_n();
    void thread_data_stream_V_data_26_V_read();
    void thread_data_stream_V_data_27_V_blk_n();
    void thread_data_stream_V_data_27_V_read();
    void thread_data_stream_V_data_28_V_blk_n();
    void thread_data_stream_V_data_28_V_read();
    void thread_data_stream_V_data_29_V_blk_n();
    void thread_data_stream_V_data_29_V_read();
    void thread_data_stream_V_data_2_V_blk_n();
    void thread_data_stream_V_data_2_V_read();
    void thread_data_stream_V_data_30_V_blk_n();
    void thread_data_stream_V_data_30_V_read();
    void thread_data_stream_V_data_31_V_blk_n();
    void thread_data_stream_V_data_31_V_read();
    void thread_data_stream_V_data_3_V_blk_n();
    void thread_data_stream_V_data_3_V_read();
    void thread_data_stream_V_data_4_V_blk_n();
    void thread_data_stream_V_data_4_V_read();
    void thread_data_stream_V_data_5_V_blk_n();
    void thread_data_stream_V_data_5_V_read();
    void thread_data_stream_V_data_6_V_blk_n();
    void thread_data_stream_V_data_6_V_read();
    void thread_data_stream_V_data_7_V_blk_n();
    void thread_data_stream_V_data_7_V_read();
    void thread_data_stream_V_data_8_V_blk_n();
    void thread_data_stream_V_data_8_V_read();
    void thread_data_stream_V_data_9_V_blk_n();
    void thread_data_stream_V_data_9_V_read();
    void thread_grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092_ap_start();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op139();
    void thread_io_acc_block_signal_op4();
    void thread_real_start();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_12_V_blk_n();
    void thread_res_stream_V_data_12_V_din();
    void thread_res_stream_V_data_12_V_write();
    void thread_res_stream_V_data_13_V_blk_n();
    void thread_res_stream_V_data_13_V_din();
    void thread_res_stream_V_data_13_V_write();
    void thread_res_stream_V_data_14_V_blk_n();
    void thread_res_stream_V_data_14_V_din();
    void thread_res_stream_V_data_14_V_write();
    void thread_res_stream_V_data_15_V_blk_n();
    void thread_res_stream_V_data_15_V_din();
    void thread_res_stream_V_data_15_V_write();
    void thread_res_stream_V_data_16_V_blk_n();
    void thread_res_stream_V_data_16_V_din();
    void thread_res_stream_V_data_16_V_write();
    void thread_res_stream_V_data_17_V_blk_n();
    void thread_res_stream_V_data_17_V_din();
    void thread_res_stream_V_data_17_V_write();
    void thread_res_stream_V_data_18_V_blk_n();
    void thread_res_stream_V_data_18_V_din();
    void thread_res_stream_V_data_18_V_write();
    void thread_res_stream_V_data_19_V_blk_n();
    void thread_res_stream_V_data_19_V_din();
    void thread_res_stream_V_data_19_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_20_V_blk_n();
    void thread_res_stream_V_data_20_V_din();
    void thread_res_stream_V_data_20_V_write();
    void thread_res_stream_V_data_21_V_blk_n();
    void thread_res_stream_V_data_21_V_din();
    void thread_res_stream_V_data_21_V_write();
    void thread_res_stream_V_data_22_V_blk_n();
    void thread_res_stream_V_data_22_V_din();
    void thread_res_stream_V_data_22_V_write();
    void thread_res_stream_V_data_23_V_blk_n();
    void thread_res_stream_V_data_23_V_din();
    void thread_res_stream_V_data_23_V_write();
    void thread_res_stream_V_data_24_V_blk_n();
    void thread_res_stream_V_data_24_V_din();
    void thread_res_stream_V_data_24_V_write();
    void thread_res_stream_V_data_25_V_blk_n();
    void thread_res_stream_V_data_25_V_din();
    void thread_res_stream_V_data_25_V_write();
    void thread_res_stream_V_data_26_V_blk_n();
    void thread_res_stream_V_data_26_V_din();
    void thread_res_stream_V_data_26_V_write();
    void thread_res_stream_V_data_27_V_blk_n();
    void thread_res_stream_V_data_27_V_din();
    void thread_res_stream_V_data_27_V_write();
    void thread_res_stream_V_data_28_V_blk_n();
    void thread_res_stream_V_data_28_V_din();
    void thread_res_stream_V_data_28_V_write();
    void thread_res_stream_V_data_29_V_blk_n();
    void thread_res_stream_V_data_29_V_din();
    void thread_res_stream_V_data_29_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_30_V_blk_n();
    void thread_res_stream_V_data_30_V_din();
    void thread_res_stream_V_data_30_V_write();
    void thread_res_stream_V_data_31_V_blk_n();
    void thread_res_stream_V_data_31_V_din();
    void thread_res_stream_V_data_31_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
