Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    DESKTOP-FPMN7V7
Date:        Wed Feb 20 11:02:16 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch div00_div_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Wed Feb 20 11:02:21 2019

Return Code: 0
Run Time:00h:00m:03s
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srr to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srf
log file: "C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srr"
Running: div in foreground

Running proj_1|div

Running: compile (Compile) on proj_1|div
# Wed Feb 20 11:02:22 2019

Running: compile_flow (Compile Process) on proj_1|div
# Wed Feb 20 11:02:22 2019

Running: compiler (Compile Input) on proj_1|div
# Wed Feb 20 11:02:22 2019
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\synwork\div00_div_comp.srs to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srs

compiler completed
# Wed Feb 20 11:02:27 2019

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|div
# Wed Feb 20 11:02:27 2019

multi_srs_gen completed
# Wed Feb 20 11:02:27 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\synwork\div00_div_mult.srs to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srs
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srr to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srf
Complete: Compile Process on proj_1|div

Running: premap (Pre-mapping) on proj_1|div
# Wed Feb 20 11:02:27 2019

premap completed with warnings
# Wed Feb 20 11:02:30 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on proj_1|div

Running: map (Map) on proj_1|div
# Wed Feb 20 11:02:30 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|div
# Wed Feb 20 11:02:30 2019
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\synwork\div00_div_m.srm to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srm

fpga_mapper completed with warnings
# Wed Feb 20 11:02:35 2019

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on proj_1|div
Copied C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srr to C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\div00_div.srf
Complete: Logic Synthesis on proj_1|div
TCL script complete: "div00_div_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Sergio Luna\Desktop\Sexto Semestre\Project3CM2MachX02\div00\div\proj_1.prj
batch mode default:no
