--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1346 paths analyzed, 243 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.894ns.
--------------------------------------------------------------------------------

Paths for end point renderer/c/color1_0 (SLICE_X11Y44.A5), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_5 (FF)
  Destination:          renderer/c/color1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.870ns (Levels of Logic = 4)
  Clock Path Skew:      0.011ns (0.625 - 0.614)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_5 to renderer/c/color1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.BQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_5
    SLICE_X10Y43.B2      net (fanout=13)       1.577   renderer/CounterX<5>
    SLICE_X10Y43.B       Tilo                  0.235   renderer/c/x[10]_GND_3_o_LessThan_4_o1
                                                       renderer/c/x[10]_GND_3_o_LessThan_8_o121
    SLICE_X10Y43.A5      net (fanout=1)        0.196   renderer/c/x[10]_GND_3_o_LessThan_8_o121
    SLICE_X10Y43.A       Tilo                  0.235   renderer/c/x[10]_GND_3_o_LessThan_4_o1
                                                       renderer/c/x[10]_GND_3_o_LessThan_8_o122
    SLICE_X11Y44.B3      net (fanout=2)        1.335   renderer/c/x[10]_GND_3_o_LessThan_8_o12
    SLICE_X11Y44.B       Tilo                  0.259   renderer/c/color1<1>
                                                       renderer/c/Mmux_PWR_3_o_GND_3_o_mux_14_OUT11
    SLICE_X11Y44.A5      net (fanout=1)        0.230   renderer/c/PWR_3_o_GND_3_o_mux_14_OUT<0>
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/c/color1<1>
                                                       renderer/c/color1_0_glue_set
                                                       renderer/c/color1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.870ns (1.532ns logic, 3.338ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_1 (FF)
  Destination:          renderer/c/color1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.629ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.625 - 0.612)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_1 to renderer/c/color1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.BQ      Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_1
    SLICE_X10Y43.B4      net (fanout=13)       1.336   renderer/CounterX<1>
    SLICE_X10Y43.B       Tilo                  0.235   renderer/c/x[10]_GND_3_o_LessThan_4_o1
                                                       renderer/c/x[10]_GND_3_o_LessThan_8_o121
    SLICE_X10Y43.A5      net (fanout=1)        0.196   renderer/c/x[10]_GND_3_o_LessThan_8_o121
    SLICE_X10Y43.A       Tilo                  0.235   renderer/c/x[10]_GND_3_o_LessThan_4_o1
                                                       renderer/c/x[10]_GND_3_o_LessThan_8_o122
    SLICE_X11Y44.B3      net (fanout=2)        1.335   renderer/c/x[10]_GND_3_o_LessThan_8_o12
    SLICE_X11Y44.B       Tilo                  0.259   renderer/c/color1<1>
                                                       renderer/c/Mmux_PWR_3_o_GND_3_o_mux_14_OUT11
    SLICE_X11Y44.A5      net (fanout=1)        0.230   renderer/c/PWR_3_o_GND_3_o_mux_14_OUT<0>
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/c/color1<1>
                                                       renderer/c/color1_0_glue_set
                                                       renderer/c/color1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.629ns (1.532ns logic, 3.097ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_2 (FF)
  Destination:          renderer/c/color1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.626ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.625 - 0.612)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_2 to renderer/c/color1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.CQ      Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_2
    SLICE_X9Y44.C2       net (fanout=14)       1.704   renderer/CounterX<2>
    SLICE_X9Y44.C        Tilo                  0.259   N18
                                                       renderer/c/x[10]_GND_3_o_LessThan_6_o13_SW0
    SLICE_X9Y44.B4       net (fanout=1)        0.352   N18
    SLICE_X9Y44.B        Tilo                  0.259   N18
                                                       renderer/c/x[10]_GND_3_o_LessThan_6_o13
    SLICE_X11Y44.B2      net (fanout=3)        0.760   renderer/c/x[10]_GND_3_o_LessThan_6_o
    SLICE_X11Y44.B       Tilo                  0.259   renderer/c/color1<1>
                                                       renderer/c/Mmux_PWR_3_o_GND_3_o_mux_14_OUT11
    SLICE_X11Y44.A5      net (fanout=1)        0.230   renderer/c/PWR_3_o_GND_3_o_mux_14_OUT<0>
    SLICE_X11Y44.CLK     Tas                   0.373   renderer/c/color1<1>
                                                       renderer/c/color1_0_glue_set
                                                       renderer/c/color1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (1.580ns logic, 3.046ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point renderer/Vsync (SLICE_X13Y55.A5), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_4 (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.650 - 0.614)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_4 to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.AQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_4
    SLICE_X13Y55.D1      net (fanout=12)       2.609   renderer/CounterX<4>
    SLICE_X13Y55.D       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterXmaxed<10>_SW1
    SLICE_X13Y55.B2      net (fanout=1)        0.543   N16
    SLICE_X13Y55.B       Tilo                  0.259   renderer/Vsync
                                                       renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X13Y55.A5      net (fanout=1)        0.230   renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X13Y55.CLK     Tas                   0.373   renderer/Vsync
                                                       renderer/Vsync_rstpot
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (1.321ns logic, 3.382ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_7 (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.650 - 0.614)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_7 to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.DQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_7
    SLICE_X13Y51.D2      net (fanout=11)       1.450   renderer/CounterX<7>
    SLICE_X13Y51.D       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X13Y55.B4      net (fanout=2)        0.787   N6
    SLICE_X13Y55.B       Tilo                  0.259   renderer/Vsync
                                                       renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X13Y55.A5      net (fanout=1)        0.230   renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X13Y55.CLK     Tas                   0.373   renderer/Vsync
                                                       renderer/Vsync_rstpot
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (1.321ns logic, 2.467ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_10 (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.650 - 0.619)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_10 to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.CQ      Tcko                  0.525   renderer/CounterX<10>
                                                       renderer/CounterX_10
    SLICE_X13Y51.D1      net (fanout=12)       1.234   renderer/CounterX<10>
    SLICE_X13Y51.D       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X13Y55.B4      net (fanout=2)        0.787   N6
    SLICE_X13Y55.B       Tilo                  0.259   renderer/Vsync
                                                       renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X13Y55.A5      net (fanout=1)        0.230   renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X13Y55.CLK     Tas                   0.373   renderer/Vsync
                                                       renderer/Vsync_rstpot
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (1.416ns logic, 2.251ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterX_1 (SLICE_X13Y40.B4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_4 (FF)
  Destination:          renderer/CounterX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.576ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_4 to renderer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.AQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_4
    SLICE_X13Y51.C5      net (fanout=12)       2.026   renderer/CounterX<4>
    SLICE_X13Y51.C       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y40.B4      net (fanout=15)       1.488   renderer/CounterXmaxed
    SLICE_X13Y40.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_1_rstpot
                                                       renderer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (1.062ns logic, 3.514ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_7 (FF)
  Destination:          renderer/CounterX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_7 to renderer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.DQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_7
    SLICE_X13Y51.D2      net (fanout=11)       1.450   renderer/CounterX<7>
    SLICE_X13Y51.D       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X13Y51.C6      net (fanout=2)        0.151   N6
    SLICE_X13Y51.C       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y40.B4      net (fanout=15)       1.488   renderer/CounterXmaxed
    SLICE_X13Y40.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_1_rstpot
                                                       renderer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (1.321ns logic, 3.089ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_10 (FF)
  Destination:          renderer/CounterX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.183 - 0.201)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_10 to renderer/CounterX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.CQ      Tcko                  0.525   renderer/CounterX<10>
                                                       renderer/CounterX_10
    SLICE_X13Y51.D1      net (fanout=12)       1.234   renderer/CounterX<10>
    SLICE_X13Y51.D       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X13Y51.C6      net (fanout=2)        0.151   N6
    SLICE_X13Y51.C       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>
    SLICE_X13Y40.B4      net (fanout=15)       1.488   renderer/CounterXmaxed
    SLICE_X13Y40.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_1_rstpot
                                                       renderer/CounterX_1
    -------------------------------------------------  ---------------------------
    Total                                      4.289ns (1.416ns logic, 2.873ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point renderer/Hsync (SLICE_X11Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/Hsync (FF)
  Destination:          renderer/Hsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/Hsync to renderer/Hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.AQ      Tcko                  0.198   renderer/Hsync
                                                       renderer/Hsync
    SLICE_X11Y51.A6      net (fanout=2)        0.027   renderer/Hsync
    SLICE_X11Y51.CLK     Tah         (-Th)    -0.215   renderer/Hsync
                                                       renderer/Hsync_rstpot
                                                       renderer/Hsync
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point _i000001/mosi_shr_9 (SLICE_X18Y30.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000001/mosi_shr_10 (FF)
  Destination:          _i000001/mosi_shr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000001/mosi_shr_10 to _i000001/mosi_shr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.CQ      Tcko                  0.200   _i000001/mosi_shr<11>
                                                       _i000001/mosi_shr_10
    SLICE_X18Y30.B6      net (fanout=1)        0.115   _i000001/mosi_shr<10>
    SLICE_X18Y30.CLK     Tah         (-Th)    -0.190   _i000001/mosi_shr<11>
                                                       _i000001/Mmux_mosi_shr[15]_seg_data[7]_mux_14_OUT151
                                                       _i000001/mosi_shr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.390ns logic, 0.115ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterY_9 (SLICE_X14Y57.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/CounterY_9 (FF)
  Destination:          renderer/CounterY_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/CounterY_9 to renderer/CounterY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.BQ      Tcko                  0.200   renderer/CounterY<9>
                                                       renderer/CounterY_9
    SLICE_X14Y57.B5      net (fanout=13)       0.085   renderer/CounterY<9>
    SLICE_X14Y57.CLK     Tah         (-Th)    -0.234   renderer/CounterY<9>
                                                       renderer/CounterY<9>_rt
                                                       renderer/Mcount_CounterY_xor<9>
                                                       renderer/CounterY_9
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.434ns logic, 0.085ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: _i000001/cntr<7>/CLK
  Logical resource: _i000001/cntr_4/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: _i000001/cntr<7>/CLK
  Logical resource: _i000001/cntr_5/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.894|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1346 paths, 0 nets, and 454 connections

Design statistics:
   Minimum period:   4.894ns{1}   (Maximum frequency: 204.332MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 08 19:25:52 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



