// Seed: 615608789
module module_0 (
    input uwire id_0,
    input wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    input tri id_7,
    input tri1 id_8,
    input wire id_9,
    input supply0 id_10,
    output wire id_11,
    input wire id_12,
    input tri id_13,
    input tri id_14,
    input uwire id_15,
    input tri1 id_16,
    input tri id_17,
    input wand id_18,
    output tri1 id_19,
    input supply1 id_20,
    input supply1 module_0,
    output uwire id_22,
    input tri id_23,
    output tri id_24,
    output supply1 id_25,
    input tri id_26,
    input wire id_27,
    input wand id_28,
    output tri0 id_29,
    input uwire id_30,
    output uwire id_31,
    output supply1 id_32,
    output wand id_33,
    input uwire id_34,
    input wand id_35,
    input wand id_36,
    input uwire id_37,
    input wire id_38,
    input wor id_39,
    input tri1 id_40,
    output tri id_41,
    input tri1 id_42,
    output tri1 id_43
);
  wire id_45;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output supply1 id_2,
    output tri id_3,
    output wire id_4,
    output wire id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input wand id_12,
    output supply1 id_13,
    output wor id_14,
    output tri id_15,
    input supply1 id_16
    , id_70,
    inout tri id_17,
    input tri1 id_18,
    input wor id_19,
    input wand id_20,
    input supply0 id_21,
    input uwire id_22,
    input wire id_23,
    input tri0 id_24,
    input wor id_25,
    input wire id_26,
    input uwire id_27,
    output uwire id_28,
    input tri1 id_29,
    input wire id_30
    , id_71,
    input tri0 id_31,
    output tri0 id_32,
    output supply0 id_33,
    input uwire id_34,
    input wand id_35,
    input tri id_36,
    output supply1 id_37,
    input supply0 id_38,
    input supply1 id_39,
    input supply0 id_40,
    output tri1 id_41,
    output tri0 id_42,
    input wand id_43,
    output wire id_44,
    input wor id_45,
    input wire id_46,
    input tri0 id_47,
    output supply0 id_48,
    output tri id_49,
    input supply1 id_50,
    input tri0 id_51,
    input tri1 id_52,
    input tri1 id_53,
    input supply1 id_54,
    output supply0 id_55,
    input wand id_56,
    output tri1 id_57,
    output supply1 id_58,
    input wand id_59,
    input uwire id_60,
    output supply0 id_61,
    input uwire id_62,
    output tri1 id_63,
    output wire id_64,
    input tri0 id_65,
    input uwire id_66,
    input tri0 id_67,
    output supply0 id_68
);
  wire id_72;
  module_0 modCall_1 (
      id_66,
      id_11,
      id_62,
      id_17,
      id_14,
      id_45,
      id_23,
      id_40,
      id_25,
      id_23,
      id_29,
      id_49,
      id_26,
      id_21,
      id_11,
      id_52,
      id_24,
      id_30,
      id_52,
      id_7,
      id_40,
      id_23,
      id_44,
      id_1,
      id_32,
      id_64,
      id_9,
      id_18,
      id_20,
      id_17,
      id_47,
      id_15,
      id_63,
      id_44,
      id_30,
      id_50,
      id_11,
      id_67,
      id_52,
      id_8,
      id_21,
      id_55,
      id_12,
      id_58
  );
  wire id_73[1  +  1 : 1 'd0];
endmodule
