<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDHSAKernelDescriptor.h source code [llvm/llvm/include/llvm/Support/AMDHSAKernelDescriptor.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::amdhsa::kernel_descriptor_t "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/Support/AMDHSAKernelDescriptor.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>Support</a>/<a href='AMDHSAKernelDescriptor.h.html'>AMDHSAKernelDescriptor.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--- AMDHSAKernelDescriptor.h -----------------------------*- C++ -*---===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMDHSA kernel descriptor definitions. For more information, visit</i></td></tr>
<tr><th id="11">11</th><td><i>/// <a href="https://llvm.org/docs/AMDGPUUsage.html#kernel-descriptor">https://llvm.org/docs/AMDGPUUsage.html#kernel-descriptor</a></i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H">LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H" data-ref="_M/LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H">LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i>// Gets offset of specified member in specified type.</i></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">ifndef</span> <span class="macro" data-ref="_M/offsetof">offsetof</span></u></td></tr>
<tr><th id="23">23</th><td><u>#define offsetof(TYPE, MEMBER) ((size_t)&amp;((TYPE*)0)-&gt;MEMBER)</u></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="22">endif</span> // offsetof</u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>// Creates enumeration entries used for packing bits into integers. Enumeration</i></td></tr>
<tr><th id="27">27</th><td><i>// entries include bit shift amount, bit width, and bit mask.</i></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="28">ifndef</span> <span class="macro" data-ref="_M/AMDHSA_BITS_ENUM_ENTRY">AMDHSA_BITS_ENUM_ENTRY</span></u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/AMDHSA_BITS_ENUM_ENTRY" data-ref="_M/AMDHSA_BITS_ENUM_ENTRY">AMDHSA_BITS_ENUM_ENTRY</dfn>(NAME, SHIFT, WIDTH) \</u></td></tr>
<tr><th id="30">30</th><td><u>  NAME ## _SHIFT = (SHIFT),                        \</u></td></tr>
<tr><th id="31">31</th><td><u>  NAME ## _WIDTH = (WIDTH),                        \</u></td></tr>
<tr><th id="32">32</th><td><u>  NAME = (((1 &lt;&lt; (WIDTH)) - 1) &lt;&lt; (SHIFT))</u></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="28">endif</span> // AMDHSA_BITS_ENUM_ENTRY</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>// Gets bits for specified bit mask from specified source.</i></td></tr>
<tr><th id="36">36</th><td><u>#<span data-ppcond="36">ifndef</span> <span class="macro" data-ref="_M/AMDHSA_BITS_GET">AMDHSA_BITS_GET</span></u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/AMDHSA_BITS_GET" data-ref="_M/AMDHSA_BITS_GET">AMDHSA_BITS_GET</dfn>(SRC, MSK) ((SRC &amp; MSK) &gt;&gt; MSK ## _SHIFT)</u></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="36">endif</span> // AMDHSA_BITS_GET</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>// Sets bits for specified bit mask in specified destination.</i></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="41">ifndef</span> <span class="macro" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</span></u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/AMDHSA_BITS_SET" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</dfn>(DST, MSK, VAL)  \</u></td></tr>
<tr><th id="43">43</th><td><u>  DST &amp;= ~MSK;                          \</u></td></tr>
<tr><th id="44">44</th><td><u>  DST |= ((VAL &lt;&lt; MSK ## _SHIFT) &amp; MSK)</u></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="41">endif</span> // AMDHSA_BITS_SET</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="48">48</th><td><b>namespace</b> <span class="namespace">amdhsa</span> {</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>// Floating point rounding modes. Must match hardware definition.</i></td></tr>
<tr><th id="51">51</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::amdhsa::FLOAT_ROUND_MODE_NEAR_EVEN" title='llvm::amdhsa::FLOAT_ROUND_MODE_NEAR_EVEN' data-ref="llvm::amdhsa::FLOAT_ROUND_MODE_NEAR_EVEN">FLOAT_ROUND_MODE_NEAR_EVEN</dfn> = <var>0</var>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::amdhsa::FLOAT_ROUND_MODE_PLUS_INFINITY" title='llvm::amdhsa::FLOAT_ROUND_MODE_PLUS_INFINITY' data-ref="llvm::amdhsa::FLOAT_ROUND_MODE_PLUS_INFINITY">FLOAT_ROUND_MODE_PLUS_INFINITY</dfn> = <var>1</var>,</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::amdhsa::FLOAT_ROUND_MODE_MINUS_INFINITY" title='llvm::amdhsa::FLOAT_ROUND_MODE_MINUS_INFINITY' data-ref="llvm::amdhsa::FLOAT_ROUND_MODE_MINUS_INFINITY">FLOAT_ROUND_MODE_MINUS_INFINITY</dfn> = <var>2</var>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::amdhsa::FLOAT_ROUND_MODE_ZERO" title='llvm::amdhsa::FLOAT_ROUND_MODE_ZERO' data-ref="llvm::amdhsa::FLOAT_ROUND_MODE_ZERO">FLOAT_ROUND_MODE_ZERO</dfn> = <var>3</var>,</td></tr>
<tr><th id="56">56</th><td>};</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>// Floating point denorm modes. Must match hardware definition.</i></td></tr>
<tr><th id="59">59</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_SRC_DST" title='llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_SRC_DST' data-ref="llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_SRC_DST">FLOAT_DENORM_MODE_FLUSH_SRC_DST</dfn> = <var>0</var>,</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_DST" title='llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_DST' data-ref="llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_DST">FLOAT_DENORM_MODE_FLUSH_DST</dfn> = <var>1</var>,</td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_SRC" title='llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_SRC' data-ref="llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_SRC">FLOAT_DENORM_MODE_FLUSH_SRC</dfn> = <var>2</var>,</td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE" title='llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE' data-ref="llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE">FLOAT_DENORM_MODE_FLUSH_NONE</dfn> = <var>3</var>,</td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>// System VGPR workitem IDs. Must match hardware definition.</i></td></tr>
<tr><th id="67">67</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X" title='llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X' data-ref="llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X">SYSTEM_VGPR_WORKITEM_ID_X</dfn> = <var>0</var>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X_Y" title='llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X_Y' data-ref="llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X_Y">SYSTEM_VGPR_WORKITEM_ID_X_Y</dfn> = <var>1</var>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X_Y_Z" title='llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X_Y_Z' data-ref="llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X_Y_Z">SYSTEM_VGPR_WORKITEM_ID_X_Y_Z</dfn> = <var>2</var>,</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_UNDEFINED" title='llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_UNDEFINED' data-ref="llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_UNDEFINED">SYSTEM_VGPR_WORKITEM_ID_UNDEFINED</dfn> = <var>3</var>,</td></tr>
<tr><th id="72">72</th><td>};</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>// Compute program resource register 1. Must match hardware definition.</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/COMPUTE_PGM_RSRC1" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</dfn>(NAME, SHIFT, WIDTH) \</u></td></tr>
<tr><th id="76">76</th><td><u>  AMDHSA_BITS_ENUM_ENTRY(COMPUTE_PGM_RSRC1_ ## NAME, SHIFT, WIDTH)</u></td></tr>
<tr><th id="77">77</th><td><b>enum</b> : int32_t {</td></tr>
<tr><th id="78">78</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT_SHIFT = (0), COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT_WIDTH = (6), COMPUTE_PGM_RSRC1_GRANULATED_WORKITEM_VGPR_COUNT = (((1 &lt;&lt; (6)) - 1) &lt;&lt; (0))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(GRANULATED_WORKITEM_VGPR_COUNT, <var>0</var>, <var>6</var>),</td></tr>
<tr><th id="79">79</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT_SHIFT = (6), COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT_WIDTH = (4), COMPUTE_PGM_RSRC1_GRANULATED_WAVEFRONT_SGPR_COUNT = (((1 &lt;&lt; (4)) - 1) &lt;&lt; (6))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(GRANULATED_WAVEFRONT_SGPR_COUNT, <var>6</var>, <var>4</var>),</td></tr>
<tr><th id="80">80</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_PRIORITY_SHIFT = (10), COMPUTE_PGM_RSRC1_PRIORITY_WIDTH = (2), COMPUTE_PGM_RSRC1_PRIORITY = (((1 &lt;&lt; (2)) - 1) &lt;&lt; (10))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(PRIORITY, <var>10</var>, <var>2</var>),</td></tr>
<tr><th id="81">81</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32_SHIFT = (12), COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32_WIDTH = (2), COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_32 = (((1 &lt;&lt; (2)) - 1) &lt;&lt; (12))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(FLOAT_ROUND_MODE_32, <var>12</var>, <var>2</var>),</td></tr>
<tr><th id="82">82</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64_SHIFT = (14), COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64_WIDTH = (2), COMPUTE_PGM_RSRC1_FLOAT_ROUND_MODE_16_64 = (((1 &lt;&lt; (2)) - 1) &lt;&lt; (14))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(FLOAT_ROUND_MODE_16_64, <var>14</var>, <var>2</var>),</td></tr>
<tr><th id="83">83</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32_SHIFT = (16), COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32_WIDTH = (2), COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_32 = (((1 &lt;&lt; (2)) - 1) &lt;&lt; (16))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(FLOAT_DENORM_MODE_32, <var>16</var>, <var>2</var>),</td></tr>
<tr><th id="84">84</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64_SHIFT = (18), COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64_WIDTH = (2), COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64 = (((1 &lt;&lt; (2)) - 1) &lt;&lt; (18))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(FLOAT_DENORM_MODE_16_64, <var>18</var>, <var>2</var>),</td></tr>
<tr><th id="85">85</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_PRIV_SHIFT = (20), COMPUTE_PGM_RSRC1_PRIV_WIDTH = (1), COMPUTE_PGM_RSRC1_PRIV = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (20))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(PRIV, <var>20</var>, <var>1</var>),</td></tr>
<tr><th id="86">86</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP_SHIFT = (21), COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP_WIDTH = (1), COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (21))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(ENABLE_DX10_CLAMP, <var>21</var>, <var>1</var>),</td></tr>
<tr><th id="87">87</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_DEBUG_MODE_SHIFT = (22), COMPUTE_PGM_RSRC1_DEBUG_MODE_WIDTH = (1), COMPUTE_PGM_RSRC1_DEBUG_MODE = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (22))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(DEBUG_MODE, <var>22</var>, <var>1</var>),</td></tr>
<tr><th id="88">88</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE_SHIFT = (23), COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE_WIDTH = (1), COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (23))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(ENABLE_IEEE_MODE, <var>23</var>, <var>1</var>),</td></tr>
<tr><th id="89">89</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_BULKY_SHIFT = (24), COMPUTE_PGM_RSRC1_BULKY_WIDTH = (1), COMPUTE_PGM_RSRC1_BULKY = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (24))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(BULKY, <var>24</var>, <var>1</var>),</td></tr>
<tr><th id="90">90</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_CDBG_USER_SHIFT = (25), COMPUTE_PGM_RSRC1_CDBG_USER_WIDTH = (1), COMPUTE_PGM_RSRC1_CDBG_USER = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (25))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(CDBG_USER, <var>25</var>, <var>1</var>),</td></tr>
<tr><th id="91">91</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_FP16_OVFL_SHIFT = (26), COMPUTE_PGM_RSRC1_FP16_OVFL_WIDTH = (1), COMPUTE_PGM_RSRC1_FP16_OVFL = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (26))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(FP16_OVFL, <var>26</var>, <var>1</var>),    <i>// GFX9+</i></td></tr>
<tr><th id="92">92</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_RESERVED0_SHIFT = (27), COMPUTE_PGM_RSRC1_RESERVED0_WIDTH = (2), COMPUTE_PGM_RSRC1_RESERVED0 = (((1 &lt;&lt; (2)) - 1) &lt;&lt; (27))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(RESERVED0, <var>27</var>, <var>2</var>),</td></tr>
<tr><th id="93">93</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_WGP_MODE_SHIFT = (29), COMPUTE_PGM_RSRC1_WGP_MODE_WIDTH = (1), COMPUTE_PGM_RSRC1_WGP_MODE = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (29))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(WGP_MODE, <var>29</var>, <var>1</var>),     <i>// GFX10+</i></td></tr>
<tr><th id="94">94</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_MEM_ORDERED_SHIFT = (30), COMPUTE_PGM_RSRC1_MEM_ORDERED_WIDTH = (1), COMPUTE_PGM_RSRC1_MEM_ORDERED = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (30))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(MEM_ORDERED, <var>30</var>, <var>1</var>),  <i>// GFX10+</i></td></tr>
<tr><th id="95">95</th><td>  <a class="macro" href="#75" title="COMPUTE_PGM_RSRC1_FWD_PROGRESS_SHIFT = (31), COMPUTE_PGM_RSRC1_FWD_PROGRESS_WIDTH = (1), COMPUTE_PGM_RSRC1_FWD_PROGRESS = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (31))" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a>(FWD_PROGRESS, <var>31</var>, <var>1</var>), <i>// GFX10+</i></td></tr>
<tr><th id="96">96</th><td>};</td></tr>
<tr><th id="97">97</th><td><u>#undef <a class="macro" href="#75" data-ref="_M/COMPUTE_PGM_RSRC1">COMPUTE_PGM_RSRC1</a></u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>// Compute program resource register 2. Must match hardware definition.</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/COMPUTE_PGM_RSRC2" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</dfn>(NAME, SHIFT, WIDTH) \</u></td></tr>
<tr><th id="101">101</th><td><u>  AMDHSA_BITS_ENUM_ENTRY(COMPUTE_PGM_RSRC2_ ## NAME, SHIFT, WIDTH)</u></td></tr>
<tr><th id="102">102</th><td><b>enum</b> : int32_t {</td></tr>
<tr><th id="103">103</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_SGPR_PRIVATE_SEGMENT_WAVEFRONT_OFFSET_SHIFT = (0), COMPUTE_PGM_RSRC2_ENABLE_SGPR_PRIVATE_SEGMENT_WAVEFRONT_OFFSET_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_SGPR_PRIVATE_SEGMENT_WAVEFRONT_OFFSET = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (0))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_SGPR_PRIVATE_SEGMENT_WAVEFRONT_OFFSET, <var>0</var>, <var>1</var>),</td></tr>
<tr><th id="104">104</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_USER_SGPR_COUNT_SHIFT = (1), COMPUTE_PGM_RSRC2_USER_SGPR_COUNT_WIDTH = (5), COMPUTE_PGM_RSRC2_USER_SGPR_COUNT = (((1 &lt;&lt; (5)) - 1) &lt;&lt; (1))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(USER_SGPR_COUNT, <var>1</var>, <var>5</var>),</td></tr>
<tr><th id="105">105</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_TRAP_HANDLER_SHIFT = (6), COMPUTE_PGM_RSRC2_ENABLE_TRAP_HANDLER_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_TRAP_HANDLER = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (6))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_TRAP_HANDLER, <var>6</var>, <var>1</var>),</td></tr>
<tr><th id="106">106</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X_SHIFT = (7), COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (7))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_SGPR_WORKGROUP_ID_X, <var>7</var>, <var>1</var>),</td></tr>
<tr><th id="107">107</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y_SHIFT = (8), COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Y = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (8))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_SGPR_WORKGROUP_ID_Y, <var>8</var>, <var>1</var>),</td></tr>
<tr><th id="108">108</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z_SHIFT = (9), COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_Z = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (9))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_SGPR_WORKGROUP_ID_Z, <var>9</var>, <var>1</var>),</td></tr>
<tr><th id="109">109</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO_SHIFT = (10), COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_INFO = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (10))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_SGPR_WORKGROUP_INFO, <var>10</var>, <var>1</var>),</td></tr>
<tr><th id="110">110</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID_SHIFT = (11), COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID_WIDTH = (2), COMPUTE_PGM_RSRC2_ENABLE_VGPR_WORKITEM_ID = (((1 &lt;&lt; (2)) - 1) &lt;&lt; (11))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_VGPR_WORKITEM_ID, <var>11</var>, <var>2</var>),</td></tr>
<tr><th id="111">111</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_ADDRESS_WATCH_SHIFT = (13), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_ADDRESS_WATCH_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_ADDRESS_WATCH = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (13))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_ADDRESS_WATCH, <var>13</var>, <var>1</var>),</td></tr>
<tr><th id="112">112</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_MEMORY_SHIFT = (14), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_MEMORY_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_MEMORY = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (14))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_MEMORY, <var>14</var>, <var>1</var>),</td></tr>
<tr><th id="113">113</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_GRANULATED_LDS_SIZE_SHIFT = (15), COMPUTE_PGM_RSRC2_GRANULATED_LDS_SIZE_WIDTH = (9), COMPUTE_PGM_RSRC2_GRANULATED_LDS_SIZE = (((1 &lt;&lt; (9)) - 1) &lt;&lt; (15))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(GRANULATED_LDS_SIZE, <var>15</var>, <var>9</var>),</td></tr>
<tr><th id="114">114</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION_SHIFT = (24), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (24))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION, <var>24</var>, <var>1</var>),</td></tr>
<tr><th id="115">115</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE_SHIFT = (25), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_FP_DENORMAL_SOURCE = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (25))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_FP_DENORMAL_SOURCE, <var>25</var>, <var>1</var>),</td></tr>
<tr><th id="116">116</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO_SHIFT = (26), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (26))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO, <var>26</var>, <var>1</var>),</td></tr>
<tr><th id="117">117</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW_SHIFT = (27), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (27))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW, <var>27</var>, <var>1</var>),</td></tr>
<tr><th id="118">118</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW_SHIFT = (28), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (28))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW, <var>28</var>, <var>1</var>),</td></tr>
<tr><th id="119">119</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT_SHIFT = (29), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_IEEE_754_FP_INEXACT = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (29))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_IEEE_754_FP_INEXACT, <var>29</var>, <var>1</var>),</td></tr>
<tr><th id="120">120</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO_SHIFT = (30), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO_WIDTH = (1), COMPUTE_PGM_RSRC2_ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (30))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO, <var>30</var>, <var>1</var>),</td></tr>
<tr><th id="121">121</th><td>  <a class="macro" href="#100" title="COMPUTE_PGM_RSRC2_RESERVED0_SHIFT = (31), COMPUTE_PGM_RSRC2_RESERVED0_WIDTH = (1), COMPUTE_PGM_RSRC2_RESERVED0 = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (31))" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a>(RESERVED0, <var>31</var>, <var>1</var>),</td></tr>
<tr><th id="122">122</th><td>};</td></tr>
<tr><th id="123">123</th><td><u>#undef <a class="macro" href="#100" data-ref="_M/COMPUTE_PGM_RSRC2">COMPUTE_PGM_RSRC2</a></u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>// Compute program resource register 3. Must match hardware definition.</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/COMPUTE_PGM_RSRC3" data-ref="_M/COMPUTE_PGM_RSRC3">COMPUTE_PGM_RSRC3</dfn>(NAME, SHIFT, WIDTH) \</u></td></tr>
<tr><th id="127">127</th><td><u>  AMDHSA_BITS_ENUM_ENTRY(COMPUTE_PGM_RSRC3_ ## NAME, SHIFT, WIDTH)</u></td></tr>
<tr><th id="128">128</th><td><b>enum</b> : int32_t {</td></tr>
<tr><th id="129">129</th><td>  <a class="macro" href="#126" title="COMPUTE_PGM_RSRC3_SHARED_VGPR_COUNT_SHIFT = (0), COMPUTE_PGM_RSRC3_SHARED_VGPR_COUNT_WIDTH = (4), COMPUTE_PGM_RSRC3_SHARED_VGPR_COUNT = (((1 &lt;&lt; (4)) - 1) &lt;&lt; (0))" data-ref="_M/COMPUTE_PGM_RSRC3">COMPUTE_PGM_RSRC3</a>(SHARED_VGPR_COUNT, <var>0</var>, <var>4</var>), <i>// GFX10+</i></td></tr>
<tr><th id="130">130</th><td>  <a class="macro" href="#126" title="COMPUTE_PGM_RSRC3_RESERVED0_SHIFT = (4), COMPUTE_PGM_RSRC3_RESERVED0_WIDTH = (28), COMPUTE_PGM_RSRC3_RESERVED0 = (((1 &lt;&lt; (28)) - 1) &lt;&lt; (4))" data-ref="_M/COMPUTE_PGM_RSRC3">COMPUTE_PGM_RSRC3</a>(RESERVED0, <var>4</var>, <var>28</var>),</td></tr>
<tr><th id="131">131</th><td>};</td></tr>
<tr><th id="132">132</th><td><u>#undef <a class="macro" href="#126" data-ref="_M/COMPUTE_PGM_RSRC3">COMPUTE_PGM_RSRC3</a></u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>// Kernel code properties. Must be kept backwards compatible.</i></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/KERNEL_CODE_PROPERTY" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</dfn>(NAME, SHIFT, WIDTH) \</u></td></tr>
<tr><th id="136">136</th><td><u>  AMDHSA_BITS_ENUM_ENTRY(KERNEL_CODE_PROPERTY_ ## NAME, SHIFT, WIDTH)</u></td></tr>
<tr><th id="137">137</th><td><b>enum</b> : int32_t {</td></tr>
<tr><th id="138">138</th><td>  <a class="macro" href="#135" title="KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT = (0), KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH = (1), KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (0))" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, <var>0</var>, <var>1</var>),</td></tr>
<tr><th id="139">139</th><td>  <a class="macro" href="#135" title="KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT = (1), KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH = (1), KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (1))" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_DISPATCH_PTR, <var>1</var>, <var>1</var>),</td></tr>
<tr><th id="140">140</th><td>  <a class="macro" href="#135" title="KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT = (2), KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH = (1), KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (2))" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_QUEUE_PTR, <var>2</var>, <var>1</var>),</td></tr>
<tr><th id="141">141</th><td>  <a class="macro" href="#135" title="KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT = (3), KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH = (1), KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (3))" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_KERNARG_SEGMENT_PTR, <var>3</var>, <var>1</var>),</td></tr>
<tr><th id="142">142</th><td>  <a class="macro" href="#135" title="KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT = (4), KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH = (1), KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (4))" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_DISPATCH_ID, <var>4</var>, <var>1</var>),</td></tr>
<tr><th id="143">143</th><td>  <a class="macro" href="#135" title="KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT = (5), KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH = (1), KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (5))" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_FLAT_SCRATCH_INIT, <var>5</var>, <var>1</var>),</td></tr>
<tr><th id="144">144</th><td>  <a class="macro" href="#135" title="KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT = (6), KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH = (1), KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE = (((1 &lt;&lt; (1)) - 1) &lt;&lt; (6))" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</a>(ENABLE_SGPR_PRIVATE_SEGMENT_SIZE, <var>6</var>, <var>1</var>),</td></tr>
<tr><th id="145">145</th><td>  <a class="macro" href="#135" title="KERNEL_CODE_PROPERTY_RESERVED0_SHIFT = (7), KERNEL_CODE_PROPERTY_RESERVED0_WIDTH = (3), KERNEL_CODE_PROPERTY_RESERVED0 = (((1 &lt;&lt; (3)) - 1) &lt;&lt; (7))" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</a>(RESERVED0, <var>7</var>, <var>3</var>),</td></tr>
<tr><th id="146">146</th><td>  <a class="macro" href="#135" title="KERNEL_CODE_PROPERTY_RESERVED1_SHIFT = (11), KERNEL_CODE_PROPERTY_RESERVED1_WIDTH = (5), KERNEL_CODE_PROPERTY_RESERVED1 = (((1 &lt;&lt; (5)) - 1) &lt;&lt; (11))" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</a>(RESERVED1, <var>11</var>, <var>5</var>),</td></tr>
<tr><th id="147">147</th><td>};</td></tr>
<tr><th id="148">148</th><td><u>#undef <a class="macro" href="#135" data-ref="_M/KERNEL_CODE_PROPERTY">KERNEL_CODE_PROPERTY</a></u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>// Kernel descriptor. Must be kept backwards compatible.</i></td></tr>
<tr><th id="151">151</th><td><b>struct</b> <dfn class="type def" id="llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</dfn> {</td></tr>
<tr><th id="152">152</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::amdhsa::kernel_descriptor_t::group_segment_fixed_size" title='llvm::amdhsa::kernel_descriptor_t::group_segment_fixed_size' data-ref="llvm::amdhsa::kernel_descriptor_t::group_segment_fixed_size">group_segment_fixed_size</dfn>;</td></tr>
<tr><th id="153">153</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::amdhsa::kernel_descriptor_t::private_segment_fixed_size" title='llvm::amdhsa::kernel_descriptor_t::private_segment_fixed_size' data-ref="llvm::amdhsa::kernel_descriptor_t::private_segment_fixed_size">private_segment_fixed_size</dfn>;</td></tr>
<tr><th id="154">154</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::amdhsa::kernel_descriptor_t::reserved0" title='llvm::amdhsa::kernel_descriptor_t::reserved0' data-ref="llvm::amdhsa::kernel_descriptor_t::reserved0">reserved0</dfn>[<var>8</var>];</td></tr>
<tr><th id="155">155</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="llvm::amdhsa::kernel_descriptor_t::kernel_code_entry_byte_offset" title='llvm::amdhsa::kernel_descriptor_t::kernel_code_entry_byte_offset' data-ref="llvm::amdhsa::kernel_descriptor_t::kernel_code_entry_byte_offset">kernel_code_entry_byte_offset</dfn>;</td></tr>
<tr><th id="156">156</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::amdhsa::kernel_descriptor_t::reserved1" title='llvm::amdhsa::kernel_descriptor_t::reserved1' data-ref="llvm::amdhsa::kernel_descriptor_t::reserved1">reserved1</dfn>[<var>20</var>];</td></tr>
<tr><th id="157">157</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc3" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc3' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc3">compute_pgm_rsrc3</dfn>; <i>// GFX10+</i></td></tr>
<tr><th id="158">158</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1">compute_pgm_rsrc1</dfn>;</td></tr>
<tr><th id="159">159</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2">compute_pgm_rsrc2</dfn>;</td></tr>
<tr><th id="160">160</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::amdhsa::kernel_descriptor_t::kernel_code_properties" title='llvm::amdhsa::kernel_descriptor_t::kernel_code_properties' data-ref="llvm::amdhsa::kernel_descriptor_t::kernel_code_properties">kernel_code_properties</dfn>;</td></tr>
<tr><th id="161">161</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::amdhsa::kernel_descriptor_t::reserved2" title='llvm::amdhsa::kernel_descriptor_t::reserved2' data-ref="llvm::amdhsa::kernel_descriptor_t::reserved2">reserved2</dfn>[<var>6</var>];</td></tr>
<tr><th id="162">162</th><td>};</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><b>static_assert</b>(</td></tr>
<tr><th id="165">165</th><td>    <b>sizeof</b>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>) == <var>64</var>,</td></tr>
<tr><th id="166">166</th><td>    <q>"invalid size for kernel_descriptor_t"</q>);</td></tr>
<tr><th id="167">167</th><td><b>static_assert</b>(</td></tr>
<tr><th id="168">168</th><td>    <span class="macro" title="__builtin_offsetof(kernel_descriptor_t, group_segment_fixed_size)" data-ref="_M/offsetof">offsetof</span>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>, group_segment_fixed_size) == <var>0</var>,</td></tr>
<tr><th id="169">169</th><td>    <q>"invalid offset for group_segment_fixed_size"</q>);</td></tr>
<tr><th id="170">170</th><td><b>static_assert</b>(</td></tr>
<tr><th id="171">171</th><td>    <span class="macro" title="__builtin_offsetof(kernel_descriptor_t, private_segment_fixed_size)" data-ref="_M/offsetof">offsetof</span>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>, private_segment_fixed_size) == <var>4</var>,</td></tr>
<tr><th id="172">172</th><td>    <q>"invalid offset for private_segment_fixed_size"</q>);</td></tr>
<tr><th id="173">173</th><td><b>static_assert</b>(</td></tr>
<tr><th id="174">174</th><td>    <span class="macro" title="__builtin_offsetof(kernel_descriptor_t, reserved0)" data-ref="_M/offsetof">offsetof</span>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>, reserved0) == <var>8</var>,</td></tr>
<tr><th id="175">175</th><td>    <q>"invalid offset for reserved0"</q>);</td></tr>
<tr><th id="176">176</th><td><b>static_assert</b>(</td></tr>
<tr><th id="177">177</th><td>    <span class="macro" title="__builtin_offsetof(kernel_descriptor_t, kernel_code_entry_byte_offset)" data-ref="_M/offsetof">offsetof</span>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>, kernel_code_entry_byte_offset) == <var>16</var>,</td></tr>
<tr><th id="178">178</th><td>    <q>"invalid offset for kernel_code_entry_byte_offset"</q>);</td></tr>
<tr><th id="179">179</th><td><b>static_assert</b>(</td></tr>
<tr><th id="180">180</th><td>    <span class="macro" title="__builtin_offsetof(kernel_descriptor_t, reserved1)" data-ref="_M/offsetof">offsetof</span>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>, reserved1) == <var>24</var>,</td></tr>
<tr><th id="181">181</th><td>    <q>"invalid offset for reserved1"</q>);</td></tr>
<tr><th id="182">182</th><td><b>static_assert</b>(</td></tr>
<tr><th id="183">183</th><td>    <span class="macro" title="__builtin_offsetof(kernel_descriptor_t, compute_pgm_rsrc3)" data-ref="_M/offsetof">offsetof</span>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>, compute_pgm_rsrc3) == <var>44</var>,</td></tr>
<tr><th id="184">184</th><td>    <q>"invalid offset for compute_pgm_rsrc3"</q>);</td></tr>
<tr><th id="185">185</th><td><b>static_assert</b>(</td></tr>
<tr><th id="186">186</th><td>    <span class="macro" title="__builtin_offsetof(kernel_descriptor_t, compute_pgm_rsrc1)" data-ref="_M/offsetof">offsetof</span>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>, compute_pgm_rsrc1) == <var>48</var>,</td></tr>
<tr><th id="187">187</th><td>    <q>"invalid offset for compute_pgm_rsrc1"</q>);</td></tr>
<tr><th id="188">188</th><td><b>static_assert</b>(</td></tr>
<tr><th id="189">189</th><td>    <span class="macro" title="__builtin_offsetof(kernel_descriptor_t, compute_pgm_rsrc2)" data-ref="_M/offsetof">offsetof</span>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>, compute_pgm_rsrc2) == <var>52</var>,</td></tr>
<tr><th id="190">190</th><td>    <q>"invalid offset for compute_pgm_rsrc2"</q>);</td></tr>
<tr><th id="191">191</th><td><b>static_assert</b>(</td></tr>
<tr><th id="192">192</th><td>    <span class="macro" title="__builtin_offsetof(kernel_descriptor_t, kernel_code_properties)" data-ref="_M/offsetof">offsetof</span>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>, kernel_code_properties) == <var>56</var>,</td></tr>
<tr><th id="193">193</th><td>    <q>"invalid offset for kernel_code_properties"</q>);</td></tr>
<tr><th id="194">194</th><td><b>static_assert</b>(</td></tr>
<tr><th id="195">195</th><td>    <span class="macro" title="__builtin_offsetof(kernel_descriptor_t, reserved2)" data-ref="_M/offsetof">offsetof</span>(<a class="type" href="#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a>, reserved2) == <var>58</var>,</td></tr>
<tr><th id="196">196</th><td>    <q>"invalid offset for reserved2"</q>);</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>} <i>// end namespace amdhsa</i></td></tr>
<tr><th id="199">199</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><u>#<span data-ppcond="15">endif</span> // LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
