// Seed: 288143175
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = -1;
  wire id_5, id_6;
  wire id_7, id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    output wor id_4,
    output tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input wor id_8,
    output uwire id_9,
    input wire id_10,
    input tri id_11,
    input tri id_12,
    input wand id_13,
    input wire id_14,
    output tri1 id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
  assign id_9 = -1;
  wire id_18;
  wire id_19, id_20;
endmodule
