# Piplined-Mips-processor-2017
this an implementation to a piplined mips procesor using verilog language.
for information about the project please read the file 'CO-project-report.pdf'
for more information on how to use the assembler and the simulator to run it read the file 'assembler.pdf' 
