

================================================================
== Synthesis Summary Report of 'matmul_plain'
================================================================
+ General Information: 
    * Date:           Sun Nov  3 23:22:35 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        Matmul_no_op
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ matmul_plain                      |     -|  0.00|     4167|  4.167e+04|         -|     4168|     -|        no|  12 (4%)|  5 (~0%)|  6420 (2%)|  5052 (4%)|    -|
    | o VITIS_LOOP_15_1_VITIS_LOOP_16_2  |    II|  7.30|     4165|  4.165e+04|        86|       16|   256|       yes|        -|        -|          -|          -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_dataA  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_dataAB | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_dataB  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_ctrl | 32         | 6             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_ctrl | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_ctrl | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_ctrl | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_ctrl | B_1      | 0x1c   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_ctrl | B_2      | 0x20   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_ctrl | AB_1     | 0x28   | 32    | W      | Data signal of AB                |                                                                      |
| s_axi_ctrl | AB_2     | 0x2c   | 32    | W      | Data signal of AB                |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| B        | in        | float*   |
| AB       | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+--------------------------------+
| Argument | HW Interface | HW Type   | HW Usage | HW Info                        |
+----------+--------------+-----------+----------+--------------------------------+
| A        | m_axi_dataA  | interface |          |                                |
| A        | s_axi_ctrl   | register  | offset   | name=A_1 offset=0x10 range=32  |
| A        | s_axi_ctrl   | register  | offset   | name=A_2 offset=0x14 range=32  |
| B        | m_axi_dataB  | interface |          |                                |
| B        | s_axi_ctrl   | register  | offset   | name=B_1 offset=0x1c range=32  |
| B        | s_axi_ctrl   | register  | offset   | name=B_2 offset=0x20 range=32  |
| AB       | m_axi_dataAB | interface |          |                                |
| AB       | s_axi_ctrl   | register  | offset   | name=AB_1 offset=0x28 range=32 |
| AB       | s_axi_ctrl   | register  | offset   | name=AB_2 offset=0x2c range=32 |
+----------+--------------+-----------+----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+------------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location          |
+--------------+-----------+--------+-------+-----------------+------------------------+
| m_axi_dataA  | read      | 16     | 32    | VITIS_LOOP_18_3 | Matmul_no_op.cpp:18:24 |
| m_axi_dataAB | write     | 256    | 32    | VITIS_LOOP_15_1 | Matmul_no_op.cpp:15:19 |
+--------------+-----------+--------+-------+-----------------+------------------------+

* All M_AXI Variable Accesses
+--------------+----------+------------------------+-----------+--------------+--------+-----------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location        | Direction | Burst Status | Length | Loop            | Loop Location          | Resolution | Problem                                                                                                 |
+--------------+----------+------------------------+-----------+--------------+--------+-----------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_dataA  | A        | Matmul_no_op.cpp:19:16 | read      | Widen Fail   |        | VITIS_LOOP_18_3 | Matmul_no_op.cpp:18:24 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_dataA  | A        | Matmul_no_op.cpp:19:16 | read      | Fail         |        | VITIS_LOOP_16_2 | Matmul_no_op.cpp:16:22 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_dataA  | A        | Matmul_no_op.cpp:19:16 | read      | Inferred     | 16     | VITIS_LOOP_18_3 | Matmul_no_op.cpp:18:24 |            |                                                                                                         |
| m_axi_dataAB | AB       | Matmul_no_op.cpp:21:16 | write     | Widen Fail   |        | VITIS_LOOP_16_2 | Matmul_no_op.cpp:16:22 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_dataAB | AB       | Matmul_no_op.cpp:21:16 | write     | Inferred     | 256    | VITIS_LOOP_15_1 | Matmul_no_op.cpp:15:19 |            |                                                                                                         |
| m_axi_dataB  | B        | Matmul_no_op.cpp:19:26 | read      | Fail         |        | VITIS_LOOP_18_3 | Matmul_no_op.cpp:18:24 | 214-230    | Stride is incompatible                                                                                  |
+--------------+----------+------------------------+-----------+--------------+--------+-----------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+-------------+------+---------+---------+
| + matmul_plain                      | 5   |        |             |      |         |         |
|   add_ln15_fu_474_p2                | -   |        | add_ln15    | add  | fabric  | 0       |
|   add_ln15_2_fu_500_p2              | -   |        | add_ln15_2  | add  | fabric  | 0       |
|   add_ln15_1_fu_530_p2              | -   |        | add_ln15_1  | add  | fabric  | 0       |
|   add_ln19_fu_571_p2                | -   |        | add_ln19    | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul         | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1       | fadd | fulldsp | 3       |
|   add_ln19_1_fu_602_p2              | -   |        | add_ln19_1  | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_1       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_1     | fadd | fulldsp | 3       |
|   add_ln19_2_fu_627_p2              | -   |        | add_ln19_2  | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_2       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_2     | fadd | fulldsp | 3       |
|   add_ln19_3_fu_652_p2              | -   |        | add_ln19_3  | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_3       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_3     | fadd | fulldsp | 3       |
|   add_ln19_4_fu_677_p2              | -   |        | add_ln19_4  | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_4       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_4     | fadd | fulldsp | 3       |
|   add_ln19_5_fu_702_p2              | -   |        | add_ln19_5  | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_5       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_5     | fadd | fulldsp | 3       |
|   add_ln19_6_fu_727_p2              | -   |        | add_ln19_6  | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_6       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_6     | fadd | fulldsp | 3       |
|   add_ln19_7_fu_752_p2              | -   |        | add_ln19_7  | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_7       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_7     | fadd | fulldsp | 3       |
|   add_ln19_8_fu_777_p2              | -   |        | add_ln19_8  | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_8       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_8     | fadd | fulldsp | 3       |
|   add_ln19_9_fu_802_p2              | -   |        | add_ln19_9  | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_9       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_9     | fadd | fulldsp | 3       |
|   add_ln19_10_fu_836_p2             | -   |        | add_ln19_10 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_s       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_s     | fadd | fulldsp | 3       |
|   add_ln19_11_fu_870_p2             | -   |        | add_ln19_11 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_10      | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_10    | fadd | fulldsp | 3       |
|   add_ln19_12_fu_904_p2             | -   |        | add_ln19_12 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_11      | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_11    | fadd | fulldsp | 3       |
|   add_ln19_13_fu_938_p2             | -   |        | add_ln19_13 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_12      | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_12    | fadd | fulldsp | 3       |
|   add_ln19_14_fu_972_p2             | -   |        | add_ln19_14 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_13      | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_13    | fadd | fulldsp | 3       |
|   add_ln19_15_fu_997_p2             | -   |        | add_ln19_15 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U2  | 3   |        | mul_14      | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | sum_1_14    | fadd | fulldsp | 3       |
|   add_ln16_fu_1031_p2               | -   |        | add_ln16    | add  | fabric  | 0       |
+-------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------+---------------------------------------------+
| Type      | Options                                  | Location                                    |
+-----------+------------------------------------------+---------------------------------------------+
| interface | m_axi port=A offset=slave bundle=dataA   | Matmul_no_op.cpp:7 in matmul_plain, A       |
| interface | m_axi port=B offset=slave bundle=dataB   | Matmul_no_op.cpp:8 in matmul_plain, B       |
| interface | m_axi port=AB offset=slave bundle=dataAB | Matmul_no_op.cpp:9 in matmul_plain, AB      |
| interface | s_axilite port=A bundle=ctrl             | Matmul_no_op.cpp:10 in matmul_plain, A      |
| interface | s_axilite port=B bundle=ctrl             | Matmul_no_op.cpp:11 in matmul_plain, B      |
| interface | s_axilite port=AB bundle=ctrl            | Matmul_no_op.cpp:12 in matmul_plain, AB     |
| interface | s_axilite port=return bundle=ctrl        | Matmul_no_op.cpp:13 in matmul_plain, return |
+-----------+------------------------------------------+---------------------------------------------+


