Computer Organization And Design P462 Cache is using 32-bits data bus from processor to cache and 32-bits data bus from cache to processor, it seems a waste of the hardware design resources?



