Analysis & Synthesis report for forest-risc-v
Thu Sep 19 19:34:05 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. State Machine - |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 12. State Machine - |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst|altsyncram_70s3:auto_generated
 22. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 23. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 24. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 25. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 26. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 27. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 28. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 29. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 30. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 31. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 32. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 34. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_cmd_demux:cmd_demux
 35. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux
 36. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux_001
 37. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux_002
 38. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated
 41. Parameter Settings for User Entity Instance: cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|pc_reg:PC_REG_Inst|reg_interface:REG_INTERFACE_Inst
 42. Parameter Settings for User Entity Instance: cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst
 43. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 44. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:2:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 45. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:3:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 46. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:4:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 47. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:5:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 48. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:6:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 49. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:7:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 50. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:8:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 51. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:9:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 52. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:10:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 53. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:11:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 54. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:12:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 55. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:13:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 56. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:14:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 57. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:15:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 58. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:16:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 59. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:17:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 60. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:18:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 61. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:19:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 62. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:20:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 63. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:21:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 64. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:22:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 65. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:23:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 66. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:24:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 67. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:25:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 68. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:26:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 69. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:27:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 70. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:28:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 71. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:29:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 72. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:30:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 73. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:31:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst
 74. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1|mux_interface:MUX_INTEFACE_Inst
 75. Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst2|mux_interface:MUX_INTEFACE_Inst
 76. Parameter Settings for User Entity Instance: cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|data_mem:DATA_MEM_Inst|mem_interface:MEM_INTERFACE_Inst
 77. Parameter Settings for User Entity Instance: cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|data_selector:DATA_SELECTOR_Inst
 78. Parameter Settings for User Entity Instance: pll:PLL_Inst|altpll:ALTPLL_Inst
 79. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0
 80. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 81. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 82. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 83. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 84. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 85. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 86. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 87. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 88. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 89. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 90. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 91. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 92. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 93. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 94. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 95. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 96. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 97. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo
 98. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 99. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
100. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto
101. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
102. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller
103. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
104. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
105. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
106. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator
107. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator
108. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator
109. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
110. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent
111. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent
114. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent
117. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router:router|jtag_debug_sys_mm_interconnect_0_router_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_001|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_002|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_003|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
124. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
125. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
126. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
127. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
128. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
129. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller
130. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001
131. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
132. Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
133. Parameter Settings for Inferred Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
134. altsyncram Parameter Settings by Entity Instance
135. altpll Parameter Settings by Entity Instance
136. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
137. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001"
138. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller"
139. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
140. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_001|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode"
141. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router:router|jtag_debug_sys_mm_interconnect_0_router_default_decode:the_default_decode"
142. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo"
143. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent"
144. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo"
145. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent"
146. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo"
147. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent"
148. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
149. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator"
150. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator"
151. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator"
152. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
153. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
154. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller"
155. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo"
156. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
157. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
158. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
159. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
160. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
161. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
162. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
163. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
164. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
165. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
166. Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
167. Port Connectivity Checks: "pll:PLL_Inst"
168. Port Connectivity Checks: "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst2"
169. Port Connectivity Checks: "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1"
170. Port Connectivity Checks: "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst"
171. Port Connectivity Checks: "cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|pc_reg:PC_REG_Inst|reg_interface:REG_INTERFACE_Inst"
172. Post-Synthesis Netlist Statistics for Top Partition
173. Elapsed Time Per Partition
174. Analysis & Synthesis Messages
175. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 19 19:34:05 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; forest-risc-v                                  ;
; Top-level Entity Name              ; binding_vendor                                 ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 5,399                                          ;
;     Total combinational functions  ; 4,015                                          ;
;     Dedicated logic registers      ; 1,996                                          ;
; Total registers                    ; 1996                                           ;
; Total pins                         ; 12                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 8,704                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; binding_vendor     ; forest-risc-v      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Analysis & Synthesis Message Level                               ; High               ; Medium             ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                     ; Library        ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; jtag_debug_sys/synthesis/jtag_debug_sys.vhd                                                               ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd                                                               ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_controller.v                                             ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v                                           ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v                                    ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v                  ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv                           ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_demux.sv                         ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_mux.sv                           ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_demux.sv                         ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                      ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                      ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv                        ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv                            ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_master_agent.sv                                         ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_master_translator.sv                                    ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_data.v                                             ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_data.v                                             ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_cmd.v                                              ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_cmd.v                                              ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_arg.v                                              ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_arg.v                                              ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v                                             ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v                                             ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_p2b_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_p2b_adapter.sv                                ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv                                ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v                                     ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v                                     ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                   ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                   ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                   ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                   ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv                                 ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v                                     ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v                                     ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v                                            ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v                                            ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v                                                ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v                                                ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v                                               ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v                                               ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_remover.v                                       ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_remover.v                                       ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v                                      ; yes             ; User Verilog HDL File                        ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v                                      ; jtag_debug_sys ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                    ; jtag_debug_sys ;
; src/debug/debug.vhd                                                                                       ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/debug/debug.vhd                                                                                       ;                ;
; src/debug/dbg_controller.vhd                                                                              ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd                                                                              ;                ;
; src/pll_vendor.vhd                                                                                        ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/pll_vendor.vhd                                                                                        ;                ;
; src/binding_vendor.vhd                                                                                    ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd                                                                                    ;                ;
; src/core/primitives/interfaces/reg_interface.vhd                                                          ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/primitives/interfaces/reg_interface.vhd                                                          ;                ;
; src/core/primitives/interfaces/mux_interface.vhd                                                          ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/primitives/interfaces/mux_interface.vhd                                                          ;                ;
; src/core/primitives/src_mux.vhd                                                                           ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/primitives/src_mux.vhd                                                                           ;                ;
; src/core/primitives/primitives.vhd                                                                        ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/primitives/primitives.vhd                                                                        ;                ;
; src/core/primitives/pc_reg.vhd                                                                            ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/primitives/pc_reg.vhd                                                                            ;                ;
; src/core/primitives/general_reg.vhd                                                                       ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/primitives/general_reg.vhd                                                                       ;                ;
; src/core/rv_decoder.vhd                                                                                   ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/rv_decoder.vhd                                                                                   ;                ;
; src/core/register_file.vhd                                                                                ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/register_file.vhd                                                                                ;                ;
; src/core/data_selector.vhd                                                                                ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/data_selector.vhd                                                                                ;                ;
; src/core/comparator.vhd                                                                                   ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/comparator.vhd                                                                                   ;                ;
; src/core/alu.vhd                                                                                          ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/core/alu.vhd                                                                                          ;                ;
; src/memory/interfaces/mem_interface.vhd                                                                   ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/memory/interfaces/mem_interface.vhd                                                                   ;                ;
; src/memory/interfaces/lut_interface.vhd                                                                   ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/memory/interfaces/lut_interface.vhd                                                                   ;                ;
; src/memory/program_mem.vhd                                                                                ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd                                                                                ;                ;
; src/memory/data_mem.vhd                                                                                   ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/memory/data_mem.vhd                                                                                   ;                ;
; src/fetch.vhd                                                                                             ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/fetch.vhd                                                                                             ;                ;
; src/execute.vhd                                                                                           ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/execute.vhd                                                                                           ;                ;
; src/decode.vhd                                                                                            ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/decode.vhd                                                                                            ;                ;
; src/cpu.vhd                                                                                               ; yes             ; User VHDL File                               ; /home/notforest/Documents/forest-riscv/src/cpu.vhd                                                                                               ;                ;
; altsyncram.tdf                                                                                            ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;                ;
; stratix_ram_block.inc                                                                                     ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;                ;
; lpm_mux.inc                                                                                               ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;                ;
; lpm_decode.inc                                                                                            ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;                ;
; aglobal231.inc                                                                                            ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                            ;                ;
; a_rdenreg.inc                                                                                             ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;                ;
; altrom.inc                                                                                                ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                ;                ;
; altram.inc                                                                                                ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                ;                ;
; altdpram.inc                                                                                              ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                              ;                ;
; db/altsyncram_70s3.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/notforest/Documents/forest-riscv/db/altsyncram_70s3.tdf                                                                                    ;                ;
; asm/program.hex                                                                                           ; yes             ; Auto-Found Memory Initialization File        ; /home/notforest/Documents/forest-riscv/asm/program.hex                                                                                           ;                ;
; altpll.tdf                                                                                                ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                                                                ;                ;
; stratix_pll.inc                                                                                           ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                           ;                ;
; stratixii_pll.inc                                                                                         ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                         ;                ;
; cycloneii_pll.inc                                                                                         ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                         ;                ;
; db/clk_pll_altpll1.v                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v                                                                                      ;                ;
; sld_virtual_jtag_basic.v                                                                                  ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                  ;                ;
; sld_jtag_endpoint_adapter.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                                                         ; yes             ; Encrypted Megafunction                       ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;                ;
; altera_std_synchronizer.v                                                                                 ; yes             ; Megafunction                                 ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                 ;                ;
; sld_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld     ;
; db/ip/sld240dfbc9/alt_sld_fab.v                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/alt_sld_fab.v                                                                           ; alt_sld_fab    ;
; db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; alt_sld_fab    ;
; db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; alt_sld_fab    ;
; db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; alt_sld_fab    ;
; db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File               ; /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; alt_sld_fab    ;
; db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;                ;
; sld_rom_sr.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;                ;
; db/altsyncram_0qg1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/notforest/Documents/forest-riscv/db/altsyncram_0qg1.tdf                                                                                    ;                ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                         ;
+---------------------------------------------+-------------------------------------------------------+
; Resource                                    ; Usage                                                 ;
+---------------------------------------------+-------------------------------------------------------+
; Estimated Total logic elements              ; 5,399                                                 ;
;                                             ;                                                       ;
; Total combinational functions               ; 4015                                                  ;
; Logic element usage by number of LUT inputs ;                                                       ;
;     -- 4 input functions                    ; 3008                                                  ;
;     -- 3 input functions                    ; 627                                                   ;
;     -- <=2 input functions                  ; 380                                                   ;
;                                             ;                                                       ;
; Logic elements by mode                      ;                                                       ;
;     -- normal mode                          ; 3779                                                  ;
;     -- arithmetic mode                      ; 236                                                   ;
;                                             ;                                                       ;
; Total registers                             ; 1996                                                  ;
;     -- Dedicated logic registers            ; 1996                                                  ;
;     -- I/O registers                        ; 0                                                     ;
;                                             ;                                                       ;
; I/O pins                                    ; 12                                                    ;
; Total memory bits                           ; 8704                                                  ;
;                                             ;                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                     ;
;                                             ;                                                       ;
; Total PLLs                                  ; 1                                                     ;
;     -- PLLs                                 ; 1                                                     ;
;                                             ;                                                       ;
; Maximum fan-out node                        ; cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk ;
; Maximum fan-out                             ; 1342                                                  ;
; Total fan-out                               ; 22394                                                 ;
; Average fan-out                             ; 3.68                                                  ;
+---------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------------+
; |binding_vendor                                                                                                                         ; 4015 (68)           ; 1996 (2)                  ; 8704        ; 0            ; 0       ; 0         ; 12   ; 0            ; |binding_vendor                                                                                                                                                                                                                                                                                                                                            ; binding_vendor                             ; work           ;
;    |cpu:CPU_Inst|                                                                                                                       ; 2870 (0)            ; 1307 (0)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst                                                                                                                                                                                                                                                                                                                               ; cpu                                        ; work           ;
;       |dbg_controller:DBG_CONTROLLER_Inst|                                                                                              ; 614 (614)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst                                                                                                                                                                                                                                                                                            ; dbg_controller                             ; work           ;
;       |decode_stage:DECODE_STAGE_Inst|                                                                                                  ; 1617 (2)            ; 1147 (57)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst                                                                                                                                                                                                                                                                                                ; decode_stage                               ; work           ;
;          |decoder:DECODER_Inst|                                                                                                         ; 79 (79)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|decoder:DECODER_Inst                                                                                                                                                                                                                                                                           ; decoder                                    ; work           ;
;          |register_file:FILE_REG_Inst|                                                                                                  ; 1536 (158)          ; 1090 (96)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst                                                                                                                                                                                                                                                                    ; register_file                              ; work           ;
;             |comparator:COMPARATOR_Inst|                                                                                                ; 88 (88)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|comparator:COMPARATOR_Inst                                                                                                                                                                                                                                         ; comparator                                 ; work           ;
;             |general_reg:\g_REGS_GEN:10:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:10:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:10:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:11:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:11:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:11:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:12:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:12:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:12:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:13:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:13:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:13:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:14:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:14:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:14:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:15:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:15:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:15:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:16:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:16:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:16:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:17:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:17:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:17:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:18:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:18:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:18:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:19:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:19:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:19:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst|                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:20:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:20:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:20:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:21:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:21:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:21:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:22:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:22:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:22:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:23:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:23:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:23:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:24:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:24:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:24:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:25:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:25:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:25:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:26:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:26:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:26:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:27:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:27:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:27:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:28:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:28:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:28:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:29:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:29:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:29:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:2:g_GENERAL_REG_Inst|                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:2:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:2:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:30:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:30:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:30:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:31:g_GENERAL_REG_Inst|                                                                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:31:g_GENERAL_REG_Inst                                                                                                                                                                                                                      ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:31:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                           ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:3:g_GENERAL_REG_Inst|                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:3:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:3:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:4:g_GENERAL_REG_Inst|                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:4:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:4:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:5:g_GENERAL_REG_Inst|                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:5:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:5:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:6:g_GENERAL_REG_Inst|                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:6:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:6:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:7:g_GENERAL_REG_Inst|                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:7:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:7:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:8:g_GENERAL_REG_Inst|                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:8:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:8:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |general_reg:\g_REGS_GEN:9:g_GENERAL_REG_Inst|                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:9:g_GENERAL_REG_Inst                                                                                                                                                                                                                       ; general_reg                                ; work           ;
;                |reg_interface:REG_INTERFACE_COMPONENT_Inst|                                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:9:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst                                                                                                                                                                            ; reg_interface                              ; work           ;
;             |src_mux:g_SRC_MUX_Inst1|                                                                                                   ; 645 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1                                                                                                                                                                                                                                            ; src_mux                                    ; work           ;
;                |mux_interface:MUX_INTEFACE_Inst|                                                                                        ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1|mux_interface:MUX_INTEFACE_Inst                                                                                                                                                                                                            ; mux_interface                              ; work           ;
;             |src_mux:g_SRC_MUX_Inst2|                                                                                                   ; 645 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst2                                                                                                                                                                                                                                            ; src_mux                                    ; work           ;
;                |mux_interface:MUX_INTEFACE_Inst|                                                                                        ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst2|mux_interface:MUX_INTEFACE_Inst                                                                                                                                                                                                            ; mux_interface                              ; work           ;
;       |execute_stage:EXECUTE_STAGE_Inst|                                                                                                ; 575 (0)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst                                                                                                                                                                                                                                                                                              ; execute_stage                              ; work           ;
;          |alu:ALU_Inst|                                                                                                                 ; 575 (575)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst                                                                                                                                                                                                                                                                                 ; alu                                        ; work           ;
;       |fetch_stage:FETCH_STAGE_Inst|                                                                                                    ; 64 (32)             ; 128 (64)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst                                                                                                                                                                                                                                                                                                  ; fetch_stage                                ; work           ;
;          |pc_reg:PC_REG_Inst|                                                                                                           ; 32 (32)             ; 64 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|pc_reg:PC_REG_Inst                                                                                                                                                                                                                                                                               ; pc_reg                                     ; work           ;
;             |reg_interface:REG_INTERFACE_Inst|                                                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|pc_reg:PC_REG_Inst|reg_interface:REG_INTERFACE_Inst                                                                                                                                                                                                                                              ; reg_interface                              ; work           ;
;          |program_mem:PROGRAM_MEM_Inst|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst                                                                                                                                                                                                                                                                     ; program_mem                                ; work           ;
;             |altsyncram:ALTSYNCRAM_Inst|                                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst                                                                                                                                                                                                                                          ; altsyncram                                 ; work           ;
;                |altsyncram_70s3:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst|altsyncram_70s3:auto_generated                                                                                                                                                                                                           ; altsyncram_70s3                            ; work           ;
;    |jtag_debug_sys:JTAG_DEBUG_SYS_Inst|                                                                                                 ; 953 (0)             ; 610 (0)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst                                                                                                                                                                                                                                                                                                         ; jtag_debug_sys                             ; jtag_debug_sys ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                              ; altera_reset_controller                    ; jtag_debug_sys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                   ; altera_reset_synchronizer                  ; jtag_debug_sys ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; altera_reset_controller                    ; jtag_debug_sys ;
;       |jtag_debug_sys_master_0:master_0|                                                                                                ; 636 (0)             ; 436 (0)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0                                                                                                                                                                                                                                                                        ; jtag_debug_sys_master_0                    ; jtag_debug_sys ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 208 (0)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                              ; altera_avalon_packets_to_master            ; jtag_debug_sys ;
;             |packets_to_master:p2m|                                                                                                     ; 208 (208)           ; 118 (118)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                        ; packets_to_master                          ; jtag_debug_sys ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)             ; 24 (24)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; jtag_debug_sys ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                        ; altsyncram                                 ; work           ;
;                |altsyncram_0qg1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated                                                                                                                                                                                         ; altsyncram_0qg1                            ; work           ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                  ; altera_avalon_st_bytes_to_packets          ; jtag_debug_sys ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 353 (0)             ; 264 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                       ; altera_avalon_st_jtag_interface            ; jtag_debug_sys ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 350 (0)             ; 264 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                     ; altera_jtag_dc_streaming                   ; jtag_debug_sys ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 15 (4)              ; 47 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                         ; altera_avalon_st_clock_crosser             ; jtag_debug_sys ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 11 (11)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                             ; altera_avalon_st_pipeline_base             ; jtag_debug_sys ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                    ; altera_std_synchronizer_nocut              ; jtag_debug_sys ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                    ; altera_std_synchronizer_nocut              ; jtag_debug_sys ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                              ; altera_jtag_src_crosser                    ; jtag_debug_sys ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                   ; altera_jtag_control_signal_crosser         ; jtag_debug_sys ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                              ; altera_std_synchronizer                    ; work           ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 334 (319)           ; 187 (168)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                ; altera_jtag_streaming                      ; jtag_debug_sys ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                   ; altera_avalon_st_idle_inserter             ; jtag_debug_sys ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                     ; altera_avalon_st_idle_remover              ; jtag_debug_sys ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                       ; altera_std_synchronizer                    ; work           ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                              ; altera_std_synchronizer                    ; work           ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                      ; altera_std_synchronizer                    ; work           ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                           ; altera_std_synchronizer                    ; work           ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                ; altera_std_synchronizer                    ; work           ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                             ; altera_jtag_sld_node                       ; jtag_debug_sys ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                           ; sld_virtual_jtag_basic                     ; work           ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                  ; altera_avalon_st_packets_to_bytes          ; jtag_debug_sys ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                 ; altera_reset_controller                    ; jtag_debug_sys ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                      ; altera_reset_synchronizer                  ; jtag_debug_sys ;
;       |jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|                                                                              ; 95 (0)              ; 99 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                      ; jtag_debug_sys_mm_interconnect_0           ; jtag_debug_sys ;
;          |altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; jtag_debug_sys ;
;          |altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; jtag_debug_sys ;
;          |altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|                                                                             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                      ; jtag_debug_sys ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                     ; altera_merlin_master_agent                 ; jtag_debug_sys ;
;          |altera_merlin_slave_agent:pio_arg_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent                                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; jtag_debug_sys ;
;          |altera_merlin_slave_agent:pio_data_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent                                                                                                                                                                                                          ; altera_merlin_slave_agent                  ; jtag_debug_sys ;
;          |altera_merlin_slave_translator:pio_arg_s1_translator|                                                                         ; 7 (7)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; jtag_debug_sys ;
;          |altera_merlin_slave_translator:pio_cmd_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; jtag_debug_sys ;
;          |altera_merlin_slave_translator:pio_data_s1_translator|                                                                        ; 8 (8)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator                                                                                                                                                                                                ; altera_merlin_slave_translator             ; jtag_debug_sys ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                ; altera_merlin_traffic_limiter              ; jtag_debug_sys ;
;          |jtag_debug_sys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                 ; jtag_debug_sys_mm_interconnect_0_cmd_demux ; jtag_debug_sys ;
;          |jtag_debug_sys_mm_interconnect_0_router:router|                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router:router                                                                                                                                                                                                       ; jtag_debug_sys_mm_interconnect_0_router    ; jtag_debug_sys ;
;          |jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                             ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                     ; jtag_debug_sys_mm_interconnect_0_rsp_mux   ; jtag_debug_sys ;
;       |jtag_debug_sys_pio_arg:pio_arg|                                                                                                  ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_arg:pio_arg                                                                                                                                                                                                                                                                          ; jtag_debug_sys_pio_arg                     ; jtag_debug_sys ;
;       |jtag_debug_sys_pio_cmd:pio_cmd|                                                                                                  ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd                                                                                                                                                                                                                                                                          ; jtag_debug_sys_pio_cmd                     ; jtag_debug_sys ;
;       |jtag_debug_sys_pio_data:pio_data|                                                                                                ; 176 (176)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_data:pio_data                                                                                                                                                                                                                                                                        ; jtag_debug_sys_pio_data                    ; jtag_debug_sys ;
;    |pll:PLL_Inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|pll:PLL_Inst                                                                                                                                                                                                                                                                                                                               ; pll                                        ; work           ;
;       |altpll:ALTPLL_Inst|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|pll:PLL_Inst|altpll:ALTPLL_Inst                                                                                                                                                                                                                                                                                                            ; altpll                                     ; work           ;
;          |clk_pll_altpll1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated                                                                                                                                                                                                                                                                             ; clk_pll_altpll1                            ; work           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                    ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 77 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (84)            ; 72 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                               ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                 ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                             ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------+
; cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst|altsyncram_70s3:auto_generated|ALTSYNCRAM                   ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; ../../asm/program.hex ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File     ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |binding_vendor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; N/A    ; Qsys                              ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst                                                                                                                                                                                                                                  ; jtag_debug_sys.qsys ;
; Altera ; altera_jtag_avalon_master         ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0                                                                                                                                                                                                 ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                           ; jtag_debug_sys.qsys ;
; Altera ; channel_adapter                   ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|jtag_debug_sys_master_0_b2p_adapter:b2p_adapter                                                                                                                                                 ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                      ; jtag_debug_sys.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                           ; jtag_debug_sys.qsys ;
; Altera ; channel_adapter                   ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|jtag_debug_sys_master_0_p2b_adapter:p2b_adapter                                                                                                                                                 ; jtag_debug_sys.qsys ;
; Altera ; altera_reset_controller           ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                          ; jtag_debug_sys.qsys ;
; Altera ; timing_adapter                    ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|jtag_debug_sys_master_0_timing_adt:timing_adt                                                                                                                                                   ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                       ; jtag_debug_sys.qsys ;
; Altera ; altera_mm_interconnect            ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                               ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_st_adapter          ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                          ; jtag_debug_sys.qsys ;
; Altera ; error_adapter                     ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                       ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_st_adapter          ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                      ; jtag_debug_sys.qsys ;
; Altera ; error_adapter                     ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                   ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_st_adapter          ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                      ; jtag_debug_sys.qsys ;
; Altera ; error_adapter                     ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                   ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                          ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_multiplexer         ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                              ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_multiplexer         ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                          ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_multiplexer         ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                          ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_master_agent        ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                              ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                         ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_master_translator   ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                    ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_slave_agent         ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent                                                                                                                                    ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo                                                                                                                               ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_slave_translator    ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator                                                                                                                          ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_slave_agent         ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent                                                                                                                                    ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo                                                                                                                               ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_slave_translator    ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator                                                                                                                          ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_slave_agent         ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent                                                                                                                                   ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo                                                                                                                              ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_slave_translator    ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator                                                                                                                         ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_router              ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router:router                                                                                                                                ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_router              ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_001                                                                                                                        ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_router              ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_002                                                                                                                        ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_router              ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_003                                                                                                                        ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                          ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                      ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                      ; jtag_debug_sys.qsys ;
; Altera ; altera_merlin_multiplexer         ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                              ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_pio                 ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_arg:pio_arg                                                                                                                                                                                                   ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_pio                 ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd                                                                                                                                                                                                   ; jtag_debug_sys.qsys ;
; Altera ; altera_avalon_pio                 ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_data:pio_data                                                                                                                                                                                                 ; jtag_debug_sys.qsys ;
; Altera ; altera_reset_controller           ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller                                                                                                                                                                                           ; jtag_debug_sys.qsys ;
; Altera ; altera_reset_controller           ; 23.1    ; N/A          ; N/A          ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                       ; jtag_debug_sys.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                        ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                        ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                           ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                           ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                           ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                       ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                           ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                           ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                           ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                           ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 51                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+---------------------------------------------------------+---------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal ; Free of Timing Hazards ;
+---------------------------------------------------------+---------------------+------------------------+
; cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk   ; RotateRight0        ; yes                    ;
; cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|ona_clr ; RotateRight0        ; yes                    ;
; Number of user-specified and inferred latches = 2       ;                     ;                        ;
+---------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator|av_chipselect_pre                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[8..31]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_chipselect_pre                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.mem_read                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.env                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][88]                                                                                         ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][87]                                                                                         ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][88]                                                                                          ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][87]                                                                                          ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][88]                                                                                          ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][87]                                                                                          ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][88]                                                                                         ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][87]                                                                                         ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][88]                                                                                          ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][87]                                                                                          ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][88]                                                                                          ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][87]                                                                                          ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                 ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                 ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                 ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                 ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                 ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                 ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                 ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][76]                                                                                         ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][105]          ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][68]                                                                                         ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][75]           ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][74]                                                                                         ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][75]           ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][76]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][105]           ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][74]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][75]            ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][68]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][75]            ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][76]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][105]           ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][74]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][75]            ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][68]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][75]            ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[4]                                                                                                                                                  ; Merged with cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.dbus[4]                                                                                                ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[3]                                                                                                                                                  ; Merged with cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.dbus[3]                                                                                                ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[2]                                                                                                                                                  ; Merged with cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.dbus[2]                                                                                                ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[1]                                                                                                                                                  ; Merged with cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.dbus[1]                                                                                                ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[0]                                                                                                                                                  ; Merged with cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.dbus[0]                                                                                                ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|comparator:COMPARATOR_Inst|r_cmp.lt                                                                                                                               ; Merged with cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|comparator:COMPARATOR_Inst|r_cmp.ltu                                                ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator|waitrequest_reset_override                                                                     ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest     ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|waitrequest_reset_override                                                                     ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest     ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator|waitrequest_reset_override                                                                    ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest     ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                               ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0] ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                               ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2] ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][76]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][105]           ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][74]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][68]            ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][75]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][68]            ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][76]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][105]           ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][74]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][68]            ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][75]                                                                                          ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][68]            ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][76]                                                                                         ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][105]          ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][74]                                                                                         ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][68]           ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][75]                                                                                         ; Merged with jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][68]           ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][75]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][75]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][75]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                       ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][68]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                        ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][68]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                        ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][104]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][104]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][104]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][104]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][104]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][104]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                  ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                              ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                              ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                              ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                              ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                                                                                                             ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6..31]                                                                                        ; Lost fanout                                                                                                                                                             ;
; Total Number of Removed Registers = 142                                                                                                                                                                                                   ;                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9],                                                                                        ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8],                                                                                        ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7],                                                                                        ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                         ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][75]                                                                                       ; Stuck at GND              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][68],                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                      ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                      ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                      ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][75]                                                                                        ; Stuck at GND              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][68],                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][75]                                                                                        ; Stuck at GND              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][68],                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                       ;
;                                                                                                                                                                                                                                         ;                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                             ; Stuck at GND              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                              ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][88]                                                                                       ; Lost Fanouts              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][88]                                                                                      ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][87]                                                                                       ; Lost Fanouts              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][87]                                                                                      ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][88]                                                                                        ; Lost Fanouts              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][88]                                                                                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][87]                                                                                        ; Lost Fanouts              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][87]                                                                                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][88]                                                                                        ; Lost Fanouts              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][88]                                                                                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][87]                                                                                        ; Lost Fanouts              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][87]                                                                                       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][104]                                                                                       ; Stuck at GND              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][104]                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][104]                                                                                       ; Stuck at GND              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][104]                                                                                      ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][104]                                                                                      ; Stuck at GND              ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][104]                                                                                     ;
;                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1996  ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 84    ;
; Number of registers using Asynchronous Clear ; 1702  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1427  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                ; 171     ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                         ; 8       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                   ; 208     ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                 ; 1       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                     ; 3       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                    ; 1       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                 ; 1       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                    ; 1       ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                            ; 2       ;
; cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|o_instr[1]                                                                                                                                                                                                                                                                            ; 20      ;
; cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|o_instr[4]                                                                                                                                                                                                                                                                            ; 33      ;
; cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|o_instr[0]                                                                                                                                                                                                                                                                            ; 20      ;
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                 ; 8       ;
; cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus_en                                                                                                                                                                                                                                        ; 31      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                             ; Megafunction                                                                                             ; Type ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+
; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|wait_latency_counter[1]                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator|wait_latency_counter[1]                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator|wait_latency_counter[1]                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|o_sbus[1][22]                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                    ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|o_sbus[1][16]                                                                                                                                                                                ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|o_sbus[1][17]                                                                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                  ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                      ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                           ;
; 27:1               ; 2 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|o_sbus[1][8]                                                                                                                                                                                 ;
; 30:1               ; 2 bits    ; 40 LEs        ; 6 LEs                ; 34 LEs                 ; Yes        ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|o_sbus[1][5]                                                                                                                                                                                 ;
; 31:1               ; 3 bits    ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|o_sbus[1][0]                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[13]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[7]             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|decoder:DECODER_Inst|Mux108                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|decoder:DECODER_Inst|Mux107                                                                                                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; No         ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst|Add0                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst|Add0                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|decoder:DECODER_Inst|Mux109                                                                                                                                                                                              ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst2|mux_interface:MUX_INTEFACE_Inst|Mux17                                                                                                                                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1|mux_interface:MUX_INTEFACE_Inst|Mux1                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 20:1               ; 7 bits    ; 91 LEs        ; 42 LEs               ; 49 LEs                 ; No         ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst|Mux8                                                                                                                                                                                                      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst|Mux23                                                                                                                                                                                                     ;
; 35:1               ; 5 bits    ; 115 LEs       ; 110 LEs              ; 5 LEs                  ; No         ; |binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|Selector4                                                                                                                                                                                                            ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst|Mux6                                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 24 LEs               ; 28 LEs                 ; No         ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst|Mux27                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 36:1               ; 2 bits    ; 48 LEs        ; 46 LEs               ; 2 LEs                  ; No         ; |binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|Selector9                                                                                                                                                                                                            ;
; 36:1               ; 25 bits   ; 600 LEs       ; 550 LEs              ; 50 LEs                 ; No         ; |binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|Selector15                                                                                                                                                                                                           ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst|Mux3                                                                                                                                                                                                      ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst|Mux28                                                                                                                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst|altsyncram_70s3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                  ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                 ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|pc_reg:PC_REG_Inst|reg_interface:REG_INTERFACE_Inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                              ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                           ;
; OPERATION_MODE                     ; rom                   ; Untyped                                                                           ;
; WIDTH_A                            ; 32                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; clock0                ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; none                  ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; none                  ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                           ;
; WIDTH_B                            ; 1                     ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                           ;
; INIT_FILE                          ; ../../asm/program.hex ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; bypass                ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; bypass                ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_70s3       ; Untyped                                                                           ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:2:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:3:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:4:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:5:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:6:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:7:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:8:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:9:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:10:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:11:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:12:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:13:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:14:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:15:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:16:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:17:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:18:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:19:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:20:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:21:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:22:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:23:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:24:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:25:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:26:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:27:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:28:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:29:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:30:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:31:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1|mux_interface:MUX_INTEFACE_Inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; g_bus_width    ; 32    ; Signed Integer                                                                                                                                      ;
; g_select_width ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst2|mux_interface:MUX_INTEFACE_Inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; g_bus_width    ; 32    ; Signed Integer                                                                                                                                      ;
; g_select_width ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|data_mem:DATA_MEM_Inst|mem_interface:MEM_INTERFACE_Inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                                            ;
; g_depth        ; 8     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|data_selector:DATA_SELECTOR_Inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; g_select_width ; 3     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:PLL_Inst|altpll:ALTPLL_Inst ;
+-------------------------------+---------------------------+------------------+
; Parameter Name                ; Value                     ; Type             ;
+-------------------------------+---------------------------+------------------+
; OPERATION_MODE                ; normal                    ; Untyped          ;
; PLL_TYPE                      ; auto                      ; Untyped          ;
; LPM_HINT                      ; cbx_module_prefix=clk_pll ; Untyped          ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped          ;
; COMPENSATE_CLOCK              ; clk0                      ; Untyped          ;
; SCAN_CHAIN                    ; LONG                      ; Untyped          ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer   ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped          ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped          ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped          ;
; LOCK_HIGH                     ; 1                         ; Untyped          ;
; LOCK_LOW                      ; 1                         ; Untyped          ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped          ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped          ;
; SKIP_VCO                      ; OFF                       ; Untyped          ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped          ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped          ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped          ;
; BANDWIDTH                     ; 0                         ; Untyped          ;
; BANDWIDTH_TYPE                ; auto                      ; Untyped          ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped          ;
; DOWN_SPREAD                   ; 0                         ; Untyped          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped          ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped          ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped          ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped          ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped          ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped          ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped          ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped          ;
; CLK2_MULTIPLY_BY              ; 2                         ; Signed Integer   ;
; CLK1_MULTIPLY_BY              ; 3                         ; Signed Integer   ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer   ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped          ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped          ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped          ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped          ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped          ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped          ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped          ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer   ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer   ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer   ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped          ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped          ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped          ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped          ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped          ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped          ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped          ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped          ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped          ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped          ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped          ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped          ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped          ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped          ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped          ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped          ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped          ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped          ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped          ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped          ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped          ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped          ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped          ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer   ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer   ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped          ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped          ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped          ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped          ;
; DPA_DIVIDER                   ; 0                         ; Untyped          ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped          ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped          ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped          ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped          ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped          ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped          ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped          ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped          ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped          ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped          ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped          ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped          ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped          ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped          ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped          ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped          ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped          ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped          ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped          ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped          ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped          ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped          ;
; VCO_MIN                       ; 0                         ; Untyped          ;
; VCO_MAX                       ; 0                         ; Untyped          ;
; VCO_CENTER                    ; 0                         ; Untyped          ;
; PFD_MIN                       ; 0                         ; Untyped          ;
; PFD_MAX                       ; 0                         ; Untyped          ;
; M_INITIAL                     ; 0                         ; Untyped          ;
; M                             ; 0                         ; Untyped          ;
; N                             ; 1                         ; Untyped          ;
; M2                            ; 1                         ; Untyped          ;
; N2                            ; 1                         ; Untyped          ;
; SS                            ; 1                         ; Untyped          ;
; C0_HIGH                       ; 0                         ; Untyped          ;
; C1_HIGH                       ; 0                         ; Untyped          ;
; C2_HIGH                       ; 0                         ; Untyped          ;
; C3_HIGH                       ; 0                         ; Untyped          ;
; C4_HIGH                       ; 0                         ; Untyped          ;
; C5_HIGH                       ; 0                         ; Untyped          ;
; C6_HIGH                       ; 0                         ; Untyped          ;
; C7_HIGH                       ; 0                         ; Untyped          ;
; C8_HIGH                       ; 0                         ; Untyped          ;
; C9_HIGH                       ; 0                         ; Untyped          ;
; C0_LOW                        ; 0                         ; Untyped          ;
; C1_LOW                        ; 0                         ; Untyped          ;
; C2_LOW                        ; 0                         ; Untyped          ;
; C3_LOW                        ; 0                         ; Untyped          ;
; C4_LOW                        ; 0                         ; Untyped          ;
; C5_LOW                        ; 0                         ; Untyped          ;
; C6_LOW                        ; 0                         ; Untyped          ;
; C7_LOW                        ; 0                         ; Untyped          ;
; C8_LOW                        ; 0                         ; Untyped          ;
; C9_LOW                        ; 0                         ; Untyped          ;
; C0_INITIAL                    ; 0                         ; Untyped          ;
; C1_INITIAL                    ; 0                         ; Untyped          ;
; C2_INITIAL                    ; 0                         ; Untyped          ;
; C3_INITIAL                    ; 0                         ; Untyped          ;
; C4_INITIAL                    ; 0                         ; Untyped          ;
; C5_INITIAL                    ; 0                         ; Untyped          ;
; C6_INITIAL                    ; 0                         ; Untyped          ;
; C7_INITIAL                    ; 0                         ; Untyped          ;
; C8_INITIAL                    ; 0                         ; Untyped          ;
; C9_INITIAL                    ; 0                         ; Untyped          ;
; C0_MODE                       ; BYPASS                    ; Untyped          ;
; C1_MODE                       ; BYPASS                    ; Untyped          ;
; C2_MODE                       ; BYPASS                    ; Untyped          ;
; C3_MODE                       ; BYPASS                    ; Untyped          ;
; C4_MODE                       ; BYPASS                    ; Untyped          ;
; C5_MODE                       ; BYPASS                    ; Untyped          ;
; C6_MODE                       ; BYPASS                    ; Untyped          ;
; C7_MODE                       ; BYPASS                    ; Untyped          ;
; C8_MODE                       ; BYPASS                    ; Untyped          ;
; C9_MODE                       ; BYPASS                    ; Untyped          ;
; C0_PH                         ; 0                         ; Untyped          ;
; C1_PH                         ; 0                         ; Untyped          ;
; C2_PH                         ; 0                         ; Untyped          ;
; C3_PH                         ; 0                         ; Untyped          ;
; C4_PH                         ; 0                         ; Untyped          ;
; C5_PH                         ; 0                         ; Untyped          ;
; C6_PH                         ; 0                         ; Untyped          ;
; C7_PH                         ; 0                         ; Untyped          ;
; C8_PH                         ; 0                         ; Untyped          ;
; C9_PH                         ; 0                         ; Untyped          ;
; L0_HIGH                       ; 1                         ; Untyped          ;
; L1_HIGH                       ; 1                         ; Untyped          ;
; G0_HIGH                       ; 1                         ; Untyped          ;
; G1_HIGH                       ; 1                         ; Untyped          ;
; G2_HIGH                       ; 1                         ; Untyped          ;
; G3_HIGH                       ; 1                         ; Untyped          ;
; E0_HIGH                       ; 1                         ; Untyped          ;
; E1_HIGH                       ; 1                         ; Untyped          ;
; E2_HIGH                       ; 1                         ; Untyped          ;
; E3_HIGH                       ; 1                         ; Untyped          ;
; L0_LOW                        ; 1                         ; Untyped          ;
; L1_LOW                        ; 1                         ; Untyped          ;
; G0_LOW                        ; 1                         ; Untyped          ;
; G1_LOW                        ; 1                         ; Untyped          ;
; G2_LOW                        ; 1                         ; Untyped          ;
; G3_LOW                        ; 1                         ; Untyped          ;
; E0_LOW                        ; 1                         ; Untyped          ;
; E1_LOW                        ; 1                         ; Untyped          ;
; E2_LOW                        ; 1                         ; Untyped          ;
; E3_LOW                        ; 1                         ; Untyped          ;
; L0_INITIAL                    ; 1                         ; Untyped          ;
; L1_INITIAL                    ; 1                         ; Untyped          ;
; G0_INITIAL                    ; 1                         ; Untyped          ;
; G1_INITIAL                    ; 1                         ; Untyped          ;
; G2_INITIAL                    ; 1                         ; Untyped          ;
; G3_INITIAL                    ; 1                         ; Untyped          ;
; E0_INITIAL                    ; 1                         ; Untyped          ;
; E1_INITIAL                    ; 1                         ; Untyped          ;
; E2_INITIAL                    ; 1                         ; Untyped          ;
; E3_INITIAL                    ; 1                         ; Untyped          ;
; L0_MODE                       ; BYPASS                    ; Untyped          ;
; L1_MODE                       ; BYPASS                    ; Untyped          ;
; G0_MODE                       ; BYPASS                    ; Untyped          ;
; G1_MODE                       ; BYPASS                    ; Untyped          ;
; G2_MODE                       ; BYPASS                    ; Untyped          ;
; G3_MODE                       ; BYPASS                    ; Untyped          ;
; E0_MODE                       ; BYPASS                    ; Untyped          ;
; E1_MODE                       ; BYPASS                    ; Untyped          ;
; E2_MODE                       ; BYPASS                    ; Untyped          ;
; E3_MODE                       ; BYPASS                    ; Untyped          ;
; L0_PH                         ; 0                         ; Untyped          ;
; L1_PH                         ; 0                         ; Untyped          ;
; G0_PH                         ; 0                         ; Untyped          ;
; G1_PH                         ; 0                         ; Untyped          ;
; G2_PH                         ; 0                         ; Untyped          ;
; G3_PH                         ; 0                         ; Untyped          ;
; E0_PH                         ; 0                         ; Untyped          ;
; E1_PH                         ; 0                         ; Untyped          ;
; E2_PH                         ; 0                         ; Untyped          ;
; E3_PH                         ; 0                         ; Untyped          ;
; M_PH                          ; 0                         ; Untyped          ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped          ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped          ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped          ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped          ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped          ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped          ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped          ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped          ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped          ;
; CLK0_COUNTER                  ; G0                        ; Untyped          ;
; CLK1_COUNTER                  ; G0                        ; Untyped          ;
; CLK2_COUNTER                  ; G0                        ; Untyped          ;
; CLK3_COUNTER                  ; G0                        ; Untyped          ;
; CLK4_COUNTER                  ; G0                        ; Untyped          ;
; CLK5_COUNTER                  ; G0                        ; Untyped          ;
; CLK6_COUNTER                  ; E0                        ; Untyped          ;
; CLK7_COUNTER                  ; E1                        ; Untyped          ;
; CLK8_COUNTER                  ; E2                        ; Untyped          ;
; CLK9_COUNTER                  ; E3                        ; Untyped          ;
; L0_TIME_DELAY                 ; 0                         ; Untyped          ;
; L1_TIME_DELAY                 ; 0                         ; Untyped          ;
; G0_TIME_DELAY                 ; 0                         ; Untyped          ;
; G1_TIME_DELAY                 ; 0                         ; Untyped          ;
; G2_TIME_DELAY                 ; 0                         ; Untyped          ;
; G3_TIME_DELAY                 ; 0                         ; Untyped          ;
; E0_TIME_DELAY                 ; 0                         ; Untyped          ;
; E1_TIME_DELAY                 ; 0                         ; Untyped          ;
; E2_TIME_DELAY                 ; 0                         ; Untyped          ;
; E3_TIME_DELAY                 ; 0                         ; Untyped          ;
; M_TIME_DELAY                  ; 0                         ; Untyped          ;
; N_TIME_DELAY                  ; 0                         ; Untyped          ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped          ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped          ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped          ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped          ;
; ENABLE0_COUNTER               ; L0                        ; Untyped          ;
; ENABLE1_COUNTER               ; L0                        ; Untyped          ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped          ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped          ;
; LOOP_FILTER_C                 ; 5                         ; Untyped          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped          ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped          ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped          ;
; VCO_POST_SCALE                ; 0                         ; Untyped          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped          ;
; INTENDED_DEVICE_FAMILY        ; cyclone iv e              ; Untyped          ;
; PORT_CLKENA0                  ; port_unused               ; Untyped          ;
; PORT_CLKENA1                  ; port_unused               ; Untyped          ;
; PORT_CLKENA2                  ; port_unused               ; Untyped          ;
; PORT_CLKENA3                  ; port_unused               ; Untyped          ;
; PORT_CLKENA4                  ; port_unused               ; Untyped          ;
; PORT_CLKENA5                  ; port_unused               ; Untyped          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped          ;
; PORT_EXTCLK0                  ; port_unused               ; Untyped          ;
; PORT_EXTCLK1                  ; port_unused               ; Untyped          ;
; PORT_EXTCLK2                  ; port_unused               ; Untyped          ;
; PORT_EXTCLK3                  ; port_unused               ; Untyped          ;
; PORT_CLKBAD0                  ; port_unused               ; Untyped          ;
; PORT_CLKBAD1                  ; port_unused               ; Untyped          ;
; PORT_CLK0                     ; port_used                 ; Untyped          ;
; PORT_CLK1                     ; port_used                 ; Untyped          ;
; PORT_CLK2                     ; port_used                 ; Untyped          ;
; PORT_CLK3                     ; port_unused               ; Untyped          ;
; PORT_CLK4                     ; port_unused               ; Untyped          ;
; PORT_CLK5                     ; port_unused               ; Untyped          ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped          ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped          ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped          ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped          ;
; PORT_SCANDATA                 ; port_unused               ; Untyped          ;
; PORT_SCANDATAOUT              ; port_unused               ; Untyped          ;
; PORT_SCANDONE                 ; port_unused               ; Untyped          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped          ;
; PORT_ACTIVECLOCK              ; port_unused               ; Untyped          ;
; PORT_CLKLOSS                  ; port_unused               ; Untyped          ;
; PORT_INCLK1                   ; port_unused               ; Untyped          ;
; PORT_INCLK0                   ; port_used                 ; Untyped          ;
; PORT_FBIN                     ; port_unused               ; Untyped          ;
; PORT_PLLENA                   ; port_unused               ; Untyped          ;
; PORT_CLKSWITCH                ; port_unused               ; Untyped          ;
; PORT_ARESET                   ; port_unused               ; Untyped          ;
; PORT_PFDENA                   ; port_unused               ; Untyped          ;
; PORT_SCANCLK                  ; port_unused               ; Untyped          ;
; PORT_SCANACLR                 ; port_unused               ; Untyped          ;
; PORT_SCANREAD                 ; port_unused               ; Untyped          ;
; PORT_SCANWRITE                ; port_unused               ; Untyped          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped          ;
; PORT_LOCKED                   ; port_unused               ; Untyped          ;
; PORT_CONFIGUPDATE             ; port_unused               ; Untyped          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped          ;
; PORT_PHASEDONE                ; port_unused               ; Untyped          ;
; PORT_PHASESTEP                ; port_unused               ; Untyped          ;
; PORT_PHASEUPDOWN              ; port_unused               ; Untyped          ;
; PORT_SCANCLKENA               ; port_unused               ; Untyped          ;
; PORT_PHASECOUNTERSELECT       ; port_unused               ; Untyped          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped          ;
; M_TEST_SOURCE                 ; 5                         ; Untyped          ;
; C0_TEST_SOURCE                ; 5                         ; Untyped          ;
; C1_TEST_SOURCE                ; 5                         ; Untyped          ;
; C2_TEST_SOURCE                ; 5                         ; Untyped          ;
; C3_TEST_SOURCE                ; 5                         ; Untyped          ;
; C4_TEST_SOURCE                ; 5                         ; Untyped          ;
; C5_TEST_SOURCE                ; 5                         ; Untyped          ;
; C6_TEST_SOURCE                ; 5                         ; Untyped          ;
; C7_TEST_SOURCE                ; 5                         ; Untyped          ;
; C8_TEST_SOURCE                ; 5                         ; Untyped          ;
; C9_TEST_SOURCE                ; 5                         ; Untyped          ;
; CBXI_PARAMETER                ; clk_pll_altpll1           ; Untyped          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped          ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped          ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped          ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped          ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE   ;
+-------------------------------+---------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                          ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                          ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                               ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                     ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                     ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                       ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                             ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                             ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                             ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                             ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                     ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                             ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                             ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                     ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                             ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                     ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                       ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                       ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                    ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                       ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                             ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                             ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                             ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                             ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                             ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                             ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router:router|jtag_debug_sys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_001|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_002|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_003|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                       ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller ;
+---------------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                             ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                                     ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                                     ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                                     ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                      ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                  ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                  ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_0qg1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                   ;
; Entity Instance                           ; cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst                   ;
;     -- OPERATION_MODE                     ; rom                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; clock0                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                   ;
;     -- NUMWORDS_A                         ; 64                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                   ;
;     -- NUMWORDS_B                         ; 64                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:PLL_Inst|altpll:ALTPLL_Inst ;
;     -- OPERATION_MODE         ; normal                          ;
;     -- PLL_TYPE               ; auto                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001"                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller"                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_001|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router:router|jtag_debug_sys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                           ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                      ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                             ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                       ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND.    ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:PLL_Inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_clk1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_clk2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst2" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------+
; i_line[0] ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------+
; i_line[0] ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst|reg_interface:REG_INTERFACE_COMPONENT_Inst" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                      ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_default ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|pc_reg:PC_REG_Inst|reg_interface:REG_INTERFACE_Inst" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                    ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------+
; c_default ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 1919                        ;
;     CLR               ; 432                         ;
;     CLR SCLR SLD      ; 7                           ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 134                         ;
;     ENA CLR           ; 1219                        ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 31                          ;
;     SLD               ; 40                          ;
;     plain             ; 27                          ;
; cycloneiii_lcell_comb ; 3893                        ;
;     arith             ; 228                         ;
;         2 data inputs ; 125                         ;
;         3 data inputs ; 103                         ;
;     normal            ; 3665                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 202                         ;
;         3 data inputs ; 493                         ;
;         4 data inputs ; 2953                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 15.10                       ;
; Average LUT depth     ; 7.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Sep 19 19:33:29 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off forest-risc-v -c forest-risc-v
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file jtag_debug_sys/synthesis/jtag_debug_sys.vhd
    Info (12022): Found design unit 1: jtag_debug_sys-rtl File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd Line: 19
    Info (12023): Found entity 1: jtag_debug_sys File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v
    Info (12023): Found entity 1: jtag_debug_sys_mm_interconnect_0 File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: jtag_debug_sys_mm_interconnect_0_avalon_st_adapter File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: jtag_debug_sys_mm_interconnect_0_rsp_mux File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: jtag_debug_sys_mm_interconnect_0_rsp_demux File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: jtag_debug_sys_mm_interconnect_0_cmd_mux File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: jtag_debug_sys_mm_interconnect_0_cmd_demux File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: jtag_debug_sys_mm_interconnect_0_router_001_default_decode File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: jtag_debug_sys_mm_interconnect_0_router_001 File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: jtag_debug_sys_mm_interconnect_0_router_default_decode File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: jtag_debug_sys_mm_interconnect_0_router File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_data.v
    Info (12023): Found entity 1: jtag_debug_sys_pio_data File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_cmd.v
    Info (12023): Found entity 1: jtag_debug_sys_pio_cmd File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_cmd.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_arg.v
    Info (12023): Found entity 1: jtag_debug_sys_pio_arg File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_arg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v
    Info (12023): Found entity 1: jtag_debug_sys_master_0 File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: jtag_debug_sys_master_0_p2b_adapter File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: jtag_debug_sys_master_0_b2p_adapter File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv
    Info (12023): Found entity 1: jtag_debug_sys_master_0_timing_adt File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 0 entities, in source file src/debug/debug.vhd
    Info (12022): Found design unit 1: debug File: /home/notforest/Documents/forest-riscv/src/debug/debug.vhd Line: 30
    Info (12022): Found design unit 2: debug-body File: /home/notforest/Documents/forest-riscv/src/debug/debug.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file src/debug/dbg_controller.vhd
    Info (12022): Found design unit 1: dbg_controller-rtl File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 46
    Info (12023): Found entity 1: dbg_controller File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file src/pll_vendor.vhd
    Info (12022): Found design unit 1: pll-vendor File: /home/notforest/Documents/forest-riscv/src/pll_vendor.vhd Line: 41
    Info (12023): Found entity 1: pll File: /home/notforest/Documents/forest-riscv/src/pll_vendor.vhd Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file forest-risc-v.bdf
    Info (12023): Found entity 1: forest-risc-v
Info (12021): Found 2 design units, including 1 entities, in source file src/binding_vendor.vhd
    Info (12022): Found design unit 1: binding_vendor-vendor File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 46
    Info (12023): Found entity 1: binding_vendor File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file src/core/primitives/interfaces/reg_interface.vhd
    Info (12022): Found design unit 1: reg_interface-rtl File: /home/notforest/Documents/forest-riscv/src/core/primitives/interfaces/reg_interface.vhd Line: 42
    Info (12023): Found entity 1: reg_interface File: /home/notforest/Documents/forest-riscv/src/core/primitives/interfaces/reg_interface.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file src/core/primitives/interfaces/mux_interface.vhd
    Info (12022): Found design unit 1: mux_interface-rtl File: /home/notforest/Documents/forest-riscv/src/core/primitives/interfaces/mux_interface.vhd Line: 42
    Info (12023): Found entity 1: mux_interface File: /home/notforest/Documents/forest-riscv/src/core/primitives/interfaces/mux_interface.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file src/core/primitives/src_mux.vhd
    Info (12022): Found design unit 1: src_mux-structured File: /home/notforest/Documents/forest-riscv/src/core/primitives/src_mux.vhd Line: 38
    Info (12023): Found entity 1: src_mux File: /home/notforest/Documents/forest-riscv/src/core/primitives/src_mux.vhd Line: 30
Info (12021): Found 2 design units, including 0 entities, in source file src/core/primitives/primitives.vhd
    Info (12022): Found design unit 1: primitives File: /home/notforest/Documents/forest-riscv/src/core/primitives/primitives.vhd Line: 28
    Info (12022): Found design unit 2: primitives-body File: /home/notforest/Documents/forest-riscv/src/core/primitives/primitives.vhd Line: 117
Info (12021): Found 2 design units, including 1 entities, in source file src/core/primitives/pc_reg.vhd
    Info (12022): Found design unit 1: pc_reg-structured File: /home/notforest/Documents/forest-riscv/src/core/primitives/pc_reg.vhd Line: 43
    Info (12023): Found entity 1: pc_reg File: /home/notforest/Documents/forest-riscv/src/core/primitives/pc_reg.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file src/core/primitives/general_reg.vhd
    Info (12022): Found design unit 1: general_reg-rtl File: /home/notforest/Documents/forest-riscv/src/core/primitives/general_reg.vhd Line: 40
    Info (12023): Found entity 1: general_reg File: /home/notforest/Documents/forest-riscv/src/core/primitives/general_reg.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file src/core/rv_decoder.vhd
    Info (12022): Found design unit 1: decoder-rv32i File: /home/notforest/Documents/forest-riscv/src/core/rv_decoder.vhd Line: 85
    Info (12023): Found entity 1: decoder File: /home/notforest/Documents/forest-riscv/src/core/rv_decoder.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file src/core/register_file.vhd
    Info (12022): Found design unit 1: register_file-structured File: /home/notforest/Documents/forest-riscv/src/core/register_file.vhd Line: 50
    Info (12023): Found entity 1: register_file File: /home/notforest/Documents/forest-riscv/src/core/register_file.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file src/core/data_selector.vhd
    Info (12022): Found design unit 1: data_selector-rtl File: /home/notforest/Documents/forest-riscv/src/core/data_selector.vhd Line: 41
    Info (12023): Found entity 1: data_selector File: /home/notforest/Documents/forest-riscv/src/core/data_selector.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file src/core/comparator.vhd
    Info (12022): Found design unit 1: comparator-rtl File: /home/notforest/Documents/forest-riscv/src/core/comparator.vhd Line: 41
    Info (12023): Found entity 1: comparator File: /home/notforest/Documents/forest-riscv/src/core/comparator.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file src/core/alu.vhd
    Info (12022): Found design unit 1: alu-rv32i File: /home/notforest/Documents/forest-riscv/src/core/alu.vhd Line: 39
    Info (12023): Found entity 1: alu File: /home/notforest/Documents/forest-riscv/src/core/alu.vhd Line: 30
Info (12021): Found 3 design units, including 1 entities, in source file src/memory/interfaces/mem_interface.vhd
    Info (12022): Found design unit 1: mem_interface-rtl File: /home/notforest/Documents/forest-riscv/src/memory/interfaces/mem_interface.vhd Line: 50
    Info (12022): Found design unit 2: memory File: /home/notforest/Documents/forest-riscv/src/memory/interfaces/mem_interface.vhd Line: 89
    Info (12023): Found entity 1: mem_interface File: /home/notforest/Documents/forest-riscv/src/memory/interfaces/mem_interface.vhd Line: 33
Info (12021): Found 3 design units, including 1 entities, in source file src/memory/interfaces/lut_interface.vhd
    Info (12022): Found design unit 1: lut_interface-synthload File: /home/notforest/Documents/forest-riscv/src/memory/interfaces/lut_interface.vhd Line: 61
    Info (12022): Found design unit 2: lut_interface-manualload File: /home/notforest/Documents/forest-riscv/src/memory/interfaces/lut_interface.vhd Line: 87
    Info (12023): Found entity 1: lut_interface File: /home/notforest/Documents/forest-riscv/src/memory/interfaces/lut_interface.vhd Line: 31
Info (12021): Found 4 design units, including 1 entities, in source file src/memory/program_mem.vhd
    Info (12022): Found design unit 1: program_mem-structured File: /home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd Line: 39
    Info (12022): Found design unit 2: program_mem-vendor File: /home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd Line: 70
    Info (12022): Found design unit 3: ProgramMemoryConfig File: /home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd Line: 100
    Info (12023): Found entity 1: program_mem File: /home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file src/memory/data_mem.vhd
    Info (12022): Found design unit 1: data_mem-structured File: /home/notforest/Documents/forest-riscv/src/memory/data_mem.vhd Line: 43
    Info (12023): Found entity 1: data_mem File: /home/notforest/Documents/forest-riscv/src/memory/data_mem.vhd Line: 32
Info (12021): Found 3 design units, including 1 entities, in source file src/fetch.vhd
    Info (12022): Found design unit 1: fetch_stage-rv32i File: /home/notforest/Documents/forest-riscv/src/fetch.vhd Line: 49
    Info (12022): Found design unit 2: FetchConfig File: /home/notforest/Documents/forest-riscv/src/fetch.vhd Line: 93
    Info (12023): Found entity 1: fetch_stage File: /home/notforest/Documents/forest-riscv/src/fetch.vhd Line: 36
Info (12021): Found 3 design units, including 1 entities, in source file src/execute.vhd
    Info (12022): Found design unit 1: execute_stage-rv32i File: /home/notforest/Documents/forest-riscv/src/execute.vhd Line: 48
    Info (12022): Found design unit 2: ExecuteConfig File: /home/notforest/Documents/forest-riscv/src/execute.vhd Line: 120
    Info (12023): Found entity 1: execute_stage File: /home/notforest/Documents/forest-riscv/src/execute.vhd Line: 34
Info (12021): Found 3 design units, including 1 entities, in source file src/decode.vhd
    Info (12022): Found design unit 1: decode_stage-rv32i File: /home/notforest/Documents/forest-riscv/src/decode.vhd Line: 49
    Info (12022): Found design unit 2: DecodeConfig File: /home/notforest/Documents/forest-riscv/src/decode.vhd Line: 95
    Info (12023): Found entity 1: decode_stage File: /home/notforest/Documents/forest-riscv/src/decode.vhd Line: 33
Info (12021): Found 3 design units, including 1 entities, in source file src/cpu.vhd
    Info (12022): Found design unit 1: cpu-rv32i File: /home/notforest/Documents/forest-riscv/src/cpu.vhd Line: 47
    Info (12022): Found design unit 2: CpuConfig File: /home/notforest/Documents/forest-riscv/src/cpu.vhd Line: 169
    Info (12023): Found entity 1: cpu File: /home/notforest/Documents/forest-riscv/src/cpu.vhd Line: 36
Info (12127): Elaborating entity "binding_vendor" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "pLED[4]" at binding_vendor.vhd(38) File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 38
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:CPU_Inst" File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 66
Info (12128): Elaborating entity "dbg_controller" for hierarchy "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst" File: /home/notforest/Documents/forest-riscv/src/cpu.vhd Line: 111
Warning (10631): VHDL Process Statement warning at dbg_controller.vhd(88): inferring latch(es) for signal or variable "r_odata", which holds its previous value in one or more paths through the process File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (10631): VHDL Process Statement warning at dbg_controller.vhd(88): inferring latch(es) for signal or variable "o_clk", which holds its previous value in one or more paths through the process File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (10631): VHDL Process Statement warning at dbg_controller.vhd(88): inferring latch(es) for signal or variable "ona_clr", which holds its previous value in one or more paths through the process File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (10631): VHDL Process Statement warning at dbg_controller.vhd(88): inferring latch(es) for signal or variable "o_dbg", which holds its previous value in one or more paths through the process File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[0]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[1]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[2]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[3]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[4]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[5]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[6]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[7]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[8]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[9]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[10]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[11]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[12]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[13]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[14]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[15]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[16]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[17]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[18]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[19]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[20]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[21]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[22]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[23]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[24]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[25]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[26]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[27]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[28]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[29]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[30]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_dbg[31]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "ona_clr" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "o_clk" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[0]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[1]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[2]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[3]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[4]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[5]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[6]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[7]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[8]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[9]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[10]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[11]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[12]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[13]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[14]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[15]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[16]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[17]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[18]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[19]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[20]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[21]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[22]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[23]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[24]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[25]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[26]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[27]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[28]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[29]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[30]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (10041): Inferred latch for "r_odata[31]" at dbg_controller.vhd(88) File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Info (12128): Elaborating entity "fetch_stage" for hierarchy "cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst" File: /home/notforest/Documents/forest-riscv/src/cpu.vhd Line: 123
Info (12128): Elaborating entity "pc_reg" for hierarchy "cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|pc_reg:PC_REG_Inst" File: /home/notforest/Documents/forest-riscv/src/fetch.vhd Line: 66
Info (12128): Elaborating entity "reg_interface" for hierarchy "cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|pc_reg:PC_REG_Inst|reg_interface:REG_INTERFACE_Inst" File: /home/notforest/Documents/forest-riscv/src/core/primitives/pc_reg.vhd Line: 56
Info (12128): Elaborating entity "program_mem" for hierarchy "cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst" File: /home/notforest/Documents/forest-riscv/src/fetch.vhd Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst" File: /home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst" File: /home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd Line: 72
Info (12133): Instantiated megafunction "cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst" with the following parameter: File: /home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd Line: 72
    Info (12134): Parameter "address_aclr_a" = "none"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "bypass"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "bypass"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "cyclone iv e"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../asm/program.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "rom"
    Info (12134): Parameter "outdata_aclr_a" = "none"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "clock0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "enable_runtime_mod=no"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70s3.tdf
    Info (12023): Found entity 1: altsyncram_70s3 File: /home/notforest/Documents/forest-riscv/db/altsyncram_70s3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_70s3" for hierarchy "cpu:CPU_Inst|fetch_stage:FETCH_STAGE_Inst|program_mem:PROGRAM_MEM_Inst|altsyncram:ALTSYNCRAM_Inst|altsyncram_70s3:auto_generated" File: /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113007): Byte addressed memory initialization file "program.hex" was read in the word-addressed format File: /home/notforest/Documents/forest-riscv/asm/program.hex Line: 1
Warning (113015): Width of data items in "program.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 7 warnings, reporting 7 File: /home/notforest/Documents/forest-riscv/asm/program.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "program.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/notforest/Documents/forest-riscv/asm/program.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "program.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/notforest/Documents/forest-riscv/asm/program.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "program.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/notforest/Documents/forest-riscv/asm/program.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "program.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/notforest/Documents/forest-riscv/asm/program.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "program.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/notforest/Documents/forest-riscv/asm/program.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "program.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/notforest/Documents/forest-riscv/asm/program.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "program.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/notforest/Documents/forest-riscv/asm/program.hex Line: 8
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File "/home/notforest/Documents/forest-riscv/asm/program.hex" -- setting initial value for remaining addresses to 0 File: /home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd Line: 72
Info (12128): Elaborating entity "decode_stage" for hierarchy "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst" File: /home/notforest/Documents/forest-riscv/src/cpu.vhd Line: 135
Info (12128): Elaborating entity "decoder" for hierarchy "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|decoder:DECODER_Inst" File: /home/notforest/Documents/forest-riscv/src/decode.vhd Line: 64
Info (12128): Elaborating entity "register_file" for hierarchy "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst" File: /home/notforest/Documents/forest-riscv/src/decode.vhd Line: 72
Info (12128): Elaborating entity "general_reg" for hierarchy "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|general_reg:\g_REGS_GEN:1:g_GENERAL_REG_Inst" File: /home/notforest/Documents/forest-riscv/src/core/register_file.vhd Line: 64
Info (12128): Elaborating entity "src_mux" for hierarchy "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1" File: /home/notforest/Documents/forest-riscv/src/core/register_file.vhd Line: 75
Info (12128): Elaborating entity "mux_interface" for hierarchy "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|src_mux:g_SRC_MUX_Inst1|mux_interface:MUX_INTEFACE_Inst" File: /home/notforest/Documents/forest-riscv/src/core/primitives/src_mux.vhd Line: 40
Info (12128): Elaborating entity "comparator" for hierarchy "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|comparator:COMPARATOR_Inst" File: /home/notforest/Documents/forest-riscv/src/core/register_file.vhd Line: 91
Info (12128): Elaborating entity "execute_stage" for hierarchy "cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst" File: /home/notforest/Documents/forest-riscv/src/cpu.vhd Line: 149
Info (12128): Elaborating entity "alu" for hierarchy "cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|alu:ALU_Inst" File: /home/notforest/Documents/forest-riscv/src/execute.vhd Line: 68
Info (12128): Elaborating entity "data_mem" for hierarchy "cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|data_mem:DATA_MEM_Inst" File: /home/notforest/Documents/forest-riscv/src/execute.vhd Line: 76
Info (12128): Elaborating entity "mem_interface" for hierarchy "cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|data_mem:DATA_MEM_Inst|mem_interface:MEM_INTERFACE_Inst" File: /home/notforest/Documents/forest-riscv/src/memory/data_mem.vhd Line: 73
Info (12128): Elaborating entity "data_selector" for hierarchy "cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|data_selector:DATA_SELECTOR_Inst" File: /home/notforest/Documents/forest-riscv/src/execute.vhd Line: 101
Warning (10445): VHDL Subtype or Type Declaration warning at data_selector.vhd(48): subtype or type has null range File: /home/notforest/Documents/forest-riscv/src/core/data_selector.vhd Line: 48
Info (12128): Elaborating entity "pll" for hierarchy "pll:PLL_Inst" File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 76
Info (12128): Elaborating entity "altpll" for hierarchy "pll:PLL_Inst|altpll:ALTPLL_Inst" File: /home/notforest/Documents/forest-riscv/src/pll_vendor.vhd Line: 116
Info (12130): Elaborated megafunction instantiation "pll:PLL_Inst|altpll:ALTPLL_Inst" File: /home/notforest/Documents/forest-riscv/src/pll_vendor.vhd Line: 116
Info (12133): Instantiated megafunction "pll:PLL_Inst|altpll:ALTPLL_Inst" with the following parameter: File: /home/notforest/Documents/forest-riscv/src/pll_vendor.vhd Line: 116
    Info (12134): Parameter "bandwidth_type" = "auto"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "clk0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "cyclone iv e"
    Info (12134): Parameter "lpm_hint" = "cbx_module_prefix=clk_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "pll_type" = "auto"
    Info (12134): Parameter "port_activeclock" = "port_unused"
    Info (12134): Parameter "port_areset" = "port_unused"
    Info (12134): Parameter "port_clkbad0" = "port_unused"
    Info (12134): Parameter "port_clkbad1" = "port_unused"
    Info (12134): Parameter "port_clkloss" = "port_unused"
    Info (12134): Parameter "port_clkswitch" = "port_unused"
    Info (12134): Parameter "port_configupdate" = "port_unused"
    Info (12134): Parameter "port_fbin" = "port_unused"
    Info (12134): Parameter "port_inclk0" = "port_used"
    Info (12134): Parameter "port_inclk1" = "port_unused"
    Info (12134): Parameter "port_locked" = "port_unused"
    Info (12134): Parameter "port_pfdena" = "port_unused"
    Info (12134): Parameter "port_phasecounterselect" = "port_unused"
    Info (12134): Parameter "port_phasedone" = "port_unused"
    Info (12134): Parameter "port_phasestep" = "port_unused"
    Info (12134): Parameter "port_phaseupdown" = "port_unused"
    Info (12134): Parameter "port_pllena" = "port_unused"
    Info (12134): Parameter "port_scanaclr" = "port_unused"
    Info (12134): Parameter "port_scanclk" = "port_unused"
    Info (12134): Parameter "port_scanclkena" = "port_unused"
    Info (12134): Parameter "port_scandata" = "port_unused"
    Info (12134): Parameter "port_scandataout" = "port_unused"
    Info (12134): Parameter "port_scandone" = "port_unused"
    Info (12134): Parameter "port_scanread" = "port_unused"
    Info (12134): Parameter "port_scanwrite" = "port_unused"
    Info (12134): Parameter "port_clk0" = "port_used"
    Info (12134): Parameter "port_clk1" = "port_used"
    Info (12134): Parameter "port_clk2" = "port_used"
    Info (12134): Parameter "port_clk3" = "port_unused"
    Info (12134): Parameter "port_clk4" = "port_unused"
    Info (12134): Parameter "port_clk5" = "port_unused"
    Info (12134): Parameter "port_clkena0" = "port_unused"
    Info (12134): Parameter "port_clkena1" = "port_unused"
    Info (12134): Parameter "port_clkena2" = "port_unused"
    Info (12134): Parameter "port_clkena3" = "port_unused"
    Info (12134): Parameter "port_clkena4" = "port_unused"
    Info (12134): Parameter "port_clkena5" = "port_unused"
    Info (12134): Parameter "port_extclk0" = "port_unused"
    Info (12134): Parameter "port_extclk1" = "port_unused"
    Info (12134): Parameter "port_extclk2" = "port_unused"
    Info (12134): Parameter "port_extclk3" = "port_unused"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_pll_altpll1.v
    Info (12023): Found entity 1: clk_pll_altpll1 File: /home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v Line: 30
Info (12128): Elaborating entity "clk_pll_altpll1" for hierarchy "pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated" File: /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "jtag_debug_sys" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst" File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 85
Info (12128): Elaborating entity "jtag_debug_sys_master_0" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd Line: 201
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "jtag_debug_sys_master_0_timing_adt" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|jtag_debug_sys_master_0_timing_adt:timing_adt" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at jtag_debug_sys_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "jtag_debug_sys_master_0_b2p_adapter" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|jtag_debug_sys_master_0_b2p_adapter:b2p_adapter" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at jtag_debug_sys_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at jtag_debug_sys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "jtag_debug_sys_master_0_p2b_adapter" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|jtag_debug_sys_master_0_p2b_adapter:p2b_adapter" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "jtag_debug_sys_pio_arg" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_arg:pio_arg" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd Line: 221
Info (12128): Elaborating entity "jtag_debug_sys_pio_cmd" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd Line: 233
Info (12128): Elaborating entity "jtag_debug_sys_pio_data" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_data:pio_data" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd Line: 245
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd Line: 254
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 305
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 369
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 578
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 662
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 703
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0_router" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router:router" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 969
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0_router_default_decode" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router:router|jtag_debug_sys_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv Line: 186
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0_router_001" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_001" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 985
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0_router_001_default_decode" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_router_001:router_001|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 1067
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0_cmd_demux" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 1096
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0_cmd_mux" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 1113
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0_rsp_demux" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 1164
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0_rsp_mux" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 1227
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0_avalon_st_adapter" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v Line: 1256
Info (12128): Elaborating entity "jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd Line: 281
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|altera_reset_controller:rst_controller_001" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd Line: 346
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.09.19.19:33:40 Progress: Loading sld240dfbc9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld240dfbc9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator|av_chipselect_pre" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 403
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[31]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[30]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[29]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[28]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[27]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[26]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[25]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[24]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[23]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[22]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[21]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[20]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[19]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[18]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[17]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[16]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[15]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[14]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[13]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[12]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[11]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[10]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[9]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[8]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 354
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_chipselect_pre" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 403
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 178
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v Line: 622
Warning (14130): Reduced register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.mem_read" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/src/decode.vhd Line: 40
Warning (14130): Reduced register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.env" with stuck data_in port to stuck value VCC File: /home/notforest/Documents/forest-riscv/src/decode.vhd Line: 40
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[7]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[6]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[5]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[4]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[3]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[2]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[1]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[0]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[9]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[10]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[11]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[12]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[13]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[14]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[15]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[16]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[17]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[18]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[19]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[20]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[21]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[22]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[23]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[24]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[25]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[26]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[27]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[28]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[29]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[30]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[31]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[0]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[1]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[2]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[3]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[4]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[5]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[6]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[7]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[8]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[9]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[10]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[11]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[12]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[13]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[14]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[15]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[16]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[17]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[18]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[19]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[20]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[21]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[22]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[23]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[24]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[25]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[26]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[27]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[28]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[29]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[30]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|r_odata[31]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14026): LATCH primitive "cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_dbg[8]" is permanently enabled File: /home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd Line: 88
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 46
Info (13005): Duplicate registers merged to single register
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 178
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 178
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 178
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 178
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 178
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 178
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 178
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][76]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][105]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][68]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][75]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][74]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][75]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][76]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][105]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][74]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][75]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][68]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][75]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][76]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][105]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][74]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][75]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][68]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][75]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
    Info (13350): Duplicate register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[4]" merged to single register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.dbus[4]" File: /home/notforest/Documents/forest-riscv/src/core/register_file.vhd Line: 56
    Info (13350): Duplicate register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[3]" merged to single register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.dbus[3]" File: /home/notforest/Documents/forest-riscv/src/core/register_file.vhd Line: 56
    Info (13350): Duplicate register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[2]" merged to single register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.dbus[2]" File: /home/notforest/Documents/forest-riscv/src/core/register_file.vhd Line: 56
    Info (13350): Duplicate register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[1]" merged to single register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.dbus[1]" File: /home/notforest/Documents/forest-riscv/src/core/register_file.vhd Line: 56
    Info (13350): Duplicate register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[0]" merged to single register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.dbus[0]" File: /home/notforest/Documents/forest-riscv/src/core/register_file.vhd Line: 56
    Info (13350): Duplicate register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|comparator:COMPARATOR_Inst|r_cmp.lt" merged to single register "cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|comparator:COMPARATOR_Inst|r_cmp.ltu" File: /home/notforest/Documents/forest-riscv/src/core/comparator.vhd Line: 53
Info (13005): Duplicate registers merged to single register
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator|waitrequest_reset_override" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 294
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|waitrequest_reset_override" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 294
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator|waitrequest_reset_override" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 294
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 222
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 222
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][76]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][105]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][74]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][68]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][75]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][68]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][76]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][105]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][74]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][68]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][75]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][68]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][76]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][105]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][74]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][68]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
    Info (13350): Duplicate register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][75]" merged to single register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][68]" File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][75]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][75]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][75]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 53
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v Line: 245
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][68]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 152
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][68]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 152
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][68]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 152
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 183
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 49
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v Line: 245
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][104]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][104]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][104]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 320
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][104]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][104]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
Warning (14130): Reduced register "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][104]" with stuck data_in port to stuck value GND File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 306
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf
    Info (12023): Found entity 1: altsyncram_0qg1 File: /home/notforest/Documents/forest-riscv/db/altsyncram_0qg1.tdf Line: 28
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pLED[4]" is stuck at GND File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 38
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/notforest/Documents/forest-riscv/output_files/forest-risc-v.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:PLL_Inst|altpll:ALTPLL_Inst|clk_pll_altpll1:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v Line: 44
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pSW[0]" File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 39
    Warning (15610): No output dependent on input pin "pSW[1]" File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 39
    Warning (15610): No output dependent on input pin "pSW[2]" File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 39
    Warning (15610): No output dependent on input pin "pSW[3]" File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 39
    Warning (15610): No output dependent on input pin "pSW[4]" File: /home/notforest/Documents/forest-riscv/src/binding_vendor.vhd Line: 39
Info (21057): Implemented 5525 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 5467 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings
    Info: Peak virtual memory: 517 megabytes
    Info: Processing ended: Thu Sep 19 19:34:05 2024
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/notforest/Documents/forest-riscv/output_files/forest-risc-v.map.smsg.


