INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:34:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 buffer12/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 1.404ns (21.938%)  route 4.996ns (78.062%))
  Logic Levels:           16  (CARRY4=4 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3009, unset)         0.508     0.508    buffer12/clk
                         FDRE                                         r  buffer12/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer12/dataReg_reg[3]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer12/control/dataReg_reg[4][3]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.282 r  buffer12/control/outs[4]_i_5__0/O
                         net (fo=3, unplaced)         0.723     2.005    buffer12/control/outs[4]_i_5__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.048 f  buffer12/control/fullReg_i_3__24/O
                         net (fo=41, unplaced)        0.321     2.369    buffer25/control/outs_reg[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     2.412 f  buffer25/control/fullReg_i_2__22/O
                         net (fo=5, unplaced)         0.272     2.684    control_merge0/tehb/control/fullReg_reg_15
                         LUT6 (Prop_lut6_I4_O)        0.043     2.727 f  control_merge0/tehb/control/transmitValue_i_2__54/O
                         net (fo=12, unplaced)        0.292     3.019    control_merge1/tehb/control/transmitValue_reg_17
                         LUT5 (Prop_lut5_I1_O)        0.043     3.062 f  control_merge1/tehb/control/fullReg_i_4__13/O
                         net (fo=22, unplaced)        0.306     3.368    control_merge1/tehb/control/fullReg_reg_5
                         LUT4 (Prop_lut4_I2_O)        0.043     3.411 r  control_merge1/tehb/control/dataReg[4]_i_4__0/O
                         net (fo=8, unplaced)         0.282     3.693    control_merge1/tehb/control/transmitValue_reg_6
                         LUT3 (Prop_lut3_I2_O)        0.047     3.740 f  control_merge1/tehb/control/fullReg_i_2__13/O
                         net (fo=18, unplaced)        0.301     4.041    control_merge2/tehb/control/transmitValue_i_2__29
                         LUT6 (Prop_lut6_I0_O)        0.043     4.084 f  control_merge2/tehb/control/B_loadEn_INST_0_i_3/O
                         net (fo=8, unplaced)         0.282     4.366    fork13/control/generateBlocks[1].regblock/dataReg_reg[6]
                         LUT4 (Prop_lut4_I3_O)        0.043     4.409 f  fork13/control/generateBlocks[1].regblock/dataReg[6]_i_3__4/O
                         net (fo=4, unplaced)         0.268     4.677    fork13/control/generateBlocks[1].regblock/transmitValue_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.043     4.720 r  fork13/control/generateBlocks[1].regblock/ldq_addr_7_q[6]_i_6/O
                         net (fo=25, unplaced)        0.309     5.029    lsq3/handshake_lsq_lsq3_core/load2_addrOut_valid
                         LUT4 (Prop_lut4_I3_O)        0.043     5.072 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q[6]_i_11/O
                         net (fo=2, unplaced)         0.470     5.542    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.787 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_4__0/CO[3]
                         net (fo=1, unplaced)         0.007     5.794    lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_4__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.844 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[6]_i_4__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.844    lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[6]_i_4__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.894 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     5.894    lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     6.048 f  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[6]_i_8__0/O[3]
                         net (fo=1, unplaced)         0.456     6.504    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_11_double_out_01[15]
                         LUT6 (Prop_lut6_I5_O)        0.120     6.624 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q[6]_i_1__0/O
                         net (fo=8, unplaced)         0.284     6.908    lsq3/handshake_lsq_lsq3_core/ldq_addr_wen_7
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=3009, unset)         0.483    11.183    lsq3/handshake_lsq_lsq3_core/clk
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[0]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    10.955    lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  4.047    




