/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_0z ? celloutsig_0_2z[0] : in_data[35]);
  assign celloutsig_0_8z = !(celloutsig_0_2z[3] ? celloutsig_0_6z : celloutsig_0_3z);
  assign celloutsig_0_21z = !(celloutsig_0_17z[2] ? celloutsig_0_9z : celloutsig_0_4z[4]);
  assign celloutsig_1_4z = celloutsig_1_0z ^ in_data[189];
  assign celloutsig_1_16z = celloutsig_1_6z ^ celloutsig_1_7z[15];
  assign celloutsig_0_6z = celloutsig_0_5z ^ celloutsig_0_1z;
  assign celloutsig_0_10z = celloutsig_0_5z ^ celloutsig_0_7z[3];
  assign celloutsig_0_30z = _00_ ^ celloutsig_0_21z;
  assign celloutsig_1_14z = { celloutsig_1_5z[11:9], celloutsig_1_9z } + { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_2z = in_data[35:32] + { in_data[8:6], celloutsig_0_1z };
  reg [2:0] _12_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 3'h0;
    else _12_ <= { celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_14z };
  assign { _01_[2:1], _00_ } = _12_;
  assign celloutsig_0_15z = { in_data[31:28], celloutsig_0_8z } & { celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_23z = celloutsig_0_15z & { _00_, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[102:96], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } === { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_7z[10:7], celloutsig_1_2z } === { in_data[178:175], celloutsig_1_1z };
  assign celloutsig_0_5z = { in_data[81:60], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } === { in_data[49], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_5z[13:9] > { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z } > celloutsig_1_7z[14:11];
  assign celloutsig_0_1z = in_data[88:85] > in_data[77:74];
  assign celloutsig_1_5z = { in_data[127:114], celloutsig_1_0z } | { in_data[171:159], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_18z = & { celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_1_0z = | in_data[116:111];
  assign celloutsig_1_8z = | celloutsig_1_5z[9:5];
  assign celloutsig_0_14z = | { in_data[54:52], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[28] & in_data[42];
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[146];
  assign celloutsig_0_13z = celloutsig_0_8z & celloutsig_0_3z;
  assign celloutsig_1_2z = ^ in_data[129:122];
  assign celloutsig_1_19z = ^ { in_data[135:126], celloutsig_1_18z };
  assign celloutsig_0_9z = ^ { celloutsig_0_7z[2:0], celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_13z } >> { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z[14:3], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z } >>> { in_data[170:156], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[45:43], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } >>> { in_data[23:19], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_7z = celloutsig_0_4z[6:3] >>> celloutsig_0_4z[5:2];
  assign celloutsig_0_31z = ~((celloutsig_0_23z[0] & celloutsig_0_8z) | (celloutsig_0_23z[0] & celloutsig_0_6z));
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
