{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538248264625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538248264635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 22:11:04 2018 " "Processing started: Sat Sep 29 22:11:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538248264635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248264635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NoCSimp -c rev8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off NoCSimp -c rev8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248264635 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1538248265877 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_m.v(37) " "Verilog HDL information at input_m.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "input_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/input_m.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538248286059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_m.v 1 1 " "Found 1 design units, including 1 entities, in source file input_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 InPort " "Found entity 1: InPort" {  } { { "input_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/input_m.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248286069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248286069 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "output_m.v(37) " "Verilog HDL information at output_m.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "output_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/output_m.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538248286079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_m.v 1 1 " "Found 1 design units, including 1 entities, in source file output_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutPort " "Found entity 1: OutPort" {  } { { "output_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/output_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248286079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248286079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nocsimp3_m_inout.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nocsimp3_m_inout.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NoCSimp3_m_inout " "Found entity 1: NoCSimp3_m_inout" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/NoCSimp3_m_inout.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248286099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248286099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nocsimp3_sw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nocsimp3_sw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NoCSimp3_sw " "Found entity 1: NoCSimp3_sw" {  } { { "NoCSimp3_sw.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/NoCSimp3_sw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248286119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248286119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4sw_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4sw_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4sw_1 " "Found entity 1: 4sw_1" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248286129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248286129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "4sw_1 " "Elaborating entity \"4sw_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538248286458 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "dataInL7\[36..0\] " "Pin \"dataInL7\[36..0\]\" overlaps another pin, block, or symbol" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 576 744 624 "dataInL7\[36..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538248286488 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "dataInL2\[36..0\] " "Pin \"dataInL2\[36..0\]\" overlaps another pin, block, or symbol" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 576 744 176 "dataInL2\[36..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538248286488 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "dataInL3\[36..0\] " "Pin \"dataInL3\[36..0\]\" overlaps another pin, block, or symbol" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 1144 1320 176 "dataInL3\[36..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538248286488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoCSimp3_sw NoCSimp3_sw:sw6 " "Elaborating entity \"NoCSimp3_sw\" for hierarchy \"NoCSimp3_sw:sw6\"" {  } { { "4sw_1.bdf" "sw6" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 440 176 400 760 "sw6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248286488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InPort NoCSimp3_sw:sw6\|InPort:Input " "Elaborating entity \"InPort\" for hierarchy \"NoCSimp3_sw:sw6\|InPort:Input\"" {  } { { "NoCSimp3_sw.bdf" "Input" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/NoCSimp3_sw.bdf" { { -360 -120 216 -104 "Input" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248286507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 input_m.v(57) " "Verilog HDL assignment warning at input_m.v(57): truncated value with size 32 to match size of target (3)" {  } { { "input_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/input_m.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538248286525 "|4sw_1|NoCSimp3_sw:sw6|InPort:Input"}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.v 1 1 " "Using design file fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248286551 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1538248286551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo NoCSimp3_sw:sw6\|fifo:inst " "Elaborating entity \"fifo\" for hierarchy \"NoCSimp3_sw:sw6\|fifo:inst\"" {  } { { "NoCSimp3_sw.bdf" "inst" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/NoCSimp3_sw.bdf" { { -288 376 536 -144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248286552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/fifo.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248287661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/fifo.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248287681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component " "Instantiated megafunction \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538248287691 ""}  } { { "fifo.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/fifo.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538248287691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_92e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_92e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_92e1 " "Found entity 1: scfifo_92e1" {  } { { "db/scfifo_92e1.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/scfifo_92e1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248287852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248287852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_92e1 NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated " "Elaborating entity \"scfifo_92e1\" for hierarchy \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248287852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_occ1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_occ1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_occ1 " "Found entity 1: a_dpfifo_occ1" {  } { { "db/a_dpfifo_occ1.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/a_dpfifo_occ1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248287882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248287882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_occ1 NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo " "Elaborating entity \"a_dpfifo_occ1\" for hierarchy \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\"" {  } { { "db/scfifo_92e1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/scfifo_92e1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248287882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcp1 " "Found entity 1: altsyncram_vcp1" {  } { { "db/altsyncram_vcp1.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/altsyncram_vcp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248288022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248288022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcp1 NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|altsyncram_vcp1:FIFOram " "Elaborating entity \"altsyncram_vcp1\" for hierarchy \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|altsyncram_vcp1:FIFOram\"" {  } { { "db/a_dpfifo_occ1.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/a_dpfifo_occ1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248288022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248288112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248288112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_occ1.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/a_dpfifo_occ1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248288112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_occ1.tdf" "three_comparison" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/a_dpfifo_occ1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248288122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248288210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248288210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_occ1.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/a_dpfifo_occ1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248288210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248288331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248288331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_occ1.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/a_dpfifo_occ1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248288331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538248288421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248288421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"NoCSimp3_sw:sw6\|fifo:inst\|scfifo:scfifo_component\|scfifo_92e1:auto_generated\|a_dpfifo_occ1:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_occ1.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/db/a_dpfifo_occ1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248288421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutPort NoCSimp3_sw:sw6\|OutPort:Output " "Elaborating entity \"OutPort\" for hierarchy \"NoCSimp3_sw:sw6\|OutPort:Output\"" {  } { { "NoCSimp3_sw.bdf" "Output" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/NoCSimp3_sw.bdf" { { -368 888 1240 -144 "Output" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248288431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port output_m.v(30) " "Verilog HDL or VHDL warning at output_m.v(30): object \"port\" assigned a value but never read" {  } { { "output_m.v" "" { Text "C:/intelFPGA_lite/16.1/NoCSimp_10/output_m.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538248288441 "|4sw_1|NoCSimp3_sw:sw6|OutPort:Output"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL1\[3\] GND " "Pin \"dataOutL1\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 400 578 176 "dataOutL1\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL1\[2\] VCC " "Pin \"dataOutL1\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 400 578 176 "dataOutL1\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL1\[1\] GND " "Pin \"dataOutL1\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 400 578 176 "dataOutL1\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL1\[0\] VCC " "Pin \"dataOutL1\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 400 578 176 "dataOutL1\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL10\[3\] GND " "Pin \"dataOutL10\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2712 2894 624 "dataOutL10\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL10[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL10\[2\] VCC " "Pin \"dataOutL10\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2712 2894 624 "dataOutL10\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL10[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL10\[1\] GND " "Pin \"dataOutL10\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2712 2894 624 "dataOutL10\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL10[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL10\[0\] VCC " "Pin \"dataOutL10\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2712 2894 624 "dataOutL10\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL10[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL2\[3\] GND " "Pin \"dataOutL2\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 968 1146 176 "dataOutL2\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL2\[2\] VCC " "Pin \"dataOutL2\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 968 1146 176 "dataOutL2\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL2\[1\] GND " "Pin \"dataOutL2\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 968 1146 176 "dataOutL2\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL2\[0\] VCC " "Pin \"dataOutL2\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 968 1146 176 "dataOutL2\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL3\[3\] GND " "Pin \"dataOutL3\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 1544 1720 176 "dataOutL3\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL3\[2\] VCC " "Pin \"dataOutL3\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 1544 1720 176 "dataOutL3\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL3\[1\] GND " "Pin \"dataOutL3\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 1544 1720 176 "dataOutL3\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL3\[0\] VCC " "Pin \"dataOutL3\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 1544 1720 176 "dataOutL3\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL4\[3\] GND " "Pin \"dataOutL4\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2128 2304 176 "dataOutL4\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL4\[2\] VCC " "Pin \"dataOutL4\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2128 2304 176 "dataOutL4\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL4\[1\] GND " "Pin \"dataOutL4\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2128 2304 176 "dataOutL4\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL4\[0\] VCC " "Pin \"dataOutL4\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2128 2304 176 "dataOutL4\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL5\[3\] GND " "Pin \"dataOutL5\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2712 2888 176 "dataOutL5\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL5\[2\] VCC " "Pin \"dataOutL5\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2712 2888 176 "dataOutL5\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL5\[1\] GND " "Pin \"dataOutL5\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2712 2888 176 "dataOutL5\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL5\[0\] VCC " "Pin \"dataOutL5\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2712 2888 176 "dataOutL5\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL6\[3\] GND " "Pin \"dataOutL6\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 400 578 624 "dataOutL6\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL6\[2\] VCC " "Pin \"dataOutL6\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 400 578 624 "dataOutL6\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL6\[1\] GND " "Pin \"dataOutL6\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 400 578 624 "dataOutL6\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL6\[0\] VCC " "Pin \"dataOutL6\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 400 578 624 "dataOutL6\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL7\[3\] GND " "Pin \"dataOutL7\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 968 1146 624 "dataOutL7\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL7\[2\] VCC " "Pin \"dataOutL7\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 968 1146 624 "dataOutL7\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL7\[1\] GND " "Pin \"dataOutL7\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 968 1146 624 "dataOutL7\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL7\[0\] VCC " "Pin \"dataOutL7\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 968 1146 624 "dataOutL7\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL8\[3\] GND " "Pin \"dataOutL8\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 1544 1720 624 "dataOutL8\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL8\[2\] VCC " "Pin \"dataOutL8\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 1544 1720 624 "dataOutL8\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL8\[1\] GND " "Pin \"dataOutL8\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 1544 1720 624 "dataOutL8\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL8\[0\] VCC " "Pin \"dataOutL8\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 1544 1720 624 "dataOutL8\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL9\[3\] GND " "Pin \"dataOutL9\[3\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2120 2296 624 "dataOutL9\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL9[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL9\[2\] VCC " "Pin \"dataOutL9\[2\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2120 2296 624 "dataOutL9\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL9[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL9\[1\] GND " "Pin \"dataOutL9\[1\]\" is stuck at GND" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2120 2296 624 "dataOutL9\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL9[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOutL9\[0\] VCC " "Pin \"dataOutL9\[0\]\" is stuck at VCC" {  } { { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2120 2296 624 "dataOutL9\[36..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538248299833 "|4sw_1|dataOutL9[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538248299833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538248300248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/NoCSimp_10/rev8.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/NoCSimp_10/rev8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248309025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538248309836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538248309836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3615 " "Implemented 3615 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "392 " "Implemented 392 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538248311380 ""} { "Info" "ICUT_CUT_TM_OPINS" "390 " "Implemented 390 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538248311380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2463 " "Implemented 2463 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538248311380 ""} { "Info" "ICUT_CUT_TM_RAMS" "370 " "Implemented 370 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1538248311380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538248311380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538248311430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 22:11:51 2018 " "Processing ended: Sat Sep 29 22:11:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538248311430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538248311430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538248311430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538248311430 ""}
