 Timing Path to controller/out_reg[0]/D 
  
 Path Start Point : input_plus 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    input_plus                               Rise  0.2000 0.0000 0.0000 5.04921  8.04963 13.0988           5       100      c             | 
|    controller/input_plus                    Rise  0.2000 0.0000                                                                          | 
|    controller/i_0/input_plus                Rise  0.2000 0.0000                                                                          | 
|    controller/i_0/CLOCK_slh__c1/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                  | 
|    controller/i_0/CLOCK_slh__c1/Z CLKBUF_X1 Rise  0.2390 0.0390 0.0190 3.27956  3.67521 6.95478           2       100                    | 
|    controller/i_0/i_0/A           XNOR2_X1  Rise  0.2390 0.0000 0.0190          2.23275                                                  | 
|    controller/i_0/i_0/ZN          XNOR2_X1  Fall  0.2570 0.0180 0.0090 0.777688 1.50384 2.28153           1       100                    | 
|    controller/i_0/p_0[0]                    Fall  0.2570 0.0000                                                                          | 
|    controller/i_2_165/A1          AOI22_X1  Fall  0.2570 0.0000 0.0090          1.50384                                                  | 
|    controller/i_2_165/ZN          AOI22_X1  Rise  0.2790 0.0220 0.0140 0.405492 1.54936 1.95485           1       100                    | 
|    controller/i_2_164/A           INV_X1    Rise  0.2790 0.0000 0.0140          1.70023                                                  | 
|    controller/i_2_164/ZN          INV_X1    Fall  0.2860 0.0070 0.0050 0.183826 1.06234 1.24617           1       100                    | 
|    controller/out_reg[0]/D        DFF_X1    Fall  0.2860 0.0000 0.0050          1.06234                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[0]/CK        DFF_X1        Rise  0.2520 0.0030 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0110 0.2630 | 
| data required time                       |  0.2630        | 
|                                          |                | 
| data arrival time                        |  0.2860        | 
| data required time                       | -0.2630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0230        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[0]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_32/S                     MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_32/Z                     MUX2_X1  Rise  0.2300 0.0280 0.0090 0.247707 1.54936  1.79707           1       100                    | 
|    controller/inputM_wire[0]               Rise  0.2300 0.0000                                                                           | 
|    controller/i_16/inputM_wire[0]          Rise  0.2300 0.0000                                                                           | 
|    controller/i_16/i_129/A        INV_X1   Rise  0.2300 0.0000 0.0090          1.70023                                                   | 
|    controller/i_16/i_129/ZN       INV_X1   Fall  0.2410 0.0110 0.0060 1.05711  2.97377  4.03088           2       100                    | 
|    controller/i_16/i_0/B2         AOI21_X1 Fall  0.2410 0.0000 0.0060          1.40993                                                   | 
|    controller/i_16/i_0/ZN         AOI21_X1 Rise  0.2670 0.0260 0.0130 0.194978 0.894119 1.0891            1       100                    | 
|    controller/i_16/p_0[0]                  Rise  0.2670 0.0000                                                                           | 
|    controller/i_2_2/A2            AND2_X1  Rise  0.2670 0.0000 0.0130          0.97463                                                   | 
|    controller/i_2_2/ZN            AND2_X1  Rise  0.2990 0.0320 0.0080 0.386924 1.06234  1.44927           1       100                    | 
|    controller/add_output_reg[0]/D DFF_X1   Rise  0.2990 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[0]/CK      DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0250        | 
-------------------------------------------------------------


 Timing Path to controller/c_output_reg/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/c_output_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000  0.0000 0.0000             18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_2/inputM[31]                         Rise  0.2000  0.0000                                                                                       | 
|    i_0_2/i_34/A                    XNOR2_X1 Rise  0.2040  0.0040 0.0000                      2.23275                                                   | 
|    i_0_2/i_34/ZN                   XNOR2_X1 Fall  0.2140  0.0100 0.0070             0.65984  0.874832 1.53467           1       100                    | 
|    i_0_2/inputM_inv22[31]                   Fall  0.2140  0.0000                                                                                       | 
|    i_0_1_63/A1                     AND2_X1  Fall  0.2110 -0.0030 0.0070    -0.0030           0.874832                                                  | 
|    i_0_1_63/ZN                     AND2_X1  Fall  0.2450  0.0340 0.0090             0.688434 4.50975  5.19819           3       100                    | 
|    controller/inputM_wire[31]               Fall  0.2450  0.0000                                                                                       | 
|    controller/i_16/inputM_wire[31]          Fall  0.2450  0.0000                                                                                       | 
|    controller/i_16/i_132/A         INV_X1   Fall  0.2450  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_16/i_132/ZN        INV_X1   Rise  0.2620  0.0170 0.0110             0.460799 2.97444  3.43523           2       100                    | 
|    controller/i_16/i_39/B2         AOI21_X1 Rise  0.2620  0.0000 0.0110                      1.67685                                                   | 
|    controller/i_16/i_39/ZN         AOI21_X1 Fall  0.2760  0.0140 0.0060             0.218981 0.894119 1.1131            1       100                    | 
|    controller/i_16/p_0[32]                  Fall  0.2760  0.0000                                                                                       | 
|    controller/i_2_0/A2             AND2_X1  Fall  0.2760  0.0000 0.0060                      0.894119                                                  | 
|    controller/i_2_0/ZN             AND2_X1  Fall  0.3050  0.0290 0.0060             0.671581 1.06234  1.73392           1       100                    | 
|    controller/c_output_reg/D       DFF_X1   Fall  0.3050  0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/c_output_reg/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/c_output_reg/CK           DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0110 0.2660 | 
| data required time                       |  0.2660        | 
|                                          |                | 
| data arrival time                        |  0.3050        | 
| data required time                       | -0.2660        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[24]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_56/S                      MUX2_X1  Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_56/Z                      MUX2_X1  Rise  0.2370 0.0330 0.0130 0.372443 3.0606   3.43305           2       100                    | 
|    controller/inputM_wire[24]               Rise  0.2370 0.0000                                                                           | 
|    controller/i_16/inputM_wire[24]          Rise  0.2370 0.0000                                                                           | 
|    controller/i_16/i_118/B2        OAI21_X1 Rise  0.2370 0.0000 0.0130          1.57189                                                   | 
|    controller/i_16/i_118/ZN        OAI21_X1 Fall  0.2590 0.0220 0.0090 0.340807 3.64106  3.98187           2       100                    | 
|    controller/i_16/i_28/A          XOR2_X1  Fall  0.2590 0.0000 0.0090          2.18123                                                   | 
|    controller/i_16/i_28/Z          XOR2_X1  Rise  0.2820 0.0230 0.0160 0.25689  0.894119 1.15101           1       100                    | 
|    controller/i_16/p_0[24]                  Rise  0.2820 0.0000                                                                           | 
|    controller/i_2_26/A2            AND2_X1  Rise  0.2820 0.0000 0.0160          0.97463                                                   | 
|    controller/i_2_26/ZN            AND2_X1  Rise  0.3140 0.0320 0.0070 0.125309 1.06234  1.18765           1       100                    | 
|    controller/add_output_reg[24]/D DFF_X1   Rise  0.3140 0.0000 0.0070          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[24]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3140        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[4]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_35/S                     MUX2_X1  Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_35/Z                     MUX2_X1  Rise  0.2380 0.0350 0.0140 0.470765 3.79693  4.2677            2       100                    | 
|    controller/inputM_wire[3]               Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/inputM_wire[3]          Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/i_101/A2       AOI22_X1 Rise  0.2380 0.0000 0.0140          1.68975                                                   | 
|    controller/i_16/i_101/ZN       AOI22_X1 Fall  0.2590 0.0210 0.0110 0.308172 3.67521  3.98339           2       100                    | 
|    controller/i_16/i_5/A          XNOR2_X1 Fall  0.2590 0.0000 0.0110          2.12585                                                   | 
|    controller/i_16/i_5/ZN         XNOR2_X1 Rise  0.2840 0.0250 0.0120 0.312963 0.894119 1.20708           1       100                    | 
|    controller/i_16/p_0[4]                  Rise  0.2840 0.0000                                                                           | 
|    controller/i_2_6/A2            AND2_X1  Rise  0.2840 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_6/ZN            AND2_X1  Rise  0.3150 0.0310 0.0080 0.317306 1.06234  1.37965           1       100                    | 
|    controller/add_output_reg[4]/D DFF_X1   Rise  0.3150 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[4]/CK      DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3150        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[13]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_44/S                      MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_44/Z                      MUX2_X1  Rise  0.2370 0.0350 0.0140 0.453631 3.79693  4.25057           2       100                    | 
|    controller/inputM_wire[12]               Rise  0.2370 0.0000                                                                           | 
|    controller/i_16/inputM_wire[12]          Rise  0.2370 0.0000                                                                           | 
|    controller/i_16/i_74/A2         AOI22_X1 Rise  0.2370 0.0000 0.0140          1.68975                                                   | 
|    controller/i_16/i_74/ZN         AOI22_X1 Fall  0.2590 0.0220 0.0120 0.88234  3.67521  4.55755           2       100                    | 
|    controller/i_16/i_14/A          XNOR2_X1 Fall  0.2590 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_14/ZN         XNOR2_X1 Rise  0.2840 0.0250 0.0110 0.221462 0.894119 1.11558           1       100                    | 
|    controller/i_16/p_0[13]                  Rise  0.2840 0.0000                                                                           | 
|    controller/i_2_15/A2            AND2_X1  Rise  0.2840 0.0000 0.0110          0.97463                                                   | 
|    controller/i_2_15/ZN            AND2_X1  Rise  0.3150 0.0310 0.0080 0.245127 1.06234  1.30747           1       100                    | 
|    controller/add_output_reg[13]/D DFF_X1   Rise  0.3150 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[13]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3150        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[16]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_48/S                      MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_48/Z                      MUX2_X1  Rise  0.2390 0.0370 0.0160 0.532508 4.67219  5.2047            3       100                    | 
|    controller/inputM_wire[16]               Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[16]          Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_18/A2         OAI22_X1 Rise  0.2390 0.0000 0.0160          1.58424                                                   | 
|    controller/i_16/i_18/ZN         OAI22_X1 Fall  0.2560 0.0170 0.0070 0.242337 2.36817  2.6105            1       100                    | 
|    controller/i_16/i_17/B          XNOR2_X1 Fall  0.2560 0.0000 0.0070          2.36817                                                   | 
|    controller/i_16/i_17/ZN         XNOR2_X1 Rise  0.2840 0.0280 0.0120 0.311842 0.894119 1.20596           1       100                    | 
|    controller/i_16/p_0[16]                  Rise  0.2840 0.0000                                                                           | 
|    controller/i_2_18/A2            AND2_X1  Rise  0.2840 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_18/ZN            AND2_X1  Rise  0.3150 0.0310 0.0080 0.343886 1.06234  1.40623           1       100                    | 
|    controller/add_output_reg[16]/D DFF_X1   Rise  0.3150 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[16]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3150        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[3]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_34/S                     MUX2_X1  Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_34/Z                     MUX2_X1  Rise  0.2380 0.0350 0.0140 0.396152 3.80155  4.1977            2       100                    | 
|    controller/inputM_wire[2]               Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/inputM_wire[2]          Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/i_104/A2       AOI22_X1 Rise  0.2380 0.0000 0.0140          1.68975                                                   | 
|    controller/i_16/i_104/ZN       AOI22_X1 Fall  0.2590 0.0210 0.0120 0.532285 3.67521  4.2075            2       100                    | 
|    controller/i_16/i_4/A          XNOR2_X1 Fall  0.2590 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_4/ZN         XNOR2_X1 Rise  0.2850 0.0260 0.0120 0.299673 0.894119 1.19379           1       100                    | 
|    controller/i_16/p_0[3]                  Rise  0.2850 0.0000                                                                           | 
|    controller/i_2_5/A2            AND2_X1  Rise  0.2850 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_5/ZN            AND2_X1  Rise  0.3160 0.0310 0.0080 0.291371 1.06234  1.35371           1       100                    | 
|    controller/add_output_reg[3]/D DFF_X1   Rise  0.3160 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[3]/CK      DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3160        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[9]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_40/S                     MUX2_X1  Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_40/Z                     MUX2_X1  Rise  0.2380 0.0350 0.0140 0.427488 3.79693  4.22442           2       100                    | 
|    controller/inputM_wire[8]               Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/inputM_wire[8]          Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/i_86/A2        AOI22_X1 Rise  0.2380 0.0000 0.0140          1.68975                                                   | 
|    controller/i_16/i_86/ZN        AOI22_X1 Fall  0.2590 0.0210 0.0120 0.469736 3.67521  4.14495           2       100                    | 
|    controller/i_16/i_10/A         XNOR2_X1 Fall  0.2590 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_10/ZN        XNOR2_X1 Rise  0.2850 0.0260 0.0120 0.289279 0.894119 1.1834            1       100                    | 
|    controller/i_16/p_0[9]                  Rise  0.2850 0.0000                                                                           | 
|    controller/i_2_11/A2           AND2_X1  Rise  0.2850 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_11/ZN           AND2_X1  Rise  0.3160 0.0310 0.0080 0.406018 1.06234  1.46836           1       100                    | 
|    controller/add_output_reg[9]/D DFF_X1   Rise  0.3160 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[9]/CK      DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3160        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[12]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_43/S                      MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_43/Z                      MUX2_X1  Rise  0.2380 0.0360 0.0150 0.734533 3.79693  4.53147           2       100                    | 
|    controller/inputM_wire[11]               Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/inputM_wire[11]          Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/i_77/A2         AOI22_X1 Rise  0.2380 0.0000 0.0150          1.68975                                                   | 
|    controller/i_16/i_77/ZN         AOI22_X1 Fall  0.2600 0.0220 0.0120 0.708192 3.67521  4.38341           2       100                    | 
|    controller/i_16/i_13/A          XNOR2_X1 Fall  0.2600 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_13/ZN         XNOR2_X1 Rise  0.2850 0.0250 0.0110 0.266424 0.894119 1.16054           1       100                    | 
|    controller/i_16/p_0[12]                  Rise  0.2850 0.0000                                                                           | 
|    controller/i_2_14/A2            AND2_X1  Rise  0.2850 0.0000 0.0110          0.97463                                                   | 
|    controller/i_2_14/ZN            AND2_X1  Rise  0.3160 0.0310 0.0080 0.432184 1.06234  1.49453           1       100                    | 
|    controller/add_output_reg[12]/D DFF_X1   Rise  0.3160 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[12]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3160        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[6]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000  0.0000 0.0000             18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_37/S                     MUX2_X1  Rise  0.2030  0.0030 0.0000                      1.91994                                                   | 
|    i_0_1_37/Z                     MUX2_X1  Rise  0.2390  0.0360 0.0150             0.743889 3.79693  4.54082           2       100                    | 
|    controller/inputM_wire[5]               Rise  0.2390  0.0000                                                                                       | 
|    controller/i_16/inputM_wire[5]          Rise  0.2390  0.0000                                                                                       | 
|    controller/i_16/i_95/A2        AOI22_X1 Rise  0.2390  0.0000 0.0150                      1.68975                                                   | 
|    controller/i_16/i_95/ZN        AOI22_X1 Fall  0.2600  0.0210 0.0110             0.328732 3.67521  4.00395           2       100                    | 
|    controller/i_16/i_7/A          XNOR2_X1 Fall  0.2600  0.0000 0.0110                      2.12585                                                   | 
|    controller/i_16/i_7/ZN         XNOR2_X1 Rise  0.2870  0.0270 0.0120             0.575581 0.894119 1.4697            1       100                    | 
|    controller/i_16/p_0[6]                  Rise  0.2870  0.0000                                                                                       | 
|    controller/i_2_8/A2            AND2_X1  Rise  0.2860 -0.0010 0.0120    -0.0010           0.97463                                                   | 
|    controller/i_2_8/ZN            AND2_X1  Rise  0.3170  0.0310 0.0080             0.190475 1.06234  1.25282           1       100                    | 
|    controller/add_output_reg[6]/D DFF_X1   Rise  0.3170  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[6]/CK      DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3170        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[7]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_38/S                     MUX2_X1  Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_38/Z                     MUX2_X1  Rise  0.2390 0.0360 0.0150 0.772113 3.79693  4.56905           2       100                    | 
|    controller/inputM_wire[6]               Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[6]          Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_92/A2        AOI22_X1 Rise  0.2390 0.0000 0.0150          1.68975                                                   | 
|    controller/i_16/i_92/ZN        AOI22_X1 Fall  0.2600 0.0210 0.0110 0.408321 3.67521  4.08353           2       100                    | 
|    controller/i_16/i_8/A          XNOR2_X1 Fall  0.2600 0.0000 0.0110          2.12585                                                   | 
|    controller/i_16/i_8/ZN         XNOR2_X1 Rise  0.2860 0.0260 0.0120 0.547706 0.894119 1.44182           1       100                    | 
|    controller/i_16/p_0[7]                  Rise  0.2860 0.0000                                                                           | 
|    controller/i_2_9/A2            AND2_X1  Rise  0.2860 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_9/ZN            AND2_X1  Rise  0.3170 0.0310 0.0080 0.205316 1.06234  1.26766           1       100                    | 
|    controller/add_output_reg[7]/D DFF_X1   Rise  0.3170 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[7]/CK      DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3170        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[14]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_45/S                      MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_45/Z                      MUX2_X1  Rise  0.2370 0.0350 0.0140 0.313872 3.79693  4.11081           2       100                    | 
|    controller/inputM_wire[13]               Rise  0.2370 0.0000                                                                           | 
|    controller/i_16/inputM_wire[13]          Rise  0.2370 0.0000                                                                           | 
|    controller/i_16/i_71/A2         AOI22_X1 Rise  0.2370 0.0000 0.0140          1.68975                                                   | 
|    controller/i_16/i_71/ZN         AOI22_X1 Fall  0.2590 0.0220 0.0120 0.699665 3.67521  4.37488           2       100                    | 
|    controller/i_16/i_15/A          XNOR2_X1 Fall  0.2590 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_15/ZN         XNOR2_X1 Rise  0.2850 0.0260 0.0120 0.374128 0.894119 1.26825           1       100                    | 
|    controller/i_16/p_0[14]                  Rise  0.2850 0.0000                                                                           | 
|    controller/i_2_16/A2            AND2_X1  Rise  0.2850 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_16/ZN            AND2_X1  Rise  0.3170 0.0320 0.0080 0.570839 1.06234  1.63318           1       100                    | 
|    controller/add_output_reg[14]/D DFF_X1   Rise  0.3170 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[14]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3170        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[15]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_46/S                      MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_46/Z                      MUX2_X1  Rise  0.2370 0.0350 0.0140 0.354718 3.79693  4.15165           2       100                    | 
|    controller/inputM_wire[14]               Rise  0.2370 0.0000                                                                           | 
|    controller/i_16/inputM_wire[14]          Rise  0.2370 0.0000                                                                           | 
|    controller/i_16/i_68/A2         AOI22_X1 Rise  0.2370 0.0000 0.0140          1.68975                                                   | 
|    controller/i_16/i_68/ZN         AOI22_X1 Fall  0.2590 0.0220 0.0120 0.697129 3.64106  4.33819           2       100                    | 
|    controller/i_16/i_16/A          XOR2_X1  Fall  0.2590 0.0000 0.0120          2.18123                                                   | 
|    controller/i_16/i_16/Z          XOR2_X1  Rise  0.2840 0.0250 0.0160 0.266424 0.894119 1.16054           1       100                    | 
|    controller/i_16/p_0[15]                  Rise  0.2840 0.0000                                                                           | 
|    controller/i_2_17/A2            AND2_X1  Rise  0.2840 0.0000 0.0160          0.97463                                                   | 
|    controller/i_2_17/ZN            AND2_X1  Rise  0.3170 0.0330 0.0080 0.573449 1.06234  1.63579           1       100                    | 
|    controller/add_output_reg[15]/D DFF_X1   Rise  0.3170 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[15]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3170        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[23]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_54/S                      MUX2_X1  Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_54/Z                      MUX2_X1  Rise  0.2380 0.0350 0.0140 0.399573 3.80155  4.20112           2       100                    | 
|    controller/inputM_wire[22]               Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/inputM_wire[22]          Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/i_52/A2         AOI22_X1 Rise  0.2380 0.0000 0.0140          1.68975                                                   | 
|    controller/i_16/i_52/ZN         AOI22_X1 Fall  0.2590 0.0210 0.0120 0.556375 3.68351  4.23988           2       100                    | 
|    controller/i_16/i_26/A          XOR2_X1  Fall  0.2590 0.0000 0.0120          2.18123                                                   | 
|    controller/i_16/i_26/Z          XOR2_X1  Rise  0.2840 0.0250 0.0160 0.28901  0.894119 1.18313           1       100                    | 
|    controller/i_16/p_0[23]                  Rise  0.2840 0.0000                                                                           | 
|    controller/i_2_25/A2            AND2_X1  Rise  0.2840 0.0000 0.0160          0.97463                                                   | 
|    controller/i_2_25/ZN            AND2_X1  Rise  0.3170 0.0330 0.0080 0.442905 1.06234  1.50525           1       100                    | 
|    controller/add_output_reg[23]/D DFF_X1   Rise  0.3170 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[23]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3170        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[28]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_59/S                      MUX2_X1  Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_59/Z                      MUX2_X1  Rise  0.2390 0.0350 0.0140 0.533435 3.80155  4.33499           2       100                    | 
|    controller/inputM_wire[27]               Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[27]          Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_45/A2         AOI22_X1 Rise  0.2390 0.0000 0.0140          1.68975                                                   | 
|    controller/i_16/i_45/ZN         AOI22_X1 Fall  0.2600 0.0210 0.0110 0.42323  3.59116  4.01439           2       100                    | 
|    controller/i_16/i_33/A          XOR2_X1  Fall  0.2600 0.0000 0.0110          2.18123                                                   | 
|    controller/i_16/i_33/Z          XOR2_X1  Rise  0.2850 0.0250 0.0170 0.328575 0.894119 1.22269           1       100                    | 
|    controller/i_16/p_0[28]                  Rise  0.2850 0.0000                                                                           | 
|    controller/i_2_30/A2            AND2_X1  Rise  0.2850 0.0000 0.0170          0.97463                                                   | 
|    controller/i_2_30/ZN            AND2_X1  Rise  0.3170 0.0320 0.0080 0.198756 1.06234  1.2611            1       100                    | 
|    controller/add_output_reg[28]/D DFF_X1   Rise  0.3170 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[28]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3170        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[2]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_34/S                     MUX2_X1  Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_34/Z                     MUX2_X1  Rise  0.2380 0.0350 0.0140 0.396152 3.80155  4.1977            2       100                    | 
|    controller/inputM_wire[2]               Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/inputM_wire[2]          Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/i_109/B        XNOR2_X1 Rise  0.2380 0.0000 0.0140          2.57361                                                   | 
|    controller/i_16/i_109/ZN       XNOR2_X1 Fall  0.2610 0.0230 0.0120 0.562816 3.67521  4.23803           2       100                    | 
|    controller/i_16/i_3/A          XNOR2_X1 Fall  0.2610 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_3/ZN         XNOR2_X1 Rise  0.2870 0.0260 0.0120 0.287707 0.894119 1.18183           1       100                    | 
|    controller/i_16/p_0[2]                  Rise  0.2870 0.0000                                                                           | 
|    controller/i_2_4/A2            AND2_X1  Rise  0.2870 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_4/ZN            AND2_X1  Rise  0.3180 0.0310 0.0080 0.177689 1.06234  1.24003           1       100                    | 
|    controller/add_output_reg[2]/D DFF_X1   Rise  0.3180 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[2]/CK      DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[5]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_36/S                     MUX2_X1  Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_36/Z                     MUX2_X1  Rise  0.2390 0.0360 0.0150 0.932477 3.79693  4.72941           2       100                    | 
|    controller/inputM_wire[4]               Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[4]          Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_98/A2        AOI22_X1 Rise  0.2390 0.0000 0.0150          1.68975                                                   | 
|    controller/i_16/i_98/ZN        AOI22_X1 Fall  0.2610 0.0220 0.0120 0.671791 3.67521  4.347             2       100                    | 
|    controller/i_16/i_6/A          XNOR2_X1 Fall  0.2610 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_6/ZN         XNOR2_X1 Rise  0.2870 0.0260 0.0120 0.389137 0.894119 1.28326           1       100                    | 
|    controller/i_16/p_0[5]                  Rise  0.2870 0.0000                                                                           | 
|    controller/i_2_7/A2            AND2_X1  Rise  0.2870 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_7/ZN            AND2_X1  Rise  0.3180 0.0310 0.0080 0.232976 1.06234  1.29532           1       100                    | 
|    controller/add_output_reg[5]/D DFF_X1   Rise  0.3180 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[5]/CK      DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[8]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000  0.0000 0.0000             18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_39/S                     MUX2_X1  Rise  0.2030  0.0030 0.0000                      1.91994                                                   | 
|    i_0_1_39/Z                     MUX2_X1  Rise  0.2390  0.0360 0.0150             0.906767 3.79693  4.7037            2       100                    | 
|    controller/inputM_wire[7]               Rise  0.2390  0.0000                                                                                       | 
|    controller/i_16/inputM_wire[7]          Rise  0.2390  0.0000                                                                                       | 
|    controller/i_16/i_89/A2        AOI22_X1 Rise  0.2390  0.0000 0.0150                      1.68975                                                   | 
|    controller/i_16/i_89/ZN        AOI22_X1 Fall  0.2610  0.0220 0.0120             0.731535 3.67521  4.40675           2       100                    | 
|    controller/i_16/i_9/A          XNOR2_X1 Fall  0.2610  0.0000 0.0120                      2.12585                                                   | 
|    controller/i_16/i_9/ZN         XNOR2_X1 Rise  0.2890  0.0280 0.0130             0.736031 0.894119 1.63015           1       100                    | 
|    controller/i_16/p_0[8]                  Rise  0.2890  0.0000                                                                                       | 
|    controller/i_2_10/A2           AND2_X1  Rise  0.2870 -0.0020 0.0130    -0.0020           0.97463                                                   | 
|    controller/i_2_10/ZN           AND2_X1  Rise  0.3180  0.0310 0.0080             0.262488 1.06234  1.32483           1       100                    | 
|    controller/add_output_reg[8]/D DFF_X1   Rise  0.3180  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[8]/CK      DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[18]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_49/S                      MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_49/Z                      MUX2_X1  Rise  0.2380 0.0360 0.0150 0.786341 3.80155  4.58789           2       100                    | 
|    controller/inputM_wire[17]               Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/inputM_wire[17]          Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/i_63/A2         AOI22_X1 Rise  0.2380 0.0000 0.0150          1.68975                                                   | 
|    controller/i_16/i_63/ZN         AOI22_X1 Fall  0.2600 0.0220 0.0120 0.494996 3.67521  4.17021           2       100                    | 
|    controller/i_16/i_20/A          XNOR2_X1 Fall  0.2600 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_20/ZN         XNOR2_X1 Rise  0.2870 0.0270 0.0120 0.51879  0.894119 1.41291           1       100                    | 
|    controller/i_16/p_0[18]                  Rise  0.2870 0.0000                                                                           | 
|    controller/i_2_20/A2            AND2_X1  Rise  0.2870 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_20/ZN            AND2_X1  Rise  0.3180 0.0310 0.0080 0.385272 1.06234  1.44761           1       100                    | 
|    controller/add_output_reg[18]/D DFF_X1   Rise  0.3180 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[18]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[19]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_50/S                      MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_50/Z                      MUX2_X1  Rise  0.2390 0.0370 0.0160 1.13521  3.79693  4.93215           2       100                    | 
|    controller/inputM_wire[18]               Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[18]          Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_60/A2         AOI22_X1 Rise  0.2390 0.0000 0.0160          1.68975                                                   | 
|    controller/i_16/i_60/ZN         AOI22_X1 Fall  0.2610 0.0220 0.0120 0.542945 3.67521  4.21816           2       100                    | 
|    controller/i_16/i_21/A          XNOR2_X1 Fall  0.2610 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_21/ZN         XNOR2_X1 Rise  0.2870 0.0260 0.0120 0.325912 0.894119 1.22003           1       100                    | 
|    controller/i_16/p_0[19]                  Rise  0.2870 0.0000                                                                           | 
|    controller/i_2_21/A2            AND2_X1  Rise  0.2870 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_21/ZN            AND2_X1  Rise  0.3180 0.0310 0.0080 0.165454 1.06234  1.2278            1       100                    | 
|    controller/add_output_reg[19]/D DFF_X1   Rise  0.3180 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[19]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[26]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_57/S                      MUX2_X1  Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_57/Z                      MUX2_X1  Rise  0.2390 0.0350 0.0140 0.490166 3.79693  4.2871            2       100                    | 
|    controller/inputM_wire[25]               Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[25]          Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_47/A2         AOI22_X1 Rise  0.2390 0.0000 0.0140          1.68975                                                   | 
|    controller/i_16/i_47/ZN         AOI22_X1 Fall  0.2610 0.0220 0.0130 1.10822  3.59116  4.69938           2       100                    | 
|    controller/i_16/i_30/A          XOR2_X1  Fall  0.2610 0.0000 0.0130          2.18123                                                   | 
|    controller/i_16/i_30/Z          XOR2_X1  Rise  0.2860 0.0250 0.0160 0.239047 0.894119 1.13317           1       100                    | 
|    controller/i_16/p_0[26]                  Rise  0.2860 0.0000                                                                           | 
|    controller/i_2_28/A2            AND2_X1  Rise  0.2860 0.0000 0.0160          0.97463                                                   | 
|    controller/i_2_28/ZN            AND2_X1  Rise  0.3180 0.0320 0.0080 0.172829 1.06234  1.23517           1       100                    | 
|    controller/add_output_reg[26]/D DFF_X1   Rise  0.3180 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[26]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[29]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_61/S                      MUX2_X1  Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_61/Z                      MUX2_X1  Rise  0.2390 0.0350 0.0150 0.627943 3.80155  4.42949           2       100                    | 
|    controller/inputM_wire[29]               Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[29]          Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_127/B         XNOR2_X1 Rise  0.2390 0.0000 0.0150          2.57361                                                   | 
|    controller/i_16/i_127/ZN        XNOR2_X1 Fall  0.2630 0.0240 0.0120 0.591902 3.67521  4.26712           2       100                    | 
|    controller/i_16/i_35/A          XNOR2_X1 Fall  0.2630 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_35/ZN         XNOR2_X1 Rise  0.2880 0.0250 0.0110 0.202578 0.894119 1.0967            1       100                    | 
|    controller/i_16/p_0[29]                  Rise  0.2880 0.0000                                                                           | 
|    controller/i_2_31/A2            AND2_X1  Rise  0.2880 0.0000 0.0110          0.97463                                                   | 
|    controller/i_2_31/ZN            AND2_X1  Rise  0.3180 0.0300 0.0080 0.197895 1.06234  1.26024           1       100                    | 
|    controller/add_output_reg[29]/D DFF_X1   Rise  0.3180 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[29]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[30]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_61/S                      MUX2_X1  Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_61/Z                      MUX2_X1  Rise  0.2390 0.0350 0.0150 0.627943 3.80155  4.42949           2       100                    | 
|    controller/inputM_wire[29]               Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[29]          Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_43/A2         AOI22_X1 Rise  0.2390 0.0000 0.0150          1.68975                                                   | 
|    controller/i_16/i_43/ZN         AOI22_X1 Fall  0.2610 0.0220 0.0120 0.766004 3.64106  4.40707           2       100                    | 
|    controller/i_16/i_36/A          XOR2_X1  Fall  0.2610 0.0000 0.0120          2.18123                                                   | 
|    controller/i_16/i_36/Z          XOR2_X1  Rise  0.2860 0.0250 0.0160 0.27717  0.894119 1.17129           1       100                    | 
|    controller/i_16/p_0[30]                  Rise  0.2860 0.0000                                                                           | 
|    controller/i_2_32/A2            AND2_X1  Rise  0.2860 0.0000 0.0160          0.97463                                                   | 
|    controller/i_2_32/ZN            AND2_X1  Rise  0.3180 0.0320 0.0080 0.252203 1.06234  1.31455           1       100                    | 
|    controller/add_output_reg[30]/D DFF_X1   Rise  0.3180 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[30]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[20]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_51/S                      MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_51/Z                      MUX2_X1  Rise  0.2380 0.0360 0.0150 0.902667 3.79693  4.6996            2       100                    | 
|    controller/inputM_wire[19]               Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/inputM_wire[19]          Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/i_57/A2         AOI22_X1 Rise  0.2380 0.0000 0.0150          1.68975                                                   | 
|    controller/i_16/i_57/ZN         AOI22_X1 Fall  0.2600 0.0220 0.0120 0.741285 3.67521  4.4165            2       100                    | 
|    controller/i_16/i_22/A          XNOR2_X1 Fall  0.2600 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_22/ZN         XNOR2_X1 Rise  0.2860 0.0260 0.0120 0.344793 0.894119 1.23891           1       100                    | 
|    controller/i_16/p_0[20]                  Rise  0.2860 0.0000                                                                           | 
|    controller/i_2_22/A2            AND2_X1  Rise  0.2860 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_22/ZN            AND2_X1  Rise  0.3180 0.0320 0.0080 0.609074 1.06234  1.67142           1       100                    | 
|    controller/add_output_reg[20]/D DFF_X1   Rise  0.3180 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[20]/CK     DFF_X1        Rise  0.2540 0.0010 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2540 0.2540 | 
| library hold check                       |  0.0190 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[22]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_22/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_22/Z                      MUX2_X1 Rise  0.2290 0.0260 0.0080 0.181991 0.907039 1.08903           1       100                    | 
|    controller/inputQ_wire[22]              Rise  0.2290 0.0000                                                                           | 
|    controller/i_2_145/A            MUX2_X1 Rise  0.2290 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_145/Z            MUX2_X1 Rise  0.2630 0.0340 0.0080 0.231459 1.06234  1.2938            1       100                    | 
|    controller/inputQ_reg_reg[22]/D DFF_X1  Rise  0.2630 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[22]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2630        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[24]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_24/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_24/Z                      MUX2_X1 Rise  0.2290 0.0260 0.0080 0.42607  0.907039 1.33311           1       100                    | 
|    controller/inputQ_wire[24]              Rise  0.2290 0.0000                                                                           | 
|    controller/i_2_147/A            MUX2_X1 Rise  0.2290 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_147/Z            MUX2_X1 Rise  0.2630 0.0340 0.0080 0.260361 1.06234  1.3227            1       100                    | 
|    controller/inputQ_reg_reg[24]/D DFF_X1  Rise  0.2630 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[24]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2630        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[27]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_27/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_27/Z                      MUX2_X1 Rise  0.2290 0.0250 0.0080 0.151942 0.907039 1.05898           1       100                    | 
|    controller/inputQ_wire[27]              Rise  0.2290 0.0000                                                                           | 
|    controller/i_2_150/A            MUX2_X1 Rise  0.2290 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_150/Z            MUX2_X1 Rise  0.2630 0.0340 0.0080 0.241971 1.06234  1.30431           1       100                    | 
|    controller/inputQ_reg_reg[27]/D DFF_X1  Rise  0.2630 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[27]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2630        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[29]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_29/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_29/Z                      MUX2_X1 Rise  0.2290 0.0260 0.0080 0.177442 0.907039 1.08448           1       100                    | 
|    controller/inputQ_wire[29]              Rise  0.2290 0.0000                                                                           | 
|    controller/i_2_152/A            MUX2_X1 Rise  0.2290 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_152/Z            MUX2_X1 Rise  0.2630 0.0340 0.0080 0.216378 1.06234  1.27872           1       100                    | 
|    controller/inputQ_reg_reg[29]/D DFF_X1  Rise  0.2630 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[29]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2630        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[30]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_30/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_30/Z                      MUX2_X1 Rise  0.2280 0.0250 0.0080 0.168736 0.907039 1.07577           1       100                    | 
|    controller/inputQ_wire[30]              Rise  0.2280 0.0000                                                                           | 
|    controller/i_2_153/A            MUX2_X1 Rise  0.2280 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_153/Z            MUX2_X1 Rise  0.2630 0.0350 0.0080 0.352625 1.06234  1.41497           1       100                    | 
|    controller/inputQ_reg_reg[30]/D DFF_X1  Rise  0.2630 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[30]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2630        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[10]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_41/S                      MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_41/Z                      MUX2_X1  Rise  0.2400 0.0380 0.0160 1.45952  3.79693  5.25646           2       100                    | 
|    controller/inputM_wire[9]                Rise  0.2400 0.0000                                                                           | 
|    controller/i_16/inputM_wire[9]           Rise  0.2400 0.0000                                                                           | 
|    controller/i_16/i_83/A2         AOI22_X1 Rise  0.2400 0.0000 0.0160          1.68975                                                   | 
|    controller/i_16/i_83/ZN         AOI22_X1 Fall  0.2620 0.0220 0.0120 0.472344 3.67521  4.14756           2       100                    | 
|    controller/i_16/i_11/A          XNOR2_X1 Fall  0.2620 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_11/ZN         XNOR2_X1 Rise  0.2890 0.0270 0.0120 0.480074 0.894119 1.37419           1       100                    | 
|    controller/i_16/p_0[10]                  Rise  0.2890 0.0000                                                                           | 
|    controller/i_2_12/A2            AND2_X1  Rise  0.2890 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_12/ZN            AND2_X1  Rise  0.3200 0.0310 0.0080 0.231194 1.06234  1.29354           1       100                    | 
|    controller/add_output_reg[10]/D DFF_X1   Rise  0.3200 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[10]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3200        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[11]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000  0.0000 0.0000             18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_42/S                      MUX2_X1  Rise  0.2020  0.0020 0.0000                      1.91994                                                   | 
|    i_0_1_42/Z                      MUX2_X1  Rise  0.2400  0.0380 0.0170             1.5772   3.79693  5.37413           2       100                    | 
|    controller/inputM_wire[10]               Rise  0.2400  0.0000                                                                                       | 
|    controller/i_16/inputM_wire[10]          Rise  0.2400  0.0000                                                                                       | 
|    controller/i_16/i_80/A2         AOI22_X1 Rise  0.2390 -0.0010 0.0170    -0.0010           1.68975                                                   | 
|    controller/i_16/i_80/ZN         AOI22_X1 Fall  0.2620  0.0230 0.0120             0.794132 3.67521  4.46935           2       100                    | 
|    controller/i_16/i_12/A          XNOR2_X1 Fall  0.2620  0.0000 0.0120                      2.12585                                                   | 
|    controller/i_16/i_12/ZN         XNOR2_X1 Rise  0.2890  0.0270 0.0120             0.587798 0.894119 1.48192           1       100                    | 
|    controller/i_16/p_0[11]                  Rise  0.2890  0.0000                                                                                       | 
|    controller/i_2_13/A2            AND2_X1  Rise  0.2890  0.0000 0.0120                      0.97463                                                   | 
|    controller/i_2_13/ZN            AND2_X1  Rise  0.3200  0.0310 0.0080             0.182097 1.06234  1.24444           1       100                    | 
|    controller/add_output_reg[11]/D DFF_X1   Rise  0.3200  0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[11]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3200        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[22]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_54/S                      MUX2_X1  Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_54/Z                      MUX2_X1  Rise  0.2380 0.0350 0.0140 0.399573 3.80155  4.20112           2       100                    | 
|    controller/inputM_wire[22]               Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/inputM_wire[22]          Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/i_116/B         XNOR2_X1 Rise  0.2380 0.0000 0.0140          2.57361                                                   | 
|    controller/i_16/i_116/ZN        XNOR2_X1 Fall  0.2620 0.0240 0.0130 0.804762 3.67521  4.47998           2       100                    | 
|    controller/i_16/i_25/A          XNOR2_X1 Fall  0.2620 0.0000 0.0130          2.12585                                                   | 
|    controller/i_16/i_25/ZN         XNOR2_X1 Rise  0.2880 0.0260 0.0120 0.272212 0.894119 1.16633           1       100                    | 
|    controller/i_16/p_0[22]                  Rise  0.2880 0.0000                                                                           | 
|    controller/i_2_24/A2            AND2_X1  Rise  0.2880 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_24/ZN            AND2_X1  Rise  0.3200 0.0320 0.0080 0.609055 1.06234  1.6714            1       100                    | 
|    controller/add_output_reg[22]/D DFF_X1   Rise  0.3200 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[22]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3200        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[27]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_59/S                      MUX2_X1  Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_59/Z                      MUX2_X1  Rise  0.2390 0.0350 0.0140 0.533435 3.80155  4.33499           2       100                    | 
|    controller/inputM_wire[27]               Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[27]          Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_123/B         XNOR2_X1 Rise  0.2390 0.0000 0.0140          2.57361                                                   | 
|    controller/i_16/i_123/ZN        XNOR2_X1 Fall  0.2620 0.0230 0.0120 0.527355 3.67521  4.20257           2       100                    | 
|    controller/i_16/i_32/A          XNOR2_X1 Fall  0.2620 0.0000 0.0120          2.12585                                                   | 
|    controller/i_16/i_32/ZN         XNOR2_X1 Rise  0.2890 0.0270 0.0120 0.516657 0.894119 1.41078           1       100                    | 
|    controller/i_16/p_0[27]                  Rise  0.2890 0.0000                                                                           | 
|    controller/i_2_29/A2            AND2_X1  Rise  0.2890 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_29/ZN            AND2_X1  Rise  0.3200 0.0310 0.0080 0.252488 1.06234  1.31483           1       100                    | 
|    controller/add_output_reg[27]/D DFF_X1   Rise  0.3200 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[27]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3200        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[1]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                             Rise  0.2000  0.0000 0.0000             15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_1/S                      MUX2_X1 Rise  0.2040  0.0040 0.0000                      1.91994                                                   | 
|    i_0_1_1/Z                      MUX2_X1 Rise  0.2310  0.0270 0.0080             0.560006 0.907039 1.46704           1       100                    | 
|    controller/inputQ_wire[1]              Rise  0.2310  0.0000                                                                                       | 
|    controller/i_2_124/A           MUX2_X1 Rise  0.2290 -0.0020 0.0080    -0.0020           0.94642                                                   | 
|    controller/i_2_124/Z           MUX2_X1 Rise  0.2630  0.0340 0.0080             0.159257 1.06234  1.2216            1       100                    | 
|    controller/inputQ_reg_reg[1]/D DFF_X1  Rise  0.2630  0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[1]/CK        DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2630        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[21]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_21/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_21/Z                      MUX2_X1 Rise  0.2290 0.0260 0.0080 0.44591  0.907039 1.35295           1       100                    | 
|    controller/inputQ_wire[21]              Rise  0.2290 0.0000                                                                           | 
|    controller/i_2_144/A            MUX2_X1 Rise  0.2290 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_144/Z            MUX2_X1 Rise  0.2640 0.0350 0.0090 0.572656 1.06234  1.635             1       100                    | 
|    controller/inputQ_reg_reg[21]/D DFF_X1  Rise  0.2640 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[21]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[23]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_23/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_23/Z                      MUX2_X1 Rise  0.2290 0.0260 0.0080 0.212301 0.907039 1.11934           1       100                    | 
|    controller/inputQ_wire[23]              Rise  0.2290 0.0000                                                                           | 
|    controller/i_2_146/A            MUX2_X1 Rise  0.2290 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_146/Z            MUX2_X1 Rise  0.2640 0.0350 0.0090 0.50969  1.06234  1.57203           1       100                    | 
|    controller/inputQ_reg_reg[23]/D DFF_X1  Rise  0.2640 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[23]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[26]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_26/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_26/Z                      MUX2_X1 Rise  0.2300 0.0260 0.0080 0.18193  0.907039 1.08897           1       100                    | 
|    controller/inputQ_wire[26]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_149/A            MUX2_X1 Rise  0.2300 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_149/Z            MUX2_X1 Rise  0.2640 0.0340 0.0080 0.237183 1.06234  1.29953           1       100                    | 
|    controller/inputQ_reg_reg[26]/D DFF_X1  Rise  0.2640 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[26]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[28]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_28/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_28/Z                      MUX2_X1 Rise  0.2290 0.0260 0.0080 0.329948 0.907039 1.23699           1       100                    | 
|    controller/inputQ_wire[28]              Rise  0.2290 0.0000                                                                           | 
|    controller/i_2_151/A            MUX2_X1 Rise  0.2290 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_151/Z            MUX2_X1 Rise  0.2640 0.0350 0.0080 0.361632 1.06234  1.42397           1       100                    | 
|    controller/inputQ_reg_reg[28]/D DFF_X1  Rise  0.2640 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[28]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[21]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_52/S                      MUX2_X1  Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_52/Z                      MUX2_X1  Rise  0.2390 0.0360 0.0150 0.955279 3.79693  4.75221           2       100                    | 
|    controller/inputM_wire[20]               Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[20]          Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_54/A2         AOI22_X1 Rise  0.2390 0.0000 0.0150          1.68975                                                   | 
|    controller/i_16/i_54/ZN         AOI22_X1 Fall  0.2610 0.0220 0.0120 0.714412 3.59116  4.30557           2       100                    | 
|    controller/i_16/i_23/A          XOR2_X1  Fall  0.2610 0.0000 0.0120          2.18123                                                   | 
|    controller/i_16/i_23/Z          XOR2_X1  Rise  0.2870 0.0260 0.0170 0.445232 0.894119 1.33935           1       100                    | 
|    controller/i_16/p_0[21]                  Rise  0.2870 0.0000                                                                           | 
|    controller/i_2_23/A2            AND2_X1  Rise  0.2870 0.0000 0.0170          0.97463                                                   | 
|    controller/i_2_23/ZN            AND2_X1  Rise  0.3200 0.0330 0.0080 0.273556 1.06234  1.3359            1       100                    | 
|    controller/add_output_reg[21]/D DFF_X1   Rise  0.3200 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[21]/CK     DFF_X1        Rise  0.2540 0.0010 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2540 0.2540 | 
| library hold check                       |  0.0190 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3200        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[1]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_33/S                     MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_33/Z                     MUX2_X1  Rise  0.2400 0.0380 0.0170 0.91848  4.50975  5.42823           3       100                    | 
|    controller/inputM_wire[1]               Rise  0.2400 0.0000                                                                           | 
|    controller/i_16/inputM_wire[1]          Rise  0.2400 0.0000                                                                           | 
|    controller/i_16/i_2/B2         OAI22_X1 Rise  0.2400 0.0000 0.0170          1.61561                                                   | 
|    controller/i_16/i_2/ZN         OAI22_X1 Fall  0.2610 0.0210 0.0080 0.374175 2.36817  2.74234           1       100                    | 
|    controller/i_16/i_1/B          XNOR2_X1 Fall  0.2610 0.0000 0.0080          2.36817                                                   | 
|    controller/i_16/i_1/ZN         XNOR2_X1 Rise  0.2900 0.0290 0.0120 0.36684  0.894119 1.26096           1       100                    | 
|    controller/i_16/p_0[1]                  Rise  0.2900 0.0000                                                                           | 
|    controller/i_2_3/A2            AND2_X1  Rise  0.2900 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_3/ZN            AND2_X1  Rise  0.3210 0.0310 0.0080 0.372153 1.06234  1.4345            1       100                    | 
|    controller/add_output_reg[1]/D DFF_X1   Rise  0.3210 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[1]/CK      DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3210        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[2]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                             Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_2/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_2/Z                      MUX2_X1 Rise  0.2300 0.0260 0.0080 0.230691 0.907039 1.13773           1       100                    | 
|    controller/inputQ_wire[2]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_125/A           MUX2_X1 Rise  0.2300 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_125/Z           MUX2_X1 Rise  0.2640 0.0340 0.0080 0.207701 1.06234  1.27004           1       100                    | 
|    controller/inputQ_reg_reg[2]/D DFF_X1  Rise  0.2640 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[2]/CK        DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[3]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                             Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_3/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_3/Z                      MUX2_X1 Rise  0.2300 0.0260 0.0080 0.334253 0.907039 1.24129           1       100                    | 
|    controller/inputQ_wire[3]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_126/A           MUX2_X1 Rise  0.2300 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_126/Z           MUX2_X1 Rise  0.2640 0.0340 0.0080 0.27001  1.06234  1.33235           1       100                    | 
|    controller/inputQ_reg_reg[3]/D DFF_X1  Rise  0.2640 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[3]/CK        DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[6]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                             Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_6/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_6/Z                      MUX2_X1 Rise  0.2300 0.0260 0.0080 0.266967 0.907039 1.17401           1       100                    | 
|    controller/inputQ_wire[6]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_129/A           MUX2_X1 Rise  0.2300 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_129/Z           MUX2_X1 Rise  0.2640 0.0340 0.0080 0.242286 1.06234  1.30463           1       100                    | 
|    controller/inputQ_reg_reg[6]/D DFF_X1  Rise  0.2640 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[6]/CK        DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[7]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                             Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_7/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_7/Z                      MUX2_X1 Rise  0.2300 0.0260 0.0080 0.351141 0.907039 1.25818           1       100                    | 
|    controller/inputQ_wire[7]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_130/A           MUX2_X1 Rise  0.2300 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_130/Z           MUX2_X1 Rise  0.2640 0.0340 0.0080 0.221307 1.06234  1.28365           1       100                    | 
|    controller/inputQ_reg_reg[7]/D DFF_X1  Rise  0.2640 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[7]/CK        DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[18]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_18/S                      MUX2_X1 Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_18/Z                      MUX2_X1 Rise  0.2300 0.0280 0.0090 0.906264 0.907039 1.8133            1       100                    | 
|    controller/inputQ_wire[18]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_141/A            MUX2_X1 Rise  0.2300 0.0000 0.0090          0.94642                                                   | 
|    controller/i_2_141/Z            MUX2_X1 Rise  0.2650 0.0350 0.0080 0.273839 1.06234  1.33618           1       100                    | 
|    controller/inputQ_reg_reg[18]/D DFF_X1  Rise  0.2650 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[18]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[20]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_20/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_20/Z                      MUX2_X1 Rise  0.2300 0.0270 0.0080 0.546827 0.907039 1.45387           1       100                    | 
|    controller/inputQ_wire[20]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_143/A            MUX2_X1 Rise  0.2300 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_143/Z            MUX2_X1 Rise  0.2650 0.0350 0.0090 0.57517  1.06234  1.63751           1       100                    | 
|    controller/inputQ_reg_reg[20]/D DFF_X1  Rise  0.2650 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[20]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[31]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_31/A2                     AND2_X1 Rise  0.2030 0.0030 0.0000          0.97463                                                   | 
|    i_0_1_31/ZN                     AND2_X1 Rise  0.2300 0.0270 0.0080 0.43764  0.907039 1.34468           1       100                    | 
|    controller/inputQ_wire[31]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_154/A            MUX2_X1 Rise  0.2300 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_154/Z            MUX2_X1 Rise  0.2650 0.0350 0.0080 0.365087 1.06234  1.42743           1       100                    | 
|    controller/inputQ_reg_reg[31]/D DFF_X1  Rise  0.2650 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[31]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[31]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_63/A2                     AND2_X1  Rise  0.2040 0.0040 0.0000          0.97463                                                   | 
|    i_0_1_63/ZN                     AND2_X1  Rise  0.2420 0.0380 0.0160 0.688434 4.50975  5.19819           3       100                    | 
|    controller/inputM_wire[31]               Rise  0.2420 0.0000                                                                           | 
|    controller/i_16/inputM_wire[31]          Rise  0.2420 0.0000                                                                           | 
|    controller/i_16/i_38/B2         OAI22_X1 Rise  0.2420 0.0000 0.0160          1.61561                                                   | 
|    controller/i_16/i_38/ZN         OAI22_X1 Fall  0.2620 0.0200 0.0070 0.146748 2.36817  2.51491           1       100                    | 
|    controller/i_16/i_37/B          XNOR2_X1 Fall  0.2620 0.0000 0.0070          2.36817                                                   | 
|    controller/i_16/i_37/ZN         XNOR2_X1 Rise  0.2910 0.0290 0.0120 0.502961 0.894119 1.39708           1       100                    | 
|    controller/i_16/p_0[31]                  Rise  0.2910 0.0000                                                                           | 
|    controller/i_2_33/A2            AND2_X1  Rise  0.2910 0.0000 0.0120          0.97463                                                   | 
|    controller/i_2_33/ZN            AND2_X1  Rise  0.3220 0.0310 0.0080 0.294504 1.06234  1.35685           1       100                    | 
|    controller/add_output_reg[31]/D DFF_X1   Rise  0.3220 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[31]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[4]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                             Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_4/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_4/Z                      MUX2_X1 Rise  0.2310 0.0270 0.0080 0.535378 0.907039 1.44242           1       100                    | 
|    controller/inputQ_wire[4]              Rise  0.2310 0.0000                                                                           | 
|    controller/i_2_127/A           MUX2_X1 Rise  0.2310 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_127/Z           MUX2_X1 Rise  0.2650 0.0340 0.0080 0.202646 1.06234  1.26499           1       100                    | 
|    controller/inputQ_reg_reg[4]/D DFF_X1  Rise  0.2650 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[4]/CK        DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[8]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                             Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_8/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_8/Z                      MUX2_X1 Rise  0.2300 0.0260 0.0080 0.277114 0.907039 1.18415           1       100                    | 
|    controller/inputQ_wire[8]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_131/A           MUX2_X1 Rise  0.2300 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_131/Z           MUX2_X1 Rise  0.2650 0.0350 0.0080 0.322618 1.06234  1.38496           1       100                    | 
|    controller/inputQ_reg_reg[8]/D DFF_X1  Rise  0.2650 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[8]/CK        DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[9]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                             Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_9/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_9/Z                      MUX2_X1 Rise  0.2300 0.0270 0.0080 0.581067 0.907039 1.48811           1       100                    | 
|    controller/inputQ_wire[9]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_132/A           MUX2_X1 Rise  0.2300 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_132/Z           MUX2_X1 Rise  0.2650 0.0350 0.0090 0.481029 1.06234  1.54337           1       100                    | 
|    controller/inputQ_reg_reg[9]/D DFF_X1  Rise  0.2650 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[9]/CK        DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[10]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_10/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_10/Z                      MUX2_X1 Rise  0.2300 0.0270 0.0090 0.655088 0.907039 1.56213           1       100                    | 
|    controller/inputQ_wire[10]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_133/A            MUX2_X1 Rise  0.2300 0.0000 0.0090          0.94642                                                   | 
|    controller/i_2_133/Z            MUX2_X1 Rise  0.2650 0.0350 0.0080 0.240759 1.06234  1.3031            1       100                    | 
|    controller/inputQ_reg_reg[10]/D DFF_X1  Rise  0.2650 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[10]/CK       DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[11]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_11/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_11/Z                      MUX2_X1 Rise  0.2300 0.0270 0.0090 0.71798  0.907039 1.62502           1       100                    | 
|    controller/inputQ_wire[11]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_134/A            MUX2_X1 Rise  0.2300 0.0000 0.0090          0.94642                                                   | 
|    controller/i_2_134/Z            MUX2_X1 Rise  0.2650 0.0350 0.0090 0.476562 1.06234  1.5389            1       100                    | 
|    controller/inputQ_reg_reg[11]/D DFF_X1  Rise  0.2650 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[11]/CK       DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[12]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_12/S                      MUX2_X1 Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_12/Z                      MUX2_X1 Rise  0.2300 0.0280 0.0090 0.768621 0.907039 1.67566           1       100                    | 
|    controller/inputQ_wire[12]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_135/A            MUX2_X1 Rise  0.2300 0.0000 0.0090          0.94642                                                   | 
|    controller/i_2_135/Z            MUX2_X1 Rise  0.2650 0.0350 0.0090 0.453568 1.06234  1.51591           1       100                    | 
|    controller/inputQ_reg_reg[12]/D DFF_X1  Rise  0.2650 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[12]/CK       DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[13]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_13/S                      MUX2_X1 Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_13/Z                      MUX2_X1 Rise  0.2290 0.0270 0.0090 0.594601 0.907039 1.50164           1       100                    | 
|    controller/inputQ_wire[13]              Rise  0.2290 0.0000                                                                           | 
|    controller/i_2_136/A            MUX2_X1 Rise  0.2290 0.0000 0.0090          0.94642                                                   | 
|    controller/i_2_136/Z            MUX2_X1 Rise  0.2650 0.0360 0.0090 0.601075 1.06234  1.66342           1       100                    | 
|    controller/inputQ_reg_reg[13]/D DFF_X1  Rise  0.2650 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[13]/CK       DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[15]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_15/S                      MUX2_X1 Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_15/Z                      MUX2_X1 Rise  0.2300 0.0280 0.0090 0.857533 0.907039 1.76457           1       100                    | 
|    controller/inputQ_wire[15]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_138/A            MUX2_X1 Rise  0.2300 0.0000 0.0090          0.94642                                                   | 
|    controller/i_2_138/Z            MUX2_X1 Rise  0.2650 0.0350 0.0080 0.295462 1.06234  1.3578            1       100                    | 
|    controller/inputQ_reg_reg[15]/D DFF_X1  Rise  0.2650 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[15]/CK       DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[17]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000  0.0000 0.0000             15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_17/S                      MUX2_X1 Rise  0.2020  0.0020 0.0000                      1.91994                                                   | 
|    i_0_1_17/Z                      MUX2_X1 Rise  0.2310  0.0290 0.0100             1.2024   0.907039 2.10944           1       100                    | 
|    controller/inputQ_wire[17]              Rise  0.2310  0.0000                                                                                       | 
|    controller/i_2_140/A            MUX2_X1 Rise  0.2300 -0.0010 0.0100    -0.0010           0.94642                                                   | 
|    controller/i_2_140/Z            MUX2_X1 Rise  0.2650  0.0350 0.0080             0.270654 1.06234  1.333             1       100                    | 
|    controller/inputQ_reg_reg[17]/D DFF_X1  Rise  0.2650  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[17]/CK       DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[19]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_19/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_19/Z                      MUX2_X1 Rise  0.2300 0.0270 0.0080 0.487505 0.907039 1.39454           1       100                    | 
|    controller/inputQ_wire[19]              Rise  0.2300 0.0000                                                                           | 
|    controller/i_2_142/A            MUX2_X1 Rise  0.2300 0.0000 0.0080          0.94642                                                   | 
|    controller/i_2_142/Z            MUX2_X1 Rise  0.2660 0.0360 0.0090 0.840986 1.06234  1.90333           1       100                    | 
|    controller/inputQ_reg_reg[19]/D DFF_X1  Rise  0.2660 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[19]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[25]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_25/S                      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                   | 
|    i_0_1_25/Z                      MUX2_X1 Rise  0.2310 0.0280 0.0090 0.802783 0.907039 1.70982           1       100                    | 
|    controller/inputQ_wire[25]              Rise  0.2310 0.0000                                                                           | 
|    controller/i_2_148/A            MUX2_X1 Rise  0.2310 0.0000 0.0090          0.94642                                                   | 
|    controller/i_2_148/Z            MUX2_X1 Rise  0.2660 0.0350 0.0080 0.253771 1.06234  1.31611           1       100                    | 
|    controller/inputQ_reg_reg[25]/D DFF_X1  Rise  0.2660 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[25]/CK       DFF_X1        Rise  0.1960 0.0020 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0210 0.2170 | 
| data required time                       |  0.2170        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.2170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[17]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                               Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_49/S                      MUX2_X1  Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_49/Z                      MUX2_X1  Rise  0.2380 0.0360 0.0150 0.786341 3.80155  4.58789           2       100                    | 
|    controller/inputM_wire[17]               Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/inputM_wire[17]          Rise  0.2380 0.0000                                                                           | 
|    controller/i_16/i_112/B         XNOR2_X1 Rise  0.2380 0.0000 0.0150          2.57361                                                   | 
|    controller/i_16/i_112/ZN        XNOR2_X1 Fall  0.2620 0.0240 0.0130 0.599817 3.67521  4.27503           2       100                    | 
|    controller/i_16/i_19/A          XNOR2_X1 Fall  0.2620 0.0000 0.0130          2.12585                                                   | 
|    controller/i_16/i_19/ZN         XNOR2_X1 Rise  0.2910 0.0290 0.0130 0.89378  0.894119 1.7879            1       100                    | 
|    controller/i_16/p_0[17]                  Rise  0.2910 0.0000                                                                           | 
|    controller/i_2_19/A2            AND2_X1  Rise  0.2910 0.0000 0.0130          0.97463                                                   | 
|    controller/i_2_19/ZN            AND2_X1  Rise  0.3230 0.0320 0.0080 0.39387  1.06234  1.45621           1       100                    | 
|    controller/add_output_reg[17]/D DFF_X1   Rise  0.3230 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[17]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3230        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[5]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                             Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_5/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_5/Z                      MUX2_X1 Rise  0.2310 0.0270 0.0090 0.637378 0.907039 1.54442           1       100                    | 
|    controller/inputQ_wire[5]              Rise  0.2310 0.0000                                                                           | 
|    controller/i_2_128/A           MUX2_X1 Rise  0.2310 0.0000 0.0090          0.94642                                                   | 
|    controller/i_2_128/Z           MUX2_X1 Rise  0.2660 0.0350 0.0080 0.242883 1.06234  1.30523           1       100                    | 
|    controller/inputQ_reg_reg[5]/D DFF_X1  Rise  0.2660 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[5]/CK        DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[14]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_14/S                      MUX2_X1 Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_14/Z                      MUX2_X1 Rise  0.2310 0.0290 0.0100 1.11831  0.907039 2.02535           1       100                    | 
|    controller/inputQ_wire[14]              Rise  0.2310 0.0000                                                                           | 
|    controller/i_2_137/A            MUX2_X1 Rise  0.2310 0.0000 0.0100          0.94642                                                   | 
|    controller/i_2_137/Z            MUX2_X1 Rise  0.2660 0.0350 0.0080 0.263194 1.06234  1.32554           1       100                    | 
|    controller/inputQ_reg_reg[14]/D DFF_X1  Rise  0.2660 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[14]/CK       DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[16]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                              Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_16/S                      MUX2_X1 Rise  0.2020 0.0020 0.0000          1.91994                                                   | 
|    i_0_1_16/Z                      MUX2_X1 Rise  0.2310 0.0290 0.0100 1.36741  0.907039 2.27445           1       100                    | 
|    controller/inputQ_wire[16]              Rise  0.2310 0.0000                                                                           | 
|    controller/i_2_139/A            MUX2_X1 Rise  0.2310 0.0000 0.0100          0.94642                                                   | 
|    controller/i_2_139/Z            MUX2_X1 Rise  0.2660 0.0350 0.0080 0.386524 1.06234  1.44887           1       100                    | 
|    controller/inputQ_reg_reg[16]/D DFF_X1  Rise  0.2660 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[16]/CK       DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2660        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to controller/add_output_reg[25]/D 
  
 Path Start Point : inputM[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/add_output_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputM[31]                              Rise  0.2000 0.0000 0.0000 18.0411  61.3587  79.3998           34      100      c             | 
|    i_0_1_57/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_57/Z                      MUX2_X1 Rise  0.2390 0.0350 0.0140 0.490166 3.79693  4.2871            2       100                    | 
|    controller/inputM_wire[25]              Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/inputM_wire[25]         Rise  0.2390 0.0000                                                                           | 
|    controller/i_16/i_48/B          XOR2_X1 Rise  0.2390 0.0000 0.0140          2.36355                                                   | 
|    controller/i_16/i_48/Z          XOR2_X1 Fall  0.2610 0.0220 0.0120 0.366813 3.88386  4.25067           2       100                    | 
|    controller/i_16/i_29/B          XOR2_X1 Fall  0.2610 0.0000 0.0120          2.41145                                                   | 
|    controller/i_16/i_29/Z          XOR2_X1 Rise  0.2910 0.0300 0.0170 0.372888 0.894119 1.26701           1       100                    | 
|    controller/i_16/p_0[25]                 Rise  0.2910 0.0000                                                                           | 
|    controller/i_2_27/A2            AND2_X1 Rise  0.2910 0.0000 0.0170          0.97463                                                   | 
|    controller/i_2_27/ZN            AND2_X1 Rise  0.3240 0.0330 0.0080 0.331418 1.06234  1.39376           1       100                    | 
|    controller/add_output_reg[25]/D DFF_X1  Rise  0.3240 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/add_output_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             1.90197  1.42116  3.32313           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2530 0.0720 0.0480             25.2726  31.3386  56.6112           33      100      F    K        | 
|    controller/add_output_reg[25]/CK     DFF_X1        Rise  0.2550 0.0020 0.0480                      0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2550 0.2550 | 
| library hold check                       |  0.0190 0.2740 | 
| data required time                       |  0.2740        | 
|                                          |                | 
| data arrival time                        |  0.3240        | 
| data required time                       | -0.2740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to controller/inputQ_reg_reg[0]/D 
  
 Path Start Point : inputQ[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/inputQ_reg_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputQ[31]                             Rise  0.2000 0.0000 0.0000 15.8325  61.1164  76.9489           34      100      c             | 
|    i_0_1_0/S                      MUX2_X1 Rise  0.2040 0.0040 0.0000          1.91994                                                   | 
|    i_0_1_0/Z                      MUX2_X1 Rise  0.2320 0.0280 0.0090 0.819716 0.907039 1.72675           1       100                    | 
|    controller/inputQ_wire[0]              Rise  0.2320 0.0000                                                                           | 
|    controller/i_2_123/A           MUX2_X1 Rise  0.2320 0.0000 0.0090          0.94642                                                   | 
|    controller/i_2_123/Z           MUX2_X1 Rise  0.2670 0.0350 0.0080 0.400223 1.06234  1.46256           1       100                    | 
|    controller/inputQ_reg_reg[0]/D DFF_X1  Rise  0.2670 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/inputQ_reg_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0500 0.0010 0.0280    0.0010            1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1940 0.1440 0.1140             17.9333  30.3889  48.3222           32      100      FA   K        | 
|    controller/inputQ_reg_reg[0]/CK        DFF_X1        Rise  0.1950 0.0010 0.1140                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0210 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2670        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[1]/D 
  
 Path Start Point : input_plus 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    input_plus                               Rise  0.2000 0.0000 0.0000 5.04921  8.04963  13.0988           5       100      c             | 
|    controller/input_plus                    Rise  0.2000 0.0000                                                                           | 
|    controller/i_0/input_plus                Rise  0.2000 0.0000                                                                           | 
|    controller/i_0/CLOCK_slh__c1/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    controller/i_0/CLOCK_slh__c1/Z CLKBUF_X1 Rise  0.2390 0.0390 0.0190 3.27956  3.67521  6.95478           2       100                    | 
|    controller/i_0/i_156/A         INV_X1    Rise  0.2390 0.0000 0.0190          1.70023                                                   | 
|    controller/i_0/i_156/ZN        INV_X1    Fall  0.2500 0.0110 0.0070 0.340768 2.23537  2.57614           2       100                    | 
|    controller/i_0/i_2/B1          OAI21_X1  Fall  0.2500 0.0000 0.0070          1.45983                                                   | 
|    controller/i_0/i_2/ZN          OAI21_X1  Rise  0.2730 0.0230 0.0100 0.238157 0.894119 1.13228           1       100                    | 
|    controller/i_0/i_1/A2          AND2_X1   Rise  0.2730 0.0000 0.0100          0.97463                                                   | 
|    controller/i_0/i_1/ZN          AND2_X1   Rise  0.3050 0.0320 0.0090 0.260222 1.50384  1.76406           1       100                    | 
|    controller/i_0/p_0[1]                    Rise  0.3050 0.0000                                                                           | 
|    controller/i_2_167/A1          AOI22_X1  Rise  0.3050 0.0000 0.0090          1.68751                                                   | 
|    controller/i_2_167/ZN          AOI22_X1  Fall  0.3190 0.0140 0.0080 0.267844 1.54936  1.8172            1       100                    | 
|    controller/i_2_166/A           INV_X1    Fall  0.3190 0.0000 0.0080          1.54936                                                   | 
|    controller/i_2_166/ZN          INV_X1    Rise  0.3300 0.0110 0.0060 0.289908 1.06234  1.35225           1       100                    | 
|    controller/out_reg[1]/D        DFF_X1    Rise  0.3300 0.0000 0.0060          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[1]/CK        DFF_X1        Rise  0.2530 0.0040 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2530 0.2530 | 
| library hold check                       |  0.0180 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3300        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0590        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[6]/D 
  
 Path Start Point : controller/inputQ_reg_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[6]/CK        DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[6]/Q         DFF_X1        Rise  0.2990  0.1150 0.0180             1.05562  5.4913   6.54692           4       100      F             | 
|    controller/i_2_177/B2                  AOI22_X1      Rise  0.2990  0.0000 0.0180                      1.62303                                                   | 
|    controller/i_2_177/ZN                  AOI22_X1      Fall  0.3210  0.0220 0.0080             0.741925 1.54936  2.29129           1       100                    | 
|    controller/i_2_176/A                   INV_X1        Fall  0.3210  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_176/ZN                  INV_X1        Rise  0.3320  0.0110 0.0060             0.348145 1.06234  1.41049           1       100                    | 
|    controller/out_reg[6]/D                DFF_X1        Rise  0.3320  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[6]/CK        DFF_X1        Rise  0.2540 0.0050 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2540 0.2540 | 
| library hold check                       |  0.0190 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3320        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[3]/D 
  
 Path Start Point : controller/inputQ_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[3]/CK        DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[3]/Q         DFF_X1        Rise  0.2990  0.1150 0.0180             1.09907  5.49669  6.59576           4       100      F             | 
|    controller/i_2_171/B2                  AOI22_X1      Rise  0.2990  0.0000 0.0180                      1.62303                                                   | 
|    controller/i_2_171/ZN                  AOI22_X1      Fall  0.3200  0.0210 0.0090             0.300041 1.54936  1.8494            1       100                    | 
|    controller/i_2_170/A                   INV_X1        Fall  0.3200  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_170/ZN                  INV_X1        Rise  0.3310  0.0110 0.0060             0.252348 1.06234  1.31469           1       100                    | 
|    controller/out_reg[3]/D                DFF_X1        Rise  0.3310  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[3]/CK        DFF_X1        Rise  0.2530 0.0040 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2530 0.2530 | 
| library hold check                       |  0.0180 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3310        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[4]/D 
  
 Path Start Point : controller/inputQ_reg_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[4]/CK        DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[4]/Q         DFF_X1        Rise  0.2990  0.1150 0.0180             0.876993 5.49669  6.37368           4       100      F             | 
|    controller/i_2_173/B2                  AOI22_X1      Rise  0.2990  0.0000 0.0180                      1.62303                                                   | 
|    controller/i_2_173/ZN                  AOI22_X1      Fall  0.3200  0.0210 0.0100             0.406753 1.54936  1.95611           1       100                    | 
|    controller/i_2_172/A                   INV_X1        Fall  0.3200  0.0000 0.0100                      1.54936                                                   | 
|    controller/i_2_172/ZN                  INV_X1        Rise  0.3330  0.0130 0.0070             0.467696 1.06234  1.53004           1       100                    | 
|    controller/out_reg[4]/D                DFF_X1        Rise  0.3330  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[4]/CK        DFF_X1        Rise  0.2530 0.0040 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2530 0.2530 | 
| library hold check                       |  0.0190 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3330        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[8]/D 
  
 Path Start Point : controller/inputQ_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[8]/CK        DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[8]/Q         DFF_X1        Rise  0.3000  0.1160 0.0190             1.4157   5.52209  6.93779           4       100      F             | 
|    controller/i_2_181/B2                  AOI22_X1      Rise  0.3000  0.0000 0.0190                      1.62303                                                   | 
|    controller/i_2_181/ZN                  AOI22_X1      Fall  0.3210  0.0210 0.0090             0.252432 1.54936  1.80179           1       100                    | 
|    controller/i_2_180/A                   INV_X1        Fall  0.3210  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_180/ZN                  INV_X1        Rise  0.3330  0.0120 0.0060             0.294889 1.06234  1.35723           1       100                    | 
|    controller/out_reg[8]/D                DFF_X1        Rise  0.3330  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[8]/CK        DFF_X1        Rise  0.2540 0.0050 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2540 0.2540 | 
| library hold check                       |  0.0180 0.2720 | 
| data required time                       |  0.2720        | 
|                                          |                | 
| data arrival time                        |  0.3330        | 
| data required time                       | -0.2720        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[2]/D 
  
 Path Start Point : controller/inputQ_reg_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[2]/CK        DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[2]/Q         DFF_X1        Rise  0.3000  0.1160 0.0180             1.23831  5.49669  6.735             4       100      F             | 
|    controller/i_2_169/B2                  AOI22_X1      Rise  0.3000  0.0000 0.0180                      1.62303                                                   | 
|    controller/i_2_169/ZN                  AOI22_X1      Fall  0.3210  0.0210 0.0090             0.174438 1.54936  1.7238            1       100                    | 
|    controller/i_2_168/A                   INV_X1        Fall  0.3210  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_168/ZN                  INV_X1        Rise  0.3320  0.0110 0.0060             0.240605 1.06234  1.30295           1       100                    | 
|    controller/out_reg[2]/D                DFF_X1        Rise  0.3320  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[2]/CK        DFF_X1        Rise  0.2520 0.0030 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0180 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3320        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[16]/D 
  
 Path Start Point : controller/inputQ_reg_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[16]/CK       DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[16]/Q        DFF_X1        Rise  0.3010  0.1170 0.0190             1.07528  6.09858  7.17386           4       100      F             | 
|    controller/i_2_197/B2                  AOI22_X1      Rise  0.3010  0.0000 0.0190                      1.62303                                                   | 
|    controller/i_2_197/ZN                  AOI22_X1      Fall  0.3220  0.0210 0.0080             0.285636 1.54936  1.835             1       100                    | 
|    controller/i_2_196/A                   INV_X1        Fall  0.3220  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_196/ZN                  INV_X1        Rise  0.3330  0.0110 0.0060             0.301427 1.06234  1.36377           1       100                    | 
|    controller/out_reg[16]/D               DFF_X1        Rise  0.3330  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[16]/CK       DFF_X1        Rise  0.2520 0.0030 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0180 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3330        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[26]/D 
  
 Path Start Point : controller/inputQ_reg_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[26]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[26]/Q        DFF_X1        Rise  0.3010  0.1160 0.0190             0.76489  6.09858  6.86347           4       100      F             | 
|    controller/i_2_217/B2                  AOI22_X1      Rise  0.3010  0.0000 0.0190                      1.62303                                                   | 
|    controller/i_2_217/ZN                  AOI22_X1      Fall  0.3220  0.0210 0.0080             0.306058 1.54936  1.85542           1       100                    | 
|    controller/i_2_216/A                   INV_X1        Fall  0.3220  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_216/ZN                  INV_X1        Rise  0.3330  0.0110 0.0060             0.232148 1.06234  1.29449           1       100                    | 
|    controller/out_reg[26]/D               DFF_X1        Rise  0.3330  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[26]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3330        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[14]/D 
  
 Path Start Point : controller/inputQ_reg_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[14]/CK       DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[14]/Q        DFF_X1        Rise  0.3020  0.1180 0.0210             1.71036  6.09858  7.80894           4       100      F             | 
|    controller/i_2_193/B2                  AOI22_X1      Rise  0.3020  0.0000 0.0210                      1.62303                                                   | 
|    controller/i_2_193/ZN                  AOI22_X1      Fall  0.3230  0.0210 0.0080             0.239704 1.54936  1.78906           1       100                    | 
|    controller/i_2_192/A                   INV_X1        Fall  0.3230  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_192/ZN                  INV_X1        Rise  0.3350  0.0120 0.0070             0.52936  1.06234  1.5917            1       100                    | 
|    controller/out_reg[14]/D               DFF_X1        Rise  0.3350  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[14]/CK       DFF_X1        Rise  0.2520 0.0030 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3350        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[20]/D 
  
 Path Start Point : controller/inputQ_reg_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[20]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[20]/Q        DFF_X1        Rise  0.3020  0.1170 0.0200             1.24009  6.09858  7.33868           4       100      F             | 
|    controller/i_2_205/B2                  AOI22_X1      Rise  0.3020  0.0000 0.0200                      1.62303                                                   | 
|    controller/i_2_205/ZN                  AOI22_X1      Fall  0.3230  0.0210 0.0080             0.334096 1.54936  1.88346           1       100                    | 
|    controller/i_2_204/A                   INV_X1        Fall  0.3230  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_204/ZN                  INV_X1        Rise  0.3340  0.0110 0.0060             0.364422 1.06234  1.42676           1       100                    | 
|    controller/out_reg[20]/D               DFF_X1        Rise  0.3340  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[20]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3340        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[24]/D 
  
 Path Start Point : controller/inputQ_reg_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[24]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[24]/Q        DFF_X1        Rise  0.3020  0.1170 0.0190             1.03661  6.09858  7.13519           4       100      F             | 
|    controller/i_2_213/B2                  AOI22_X1      Rise  0.3020  0.0000 0.0190                      1.62303                                                   | 
|    controller/i_2_213/ZN                  AOI22_X1      Fall  0.3230  0.0210 0.0080             0.201176 1.54936  1.75054           1       100                    | 
|    controller/i_2_212/A                   INV_X1        Fall  0.3230  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_212/ZN                  INV_X1        Rise  0.3340  0.0110 0.0060             0.274053 1.06234  1.3364            1       100                    | 
|    controller/out_reg[24]/D               DFF_X1        Rise  0.3340  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[24]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3340        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[28]/D 
  
 Path Start Point : controller/inputQ_reg_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[28]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[28]/Q        DFF_X1        Rise  0.3020  0.1170 0.0200             1.42758  6.09858  7.52616           4       100      F             | 
|    controller/i_2_221/B2                  AOI22_X1      Rise  0.3020  0.0000 0.0200                      1.62303                                                   | 
|    controller/i_2_221/ZN                  AOI22_X1      Fall  0.3230  0.0210 0.0080             0.192413 1.54936  1.74177           1       100                    | 
|    controller/i_2_220/A                   INV_X1        Fall  0.3230  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_220/ZN                  INV_X1        Rise  0.3340  0.0110 0.0060             0.318154 1.06234  1.3805            1       100                    | 
|    controller/out_reg[28]/D               DFF_X1        Rise  0.3340  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[28]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3340        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[30]/D 
  
 Path Start Point : controller/inputQ_reg_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[30]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[30]/Q        DFF_X1        Rise  0.3020  0.1170 0.0190             1.04465  6.09858  7.14323           4       100      F             | 
|    controller/i_2_225/B2                  AOI22_X1      Rise  0.3020  0.0000 0.0190                      1.62303                                                   | 
|    controller/i_2_225/ZN                  AOI22_X1      Fall  0.3230  0.0210 0.0080             0.179787 1.54936  1.72915           1       100                    | 
|    controller/i_2_224/A                   INV_X1        Fall  0.3230  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_224/ZN                  INV_X1        Rise  0.3340  0.0110 0.0070             0.41493  1.06234  1.47727           1       100                    | 
|    controller/out_reg[30]/D               DFF_X1        Rise  0.3340  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[30]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3340        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[18]/D 
  
 Path Start Point : controller/inputQ_reg_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[18]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[18]/Q        DFF_X1        Rise  0.3020  0.1170 0.0200             1.40864  6.09858  7.50722           4       100      F             | 
|    controller/i_2_201/B2                  AOI22_X1      Rise  0.3020  0.0000 0.0200                      1.62303                                                   | 
|    controller/i_2_201/ZN                  AOI22_X1      Fall  0.3230  0.0210 0.0080             0.192415 1.54936  1.74177           1       100                    | 
|    controller/i_2_200/A                   INV_X1        Fall  0.3230  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_200/ZN                  INV_X1        Rise  0.3350  0.0120 0.0070             0.534917 1.06234  1.59726           1       100                    | 
|    controller/out_reg[18]/D               DFF_X1        Rise  0.3350  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[18]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0190 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3350        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[9]/D 
  
 Path Start Point : controller/inputQ_reg_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[9]/CK        DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[9]/Q         DFF_X1        Rise  0.3020  0.1180 0.0210             1.76702  6.09523  7.86224           4       100      F             | 
|    controller/i_2_183/B2                  AOI22_X1      Rise  0.3020  0.0000 0.0210                      1.62303                                                   | 
|    controller/i_2_183/ZN                  AOI22_X1      Fall  0.3240  0.0220 0.0090             0.502023 1.54936  2.05138           1       100                    | 
|    controller/i_2_182/A                   INV_X1        Fall  0.3240  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_182/ZN                  INV_X1        Rise  0.3350  0.0110 0.0060             0.227429 1.06234  1.28977           1       100                    | 
|    controller/out_reg[9]/D                DFF_X1        Rise  0.3350  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[9]/CK        DFF_X1        Rise  0.2520 0.0030 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0180 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3350        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[22]/D 
  
 Path Start Point : controller/inputQ_reg_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[22]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[22]/Q        DFF_X1        Rise  0.3010  0.1160 0.0190             0.914556 6.09858  7.01314           4       100      F             | 
|    controller/i_2_209/B2                  AOI22_X1      Rise  0.3010  0.0000 0.0190                      1.62303                                                   | 
|    controller/i_2_209/ZN                  AOI22_X1      Fall  0.3230  0.0220 0.0090             0.611975 1.54936  2.16133           1       100                    | 
|    controller/i_2_208/A                   INV_X1        Fall  0.3230  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_208/ZN                  INV_X1        Rise  0.3350  0.0120 0.0070             0.316974 1.06234  1.37932           1       100                    | 
|    controller/out_reg[22]/D               DFF_X1        Rise  0.3350  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[22]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3350        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[12]/D 
  
 Path Start Point : controller/inputQ_reg_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[12]/CK       DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[12]/Q        DFF_X1        Rise  0.3020  0.1180 0.0200             1.563    6.1001   7.66309           4       100      F             | 
|    controller/i_2_189/B2                  AOI22_X1      Rise  0.3020  0.0000 0.0200                      1.62303                                                   | 
|    controller/i_2_189/ZN                  AOI22_X1      Fall  0.3240  0.0220 0.0090             0.404104 1.54936  1.95346           1       100                    | 
|    controller/i_2_188/A                   INV_X1        Fall  0.3240  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_188/ZN                  INV_X1        Rise  0.3360  0.0120 0.0070             0.397571 1.06234  1.45991           1       100                    | 
|    controller/out_reg[12]/D               DFF_X1        Rise  0.3360  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[12]/CK       DFF_X1        Rise  0.2520 0.0030 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0180 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3360        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[7]/D 
  
 Path Start Point : controller/inputQ_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[7]/CK        DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[7]/Q         DFF_X1        Rise  0.3050  0.1210 0.0230             1.3475   7.57203  8.91953           5       100      F             | 
|    controller/i_2_179/B2                  AOI22_X1      Rise  0.3050  0.0000 0.0230                      1.62303                                                   | 
|    controller/i_2_179/ZN                  AOI22_X1      Fall  0.3280  0.0230 0.0090             0.727778 1.54936  2.27714           1       100                    | 
|    controller/i_2_178/A                   INV_X1        Fall  0.3280  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_178/ZN                  INV_X1        Rise  0.3400  0.0120 0.0070             0.40005  1.06234  1.46239           1       100                    | 
|    controller/out_reg[7]/D                DFF_X1        Rise  0.3400  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[7]/CK        DFF_X1        Rise  0.2540 0.0050 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2540 0.2540 | 
| library hold check                       |  0.0190 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3400        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0690        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[27]/D 
  
 Path Start Point : controller/inputQ_reg_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[27]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[27]/Q        DFF_X1        Rise  0.3060  0.1210 0.0230             1.41298  7.58651  8.9995            5       100      F             | 
|    controller/i_2_219/B2                  AOI22_X1      Rise  0.3040 -0.0020 0.0230    -0.0020           1.62303                                                   | 
|    controller/i_2_219/ZN                  AOI22_X1      Fall  0.3260  0.0220 0.0080             0.196822 1.54936  1.74618           1       100                    | 
|    controller/i_2_218/A                   INV_X1        Fall  0.3260  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_218/ZN                  INV_X1        Rise  0.3370  0.0110 0.0060             0.233295 1.06234  1.29564           1       100                    | 
|    controller/out_reg[27]/D               DFF_X1        Rise  0.3370  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[27]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3370        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[29]/D 
  
 Path Start Point : controller/inputQ_reg_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[29]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[29]/Q        DFF_X1        Rise  0.3040  0.1190 0.0220             0.79473  7.58651  8.38124           5       100      F             | 
|    controller/i_2_223/B2                  AOI22_X1      Rise  0.3040  0.0000 0.0220                      1.62303                                                   | 
|    controller/i_2_223/ZN                  AOI22_X1      Fall  0.3260  0.0220 0.0080             0.322295 1.54936  1.87165           1       100                    | 
|    controller/i_2_222/A                   INV_X1        Fall  0.3260  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_222/ZN                  INV_X1        Rise  0.3370  0.0110 0.0060             0.194725 1.06234  1.25707           1       100                    | 
|    controller/out_reg[29]/D               DFF_X1        Rise  0.3370  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[29]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3370        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[5]/D 
  
 Path Start Point : controller/inputQ_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[5]/CK        DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[5]/Q         DFF_X1        Rise  0.3050  0.1210 0.0240             1.49636  7.63637  9.13273           5       100      F             | 
|    controller/i_2_175/B2                  AOI22_X1      Rise  0.3050  0.0000 0.0240                      1.62303                                                   | 
|    controller/i_2_175/ZN                  AOI22_X1      Fall  0.3280  0.0230 0.0100             0.567451 1.54936  2.11681           1       100                    | 
|    controller/i_2_174/A                   INV_X1        Fall  0.3280  0.0000 0.0100                      1.54936                                                   | 
|    controller/i_2_174/ZN                  INV_X1        Rise  0.3410  0.0130 0.0070             0.613771 1.06234  1.67611           1       100                    | 
|    controller/out_reg[5]/D                DFF_X1        Rise  0.3410  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[5]/CK        DFF_X1        Rise  0.2540 0.0050 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2540 0.2540 | 
| library hold check                       |  0.0190 0.2730 | 
| data required time                       |  0.2730        | 
|                                          |                | 
| data arrival time                        |  0.3410        | 
| data required time                       | -0.2730        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[21]/D 
  
 Path Start Point : controller/inputQ_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[21]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[21]/Q        DFF_X1        Rise  0.3050  0.1200 0.0230             1.13862  7.58651  8.72514           5       100      F             | 
|    controller/i_2_207/B2                  AOI22_X1      Rise  0.3050  0.0000 0.0230                      1.62303                                                   | 
|    controller/i_2_207/ZN                  AOI22_X1      Fall  0.3270  0.0220 0.0080             0.243554 1.54936  1.79291           1       100                    | 
|    controller/i_2_206/A                   INV_X1        Fall  0.3270  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_206/ZN                  INV_X1        Rise  0.3380  0.0110 0.0060             0.382013 1.06234  1.44436           1       100                    | 
|    controller/out_reg[21]/D               DFF_X1        Rise  0.3380  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[21]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0710        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[17]/D 
  
 Path Start Point : controller/inputQ_reg_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[17]/CK       DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[17]/Q        DFF_X1        Rise  0.3050  0.1210 0.0230             1.43858  7.58651  9.0251            5       100      F             | 
|    controller/i_2_199/B2                  AOI22_X1      Rise  0.3050  0.0000 0.0230                      1.62303                                                   | 
|    controller/i_2_199/ZN                  AOI22_X1      Fall  0.3270  0.0220 0.0080             0.321464 1.54936  1.87082           1       100                    | 
|    controller/i_2_198/A                   INV_X1        Fall  0.3270  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_198/ZN                  INV_X1        Rise  0.3380  0.0110 0.0060             0.338641 1.06234  1.40098           1       100                    | 
|    controller/out_reg[17]/D               DFF_X1        Rise  0.3380  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[17]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0710        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[31]/D 
  
 Path Start Point : controller/inputQ_reg_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[31]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[31]/Q        DFF_X1        Rise  0.3050  0.1200 0.0230             1.01423  7.58651  8.60075           5       100      F             | 
|    controller/i_2_227/B2                  AOI22_X1      Rise  0.3050  0.0000 0.0230                      1.62303                                                   | 
|    controller/i_2_227/ZN                  AOI22_X1      Fall  0.3270  0.0220 0.0090             0.400222 1.54936  1.94958           1       100                    | 
|    controller/i_2_226/A                   INV_X1        Fall  0.3270  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_226/ZN                  INV_X1        Rise  0.3390  0.0120 0.0070             0.473452 1.06234  1.53579           1       100                    | 
|    controller/out_reg[31]/D               DFF_X1        Rise  0.3390  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[31]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0190 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3390        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0710        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[11]/D 
  
 Path Start Point : controller/inputQ_reg_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[11]/CK       DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[11]/Q        DFF_X1        Rise  0.3050  0.1210 0.0240             1.59942  7.5885   9.18792           5       100      F             | 
|    controller/i_2_187/B2                  AOI22_X1      Rise  0.3050  0.0000 0.0240                      1.62303                                                   | 
|    controller/i_2_187/ZN                  AOI22_X1      Fall  0.3280  0.0230 0.0090             0.449319 1.54936  1.99868           1       100                    | 
|    controller/i_2_186/A                   INV_X1        Fall  0.3280  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_186/ZN                  INV_X1        Rise  0.3390  0.0110 0.0060             0.167807 1.06234  1.23015           1       100                    | 
|    controller/out_reg[11]/D               DFF_X1        Rise  0.3390  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[11]/CK       DFF_X1        Rise  0.2520 0.0030 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0180 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3390        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0710        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[13]/D 
  
 Path Start Point : controller/inputQ_reg_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[13]/CK       DFF_X1        Rise  0.1830  0.0000 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[13]/Q        DFF_X1        Rise  0.3040  0.1210 0.0230             1.40613  7.58651  8.99265           5       100      F             | 
|    controller/i_2_191/B2                  AOI22_X1      Rise  0.3040  0.0000 0.0230                      1.62303                                                   | 
|    controller/i_2_191/ZN                  AOI22_X1      Fall  0.3270  0.0230 0.0090             0.528113 1.54936  2.07747           1       100                    | 
|    controller/i_2_190/A                   INV_X1        Fall  0.3270  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_190/ZN                  INV_X1        Rise  0.3390  0.0120 0.0070             0.38106  1.06234  1.4434            1       100                    | 
|    controller/out_reg[13]/D               DFF_X1        Rise  0.3390  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[13]/CK       DFF_X1        Rise  0.2520 0.0030 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0180 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3390        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0710        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[25]/D 
  
 Path Start Point : controller/inputQ_reg_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[25]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[25]/Q        DFF_X1        Rise  0.3060  0.1210 0.0230             1.41508  7.58651  9.0016            5       100      F             | 
|    controller/i_2_215/B2                  AOI22_X1      Rise  0.3060  0.0000 0.0230                      1.62303                                                   | 
|    controller/i_2_215/ZN                  AOI22_X1      Fall  0.3280  0.0220 0.0080             0.185642 1.54936  1.735             1       100                    | 
|    controller/i_2_214/A                   INV_X1        Fall  0.3280  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_214/ZN                  INV_X1        Rise  0.3390  0.0110 0.0060             0.266386 1.06234  1.32873           1       100                    | 
|    controller/out_reg[25]/D               DFF_X1        Rise  0.3390  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[25]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3390        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0720        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[15]/D 
  
 Path Start Point : controller/inputQ_reg_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[15]/CK       DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[15]/Q        DFF_X1        Rise  0.3060  0.1220 0.0250             2.00664  7.58651  9.59315           5       100      F             | 
|    controller/i_2_195/B2                  AOI22_X1      Rise  0.3060  0.0000 0.0250                      1.62303                                                   | 
|    controller/i_2_195/ZN                  AOI22_X1      Fall  0.3290  0.0230 0.0090             0.509653 1.54936  2.05901           1       100                    | 
|    controller/i_2_194/A                   INV_X1        Fall  0.3290  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_194/ZN                  INV_X1        Rise  0.3400  0.0110 0.0060             0.162511 1.06234  1.22485           1       100                    | 
|    controller/out_reg[15]/D               DFF_X1        Rise  0.3400  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[15]/CK       DFF_X1        Rise  0.2520 0.0030 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0180 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3400        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0720        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[23]/D 
  
 Path Start Point : controller/inputQ_reg_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[23]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[23]/Q        DFF_X1        Rise  0.3060  0.1210 0.0230             1.37222  7.58651  8.95873           5       100      F             | 
|    controller/i_2_211/B2                  AOI22_X1      Rise  0.3060  0.0000 0.0230                      1.62303                                                   | 
|    controller/i_2_211/ZN                  AOI22_X1      Fall  0.3290  0.0230 0.0090             0.578307 1.54936  2.12767           1       100                    | 
|    controller/i_2_210/A                   INV_X1        Fall  0.3290  0.0000 0.0090                      1.54936                                                   | 
|    controller/i_2_210/ZN                  INV_X1        Rise  0.3400  0.0110 0.0060             0.248409 1.06234  1.31075           1       100                    | 
|    controller/out_reg[23]/D               DFF_X1        Rise  0.3400  0.0000 0.0060                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[23]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0180 0.2690 | 
| data required time                       |  0.2690        | 
|                                          |                | 
| data arrival time                        |  0.3400        | 
| data required time                       | -0.2690        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[19]/D 
  
 Path Start Point : controller/inputQ_reg_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[19]/CK       DFF_X1        Rise  0.1850  0.0020 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[19]/Q        DFF_X1        Rise  0.3070  0.1220 0.0240             1.84381  7.58651  9.43032           5       100      F             | 
|    controller/i_2_203/B2                  AOI22_X1      Rise  0.3070  0.0000 0.0240                      1.62303                                                   | 
|    controller/i_2_203/ZN                  AOI22_X1      Fall  0.3290  0.0220 0.0080             0.27575  1.54936  1.82511           1       100                    | 
|    controller/i_2_202/A                   INV_X1        Fall  0.3290  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_202/ZN                  INV_X1        Rise  0.3410  0.0120 0.0070             0.722417 1.06234  1.78476           1       100                    | 
|    controller/out_reg[19]/D               DFF_X1        Rise  0.3410  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_95/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_95/Z   CLKBUF_X2     Rise  0.2500 0.0650 0.0430             14.4547  19.9427  34.3974           21      100      F    K        | 
|    controller/out_reg[19]/CK       DFF_X1        Rise  0.2510 0.0010 0.0430                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2510 0.2510 | 
| library hold check                       |  0.0190 0.2700 | 
| data required time                       |  0.2700        | 
|                                          |                | 
| data arrival time                        |  0.3410        | 
| data required time                       | -0.2700        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to controller/out_reg[10]/D 
  
 Path Start Point : controller/inputQ_reg_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                            Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A         CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z         CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/clk_gate_inputQ_reg_reg/CK  CLKGATETST_X1 Rise  0.0460 -0.0010 0.0260    -0.0010           1.8122                                      FA            | 
|    controller/clk_gate_inputQ_reg_reg/GCK CLKGATETST_X1 Rise  0.1830  0.1370 0.1070             17.9333  27.4061  45.3394           32      100      FA   K        | 
| Data Path:                                                                                                                                                         | 
|    controller/inputQ_reg_reg[10]/CK       DFF_X1        Rise  0.1840  0.0010 0.1070                      0.949653                                    F             | 
|    controller/inputQ_reg_reg[10]/Q        DFF_X1        Rise  0.3080  0.1240 0.0270             1.43929  9.0885   10.5278           6       100      F             | 
|    controller/i_2_185/B2                  AOI22_X1      Rise  0.3080  0.0000 0.0270                      1.62303                                                   | 
|    controller/i_2_185/ZN                  AOI22_X1      Fall  0.3310  0.0230 0.0100             0.500307 1.54936  2.04967           1       100                    | 
|    controller/i_2_184/A                   INV_X1        Fall  0.3310  0.0000 0.0100                      1.54936                                                   | 
|    controller/i_2_184/ZN                  INV_X1        Rise  0.3440  0.0130 0.0070             0.602619 1.06234  1.66496           1       100                    | 
|    controller/out_reg[10]/D               DFF_X1        Rise  0.3440  0.0000 0.0070                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1470 0.0000 0.0640                      4.43894                                     FA            | 
|    controller/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1850 0.0380 0.0100             4.80848  4.23299  9.04146           3       100      FA   K        | 
|    controller/CTS_L4_c_tid0_94/A   CLKBUF_X2     Rise  0.1850 0.0000 0.0100                      1.40591                                     F             | 
|    controller/CTS_L4_c_tid0_94/Z   CLKBUF_X2     Rise  0.2490 0.0640 0.0430             16.7552  17.0938  33.8489           18      100      F    K        | 
|    controller/out_reg[10]/CK       DFF_X1        Rise  0.2520 0.0030 0.0430    0.0020            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2520 0.2520 | 
| library hold check                       |  0.0190 0.2710 | 
| data required time                       |  0.2710        | 
|                                          |                | 
| data arrival time                        |  0.3440        | 
| data required time                       | -0.2710        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0750        | 
-------------------------------------------------------------


 Timing Path to controller/Acc_reg[0]/D 
  
 Path Start Point : controller/add_output_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/Acc_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0460 -0.0010 0.0260    -0.0010           0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1370  0.0910 0.0590             3.50891  20.7766  24.2855           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1380  0.0010 0.0590                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1700  0.0320 0.0060             1.90197  1.24879  3.15076           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1700  0.0000 0.0060                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2390  0.0690 0.0450             25.2726  28.2625  53.5351           33      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    controller/add_output_reg[1]/CK      DFF_X1        Rise  0.2410  0.0020 0.0450                      0.949653                                    F             | 
|    controller/add_output_reg[1]/Q       DFF_X1        Rise  0.3400  0.0990 0.0090             0.320025 1.50384  1.82386           1       100      F             | 
|    controller/i_2_57/A1                 AOI22_X1      Rise  0.3400  0.0000 0.0090                      1.68751                                                   | 
|    controller/i_2_57/ZN                 AOI22_X1      Fall  0.3540  0.0140 0.0080             0.263032 1.54936  1.81239           1       100                    | 
|    controller/i_2_56/A                  INV_X1        Fall  0.3540  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_56/ZN                 INV_X1        Rise  0.3650  0.0110 0.0060             0.263238 1.06234  1.32558           1       100                    | 
|    controller/Acc_reg[0]/D              DFF_X1        Rise  0.3650  0.0000 0.0060                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/Acc_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_Acc_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_Acc_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             2.29291  1.42116  3.71408           1       100      FA   K        | 
|    controller/CTS_L4_c_tid0_39/A   CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid0_39/Z   CLKBUF_X3     Rise  0.2520 0.0710 0.0480             26.0295  30.3889  56.4184           32      100      F    K        | 
|    controller/Acc_reg[0]/CK        DFF_X1        Rise  0.2560 0.0040 0.0480                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2560 0.2560 | 
| library hold check                       |  0.0190 0.2750 | 
| data required time                       |  0.2750        | 
|                                          |                | 
| data arrival time                        |  0.3650        | 
| data required time                       | -0.2750        | 
| pessimism                                |  0.0100        | 
|                                          |                | 
| slack                                    |  0.1000        | 
-------------------------------------------------------------


 Timing Path to controller/Acc_reg[4]/D 
  
 Path Start Point : controller/add_output_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/Acc_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0460 -0.0010 0.0260    -0.0010           0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1370  0.0910 0.0590             3.50891  20.7766  24.2855           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1380  0.0010 0.0590                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1700  0.0320 0.0060             1.90197  1.24879  3.15076           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1700  0.0000 0.0060                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2390  0.0690 0.0450             25.2726  28.2625  53.5351           33      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    controller/add_output_reg[5]/CK      DFF_X1        Rise  0.2410  0.0020 0.0450                      0.949653                                    F             | 
|    controller/add_output_reg[5]/Q       DFF_X1        Rise  0.3400  0.0990 0.0090             0.309565 1.50384  1.8134            1       100      F             | 
|    controller/i_2_65/A1                 AOI22_X1      Rise  0.3400  0.0000 0.0090                      1.68751                                                   | 
|    controller/i_2_65/ZN                 AOI22_X1      Fall  0.3540  0.0140 0.0080             0.263202 1.54936  1.81256           1       100                    | 
|    controller/i_2_64/A                  INV_X1        Fall  0.3540  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_64/ZN                 INV_X1        Rise  0.3650  0.0110 0.0060             0.265077 1.06234  1.32742           1       100                    | 
|    controller/Acc_reg[4]/D              DFF_X1        Rise  0.3650  0.0000 0.0060                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/Acc_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_Acc_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_Acc_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             2.29291  1.42116  3.71408           1       100      FA   K        | 
|    controller/CTS_L4_c_tid0_39/A   CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid0_39/Z   CLKBUF_X3     Rise  0.2520 0.0710 0.0480             26.0295  30.3889  56.4184           32      100      F    K        | 
|    controller/Acc_reg[4]/CK        DFF_X1        Rise  0.2560 0.0040 0.0480                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2560 0.2560 | 
| library hold check                       |  0.0190 0.2750 | 
| data required time                       |  0.2750        | 
|                                          |                | 
| data arrival time                        |  0.3650        | 
| data required time                       | -0.2750        | 
| pessimism                                |  0.0100        | 
|                                          |                | 
| slack                                    |  0.1000        | 
-------------------------------------------------------------


 Timing Path to controller/Acc_reg[1]/D 
  
 Path Start Point : controller/add_output_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : controller/Acc_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000  0.0000 0.0000             3.22149  0.699202 3.92069           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                          Rise  0.0000  0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A       CLKBUF_X1     Rise  0.0000  0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z       CLKBUF_X1     Rise  0.0470  0.0470 0.0260             3.84834  6.36838  10.2167           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A       CLKBUF_X1     Rise  0.0460 -0.0010 0.0260    -0.0010           0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z       CLKBUF_X1     Rise  0.1370  0.0910 0.0590             3.50891  20.7766  24.2855           5       100      F    K        | 
|    controller/clk_gate_c_output_reg/CK  CLKGATETST_X8 Rise  0.1380  0.0010 0.0590                      7.95918                                     FA            | 
|    controller/clk_gate_c_output_reg/GCK CLKGATETST_X8 Rise  0.1700  0.0320 0.0060             1.90197  1.24879  3.15076           1       100      FA   K        | 
|    controller/CTS_L4_c_tid1_23/A        CLKBUF_X3     Rise  0.1700  0.0000 0.0060                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid1_23/Z        CLKBUF_X3     Rise  0.2390  0.0690 0.0450             25.2726  28.2625  53.5351           33      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    controller/add_output_reg[2]/CK      DFF_X1        Rise  0.2400  0.0010 0.0450                      0.949653                                    F             | 
|    controller/add_output_reg[2]/Q       DFF_X1        Rise  0.3400  0.1000 0.0090             0.499365 1.50384  2.0032            1       100      F             | 
|    controller/i_2_59/A1                 AOI22_X1      Rise  0.3400  0.0000 0.0090                      1.68751                                                   | 
|    controller/i_2_59/ZN                 AOI22_X1      Fall  0.3540  0.0140 0.0080             0.29536  1.54936  1.84472           1       100                    | 
|    controller/i_2_58/A                  INV_X1        Fall  0.3540  0.0000 0.0080                      1.54936                                                   | 
|    controller/i_2_58/ZN                 INV_X1        Rise  0.3650  0.0110 0.0060             0.278762 1.06234  1.3411            1       100                    | 
|    controller/Acc_reg[1]/D              DFF_X1        Rise  0.3650  0.0000 0.0060                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to controller/Acc_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000             3.22149  0.77983  4.00132           1       100      c    K        | 
|    controller/clk_CTS_0_PP_1                     Rise  0.0000 0.0000                                                                                       | 
|    controller/CTS_L1_c_tid0_175/A  CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    controller/CTS_L1_c_tid0_175/Z  CLKBUF_X1     Rise  0.0490 0.0490 0.0280             3.84834  7.03097  10.8793           3       100      F    K        | 
|    controller/CTS_L2_c_tid0_164/A  CLKBUF_X1     Rise  0.0500 0.0010 0.0280    0.0010            0.77983                                     F             | 
|    controller/CTS_L2_c_tid0_164/Z  CLKBUF_X1     Rise  0.1470 0.0970 0.0640             3.50891  22.9493  26.4582           5       100      F    K        | 
|    controller/clk_gate_Acc_reg/CK  CLKGATETST_X8 Rise  0.1480 0.0010 0.0640                      7.95918                                     FA            | 
|    controller/clk_gate_Acc_reg/GCK CLKGATETST_X8 Rise  0.1810 0.0330 0.0070             2.29291  1.42116  3.71408           1       100      FA   K        | 
|    controller/CTS_L4_c_tid0_39/A   CLKBUF_X3     Rise  0.1810 0.0000 0.0070                      1.42116                                     F             | 
|    controller/CTS_L4_c_tid0_39/Z   CLKBUF_X3     Rise  0.2520 0.0710 0.0480             26.0295  30.3889  56.4184           32      100      F    K        | 
|    controller/Acc_reg[1]/CK        DFF_X1        Rise  0.2560 0.0040 0.0480                      0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2560 0.2560 | 
| library hold check                       |  0.0190 0.2750 | 
| data required time                       |  0.2750        | 
|                                          |                | 
| data arrival time                        |  0.3650        | 
| data required time                       | -0.2750        | 
| pessimism                                |  0.0100        | 
|                                          |                | 
| slack                                    |  0.1000        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 459M, CVMEM - 1838M, PVMEM - 2638M)
