============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May  9 17:02:22 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
RUN-1001 : Project manager successfully analyzed 11 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "System_clk_dup_1" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 1059 instances
RUN-0007 : 624 luts, 400 seqs, 0 mslices, 3 lslices, 28 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1059 nets
RUN-1001 : 682 nets have 2 pins
RUN-1001 : 237 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     93      
RUN-1001 :   No   |  No   |  Yes  |     68      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     239     
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   9   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1057 instances, 624 luts, 400 seqs, 3 slices, 1 macros(3 instances: 0 mslices 3 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4491, tnet num: 1057, tinst num: 1057, tnode num: 5598, tedge num: 6891.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.226494s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 309794
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1057.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 268577, overlap = 0
PHY-3002 : Step(2): len = 240250, overlap = 0
PHY-3002 : Step(3): len = 221567, overlap = 0
PHY-3002 : Step(4): len = 203986, overlap = 0
PHY-3002 : Step(5): len = 187362, overlap = 0
PHY-3002 : Step(6): len = 172836, overlap = 0
PHY-3002 : Step(7): len = 157741, overlap = 0
PHY-3002 : Step(8): len = 142387, overlap = 0
PHY-3002 : Step(9): len = 131100, overlap = 0
PHY-3002 : Step(10): len = 118542, overlap = 0
PHY-3002 : Step(11): len = 104821, overlap = 0
PHY-3002 : Step(12): len = 94659.7, overlap = 0
PHY-3002 : Step(13): len = 85710.8, overlap = 0.1875
PHY-3002 : Step(14): len = 71403.7, overlap = 0.75
PHY-3002 : Step(15): len = 62373.5, overlap = 0.75
PHY-3002 : Step(16): len = 56123, overlap = 0.0625
PHY-3002 : Step(17): len = 42661.4, overlap = 3.125
PHY-3002 : Step(18): len = 37401.6, overlap = 8.125
PHY-3002 : Step(19): len = 34063.1, overlap = 12.3438
PHY-3002 : Step(20): len = 26079.3, overlap = 20.125
PHY-3002 : Step(21): len = 23843.7, overlap = 22.8125
PHY-3002 : Step(22): len = 20893.8, overlap = 28.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000333107
PHY-3002 : Step(23): len = 19705.8, overlap = 25.5625
PHY-3002 : Step(24): len = 19473.6, overlap = 23.3125
PHY-3002 : Step(25): len = 18653.6, overlap = 21.5625
PHY-3002 : Step(26): len = 18481.3, overlap = 21
PHY-3002 : Step(27): len = 17872, overlap = 20.625
PHY-3002 : Step(28): len = 17416.7, overlap = 21.0312
PHY-3002 : Step(29): len = 16886, overlap = 21.375
PHY-3002 : Step(30): len = 16071.4, overlap = 20.9375
PHY-3002 : Step(31): len = 15420, overlap = 21.0938
PHY-3002 : Step(32): len = 15114.8, overlap = 20.2188
PHY-3002 : Step(33): len = 14851.7, overlap = 19.875
PHY-3002 : Step(34): len = 14783.1, overlap = 19.5625
PHY-3002 : Step(35): len = 14252.8, overlap = 18.625
PHY-3002 : Step(36): len = 13879.4, overlap = 18.6875
PHY-3002 : Step(37): len = 13582.3, overlap = 17.8438
PHY-3002 : Step(38): len = 13232.3, overlap = 17.3125
PHY-3002 : Step(39): len = 12971.2, overlap = 16.875
PHY-3002 : Step(40): len = 12408.8, overlap = 16.6562
PHY-3002 : Step(41): len = 11921.6, overlap = 16.1562
PHY-3002 : Step(42): len = 11353.1, overlap = 16.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000666214
PHY-3002 : Step(43): len = 11161.9, overlap = 18.4688
PHY-3002 : Step(44): len = 11161.9, overlap = 18.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00133243
PHY-3002 : Step(45): len = 11068.9, overlap = 18.8125
PHY-3002 : Step(46): len = 11046.7, overlap = 18.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00266486
PHY-3002 : Step(47): len = 10953.8, overlap = 18.5938
PHY-3002 : Step(48): len = 10953.8, overlap = 18.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00492339
PHY-3002 : Step(49): len = 10970.5, overlap = 18.7812
PHY-3002 : Step(50): len = 11005.1, overlap = 18.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003915s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (399.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024649s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (126.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.6917e-06
PHY-3002 : Step(51): len = 10785.6, overlap = 31.3438
PHY-3002 : Step(52): len = 10732, overlap = 31.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.3834e-06
PHY-3002 : Step(53): len = 10566.6, overlap = 31.125
PHY-3002 : Step(54): len = 10536.7, overlap = 31.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.47668e-05
PHY-3002 : Step(55): len = 10474.4, overlap = 31.0938
PHY-3002 : Step(56): len = 10474.4, overlap = 31.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.95336e-05
PHY-3002 : Step(57): len = 10539.7, overlap = 30.75
PHY-3002 : Step(58): len = 10574.1, overlap = 30.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.03838e-05
PHY-3002 : Step(59): len = 10755.3, overlap = 30.4375
PHY-3002 : Step(60): len = 10896.5, overlap = 30.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.1521e-05
PHY-3002 : Step(61): len = 11351, overlap = 30.0312
PHY-3002 : Step(62): len = 12165.4, overlap = 30.25
PHY-3002 : Step(63): len = 17373.2, overlap = 32.0312
PHY-3002 : Step(64): len = 17786.9, overlap = 31.5938
PHY-3002 : Step(65): len = 18155.9, overlap = 31.125
PHY-3002 : Step(66): len = 17978.2, overlap = 30.6875
PHY-3002 : Step(67): len = 17112.6, overlap = 30.4062
PHY-3002 : Step(68): len = 16986.6, overlap = 30.25
PHY-3002 : Step(69): len = 16609.6, overlap = 30.4062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000163042
PHY-3002 : Step(70): len = 16773.8, overlap = 30.1562
PHY-3002 : Step(71): len = 16997.1, overlap = 29.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000325046
PHY-3002 : Step(72): len = 17844.2, overlap = 25.875
PHY-3002 : Step(73): len = 18736.8, overlap = 22.4688
PHY-3002 : Step(74): len = 19445.3, overlap = 18.8125
PHY-3002 : Step(75): len = 19764.5, overlap = 17.4688
PHY-3002 : Step(76): len = 19829.2, overlap = 16.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024921s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.63273e-05
PHY-3002 : Step(77): len = 19355, overlap = 35.9062
PHY-3002 : Step(78): len = 19186.2, overlap = 35.25
PHY-3002 : Step(79): len = 19028.4, overlap = 34.125
PHY-3002 : Step(80): len = 19250.5, overlap = 33.25
PHY-3002 : Step(81): len = 19439.7, overlap = 32.8125
PHY-3002 : Step(82): len = 19530.9, overlap = 31.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132655
PHY-3002 : Step(83): len = 20124.2, overlap = 30.7812
PHY-3002 : Step(84): len = 20596.1, overlap = 29
PHY-3002 : Step(85): len = 20677, overlap = 27.0312
PHY-3002 : Step(86): len = 20744.8, overlap = 26.5938
PHY-3002 : Step(87): len = 20818.9, overlap = 25.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000265309
PHY-3002 : Step(88): len = 21132, overlap = 23.9062
PHY-3002 : Step(89): len = 21492.5, overlap = 22.0625
PHY-3002 : Step(90): len = 21839.8, overlap = 20.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000530619
PHY-3002 : Step(91): len = 22564.9, overlap = 18.7812
PHY-3002 : Step(92): len = 22784.3, overlap = 18.2812
PHY-3002 : Step(93): len = 22906.3, overlap = 17.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4491, tnet num: 1057, tinst num: 1057, tnode num: 5598, tedge num: 6891.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 36.84 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1059.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 26592, over cnt = 180(0%), over = 656, worst = 16
PHY-1001 : End global iterations;  0.087592s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.0%)

PHY-1001 : Congestion index: top1 = 39.94, top5 = 21.12, top10 = 10.72, top15 = 7.16.
PHY-1001 : End incremental global routing;  0.147133s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031984s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.198305s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.6%)

OPT-1001 : Current memory(MB): used = 213, reserve = 187, peak = 213.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 865/1059.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 26592, over cnt = 180(0%), over = 656, worst = 16
PHY-1002 : len = 32112, over cnt = 120(0%), over = 257, worst = 12
PHY-1002 : len = 35088, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 35208, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 35304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.127479s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.1%)

PHY-1001 : Congestion index: top1 = 37.00, top5 = 24.01, top10 = 12.57, top15 = 8.39.
OPT-1001 : End congestion update;  0.175571s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024538s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.7%)

OPT-0007 : Start: WNS 14408 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.200242s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.4%)

OPT-1001 : Current memory(MB): used = 216, reserve = 189, peak = 216.
OPT-1001 : End physical optimization;  0.624510s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (122.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 624 LUT to BLE ...
SYN-4008 : Packed 624 LUT and 184 SEQ to BLE.
SYN-4003 : Packing 216 remaining SEQ's ...
SYN-4005 : Packed 202 SEQ with LUT/SLICE
SYN-4006 : 240 single LUT's are left
SYN-4006 : 14 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 638/673 primitive instances ...
PHY-3001 : End packing;  0.054196s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 397 instances
RUN-1001 : 182 mslices, 183 lslices, 28 pads, 0 brams, 0 dsps
RUN-1001 : There are total 908 nets
RUN-1001 : 489 nets have 2 pins
RUN-1001 : 264 nets have [3 - 5] pins
RUN-1001 : 100 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 395 instances, 365 slices, 1 macros(3 instances: 0 mslices 3 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 24560.2, Over = 29.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4146, tnet num: 906, tinst num: 395, tnode num: 5027, tedge num: 6697.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.258957s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.64259e-05
PHY-3002 : Step(94): len = 23620.8, overlap = 32.25
PHY-3002 : Step(95): len = 22833.5, overlap = 33.5
PHY-3002 : Step(96): len = 22508.2, overlap = 33.5
PHY-3002 : Step(97): len = 22262.3, overlap = 35
PHY-3002 : Step(98): len = 22177.1, overlap = 33.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00012947
PHY-3002 : Step(99): len = 23464.9, overlap = 30.5
PHY-3002 : Step(100): len = 23865.5, overlap = 29
PHY-3002 : Step(101): len = 24192.9, overlap = 27
PHY-3002 : Step(102): len = 24243.6, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000258941
PHY-3002 : Step(103): len = 25291.3, overlap = 22.75
PHY-3002 : Step(104): len = 25846.8, overlap = 21.5
PHY-3002 : Step(105): len = 26182.3, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044949s wall, 0.031250s user + 0.078125s system = 0.109375s CPU (243.3%)

PHY-3001 : Trial Legalized: Len = 33789.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023720s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000537741
PHY-3002 : Step(106): len = 30568.3, overlap = 4.5
PHY-3002 : Step(107): len = 29549.2, overlap = 5.75
PHY-3002 : Step(108): len = 28533, overlap = 9
PHY-3002 : Step(109): len = 28077.5, overlap = 11
PHY-3002 : Step(110): len = 27861.9, overlap = 12.5
PHY-3002 : Step(111): len = 27767, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00107022
PHY-3002 : Step(112): len = 28304.3, overlap = 13.75
PHY-3002 : Step(113): len = 28432, overlap = 13.5
PHY-3002 : Step(114): len = 28432.6, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00214044
PHY-3002 : Step(115): len = 28730.2, overlap = 14
PHY-3002 : Step(116): len = 28804.2, overlap = 14.25
PHY-3002 : Step(117): len = 28815.2, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006864s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31266.4, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004168s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (374.9%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 31402.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4146, tnet num: 906, tinst num: 395, tnode num: 5027, tedge num: 6697.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17/908.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 37872, over cnt = 129(0%), over = 196, worst = 4
PHY-1002 : len = 39224, over cnt = 30(0%), over = 33, worst = 3
PHY-1002 : len = 39544, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.148979s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.9%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 23.61, top10 = 13.89, top15 = 9.27.
PHY-1001 : End incremental global routing;  0.206186s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032784s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.261848s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.4%)

OPT-1001 : Current memory(MB): used = 218, reserve = 192, peak = 220.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 840/908.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 39576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003858s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (405.0%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 23.61, top10 = 13.89, top15 = 9.27.
OPT-1001 : End congestion update;  0.050755s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023987s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.3%)

OPT-0007 : Start: WNS 14476 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.074868s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.4%)

OPT-1001 : Current memory(MB): used = 219, reserve = 193, peak = 220.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022716s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 840/908.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 39576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003883s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 23.61, top10 = 13.89, top15 = 9.27.
PHY-1001 : End incremental global routing;  0.050673s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032077s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 840/908.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 39576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 23.61, top10 = 13.89, top15 = 9.27.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022400s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 14476 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.724138
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 14476ps with logic level 8 
RUN-1001 :       #2 path slack 14527ps with logic level 8 
RUN-1001 :       #3 path slack 14531ps with logic level 8 
RUN-1001 :       #4 path slack 14570ps with logic level 8 
RUN-1001 :       #5 path slack 14571ps with logic level 8 
OPT-1001 : End physical optimization;  0.760942s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.6%)

RUN-1003 : finish command "place" in  4.556363s wall, 7.125000s user + 2.921875s system = 10.046875s CPU (220.5%)

RUN-1004 : used memory is 203 MB, reserved memory is 177 MB, peak memory is 220 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 397 instances
RUN-1001 : 182 mslices, 183 lslices, 28 pads, 0 brams, 0 dsps
RUN-1001 : There are total 908 nets
RUN-1001 : 489 nets have 2 pins
RUN-1001 : 264 nets have [3 - 5] pins
RUN-1001 : 100 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4146, tnet num: 906, tinst num: 395, tnode num: 5027, tedge num: 6697.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 182 mslices, 183 lslices, 28 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 37576, over cnt = 129(0%), over = 194, worst = 6
PHY-1002 : len = 38792, over cnt = 29(0%), over = 33, worst = 3
PHY-1002 : len = 39112, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158163s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.8%)

PHY-1001 : Congestion index: top1 = 33.71, top5 = 23.44, top10 = 13.74, top15 = 9.17.
PHY-1001 : End global routing;  0.211879s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 243, reserve = 218, peak = 266.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 499, reserve = 478, peak = 499.
PHY-1001 : End build detailed router design. 4.071716s wall, 4.000000s user + 0.046875s system = 4.046875s CPU (99.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21512, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.343000s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 529, reserve = 509, peak = 529.
PHY-1001 : End phase 1; 0.348682s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (103.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 6% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Patch 644 net; 0.540436s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (101.2%)

PHY-1022 : len = 83496, over cnt = 112(0%), over = 112, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 530, reserve = 510, peak = 530.
PHY-1001 : End initial routed; 0.655137s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/888(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  10.705   |   0.000   |   0   
RUN-1001 :   Hold   |   0.375   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.301971s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.3%)

PHY-1001 : Current memory(MB): used = 533, reserve = 512, peak = 533.
PHY-1001 : End phase 2; 0.957186s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 83496, over cnt = 112(0%), over = 112, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009078s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 83048, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.153897s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 83080, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.044675s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 83080, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.017431s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (179.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/888(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  10.705   |   0.000   |   0   
RUN-1001 :   Hold   |   0.375   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.305959s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 40 feed throughs used by 30 nets
PHY-1001 : End commit to database; 0.123203s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (101.5%)

PHY-1001 : Current memory(MB): used = 546, reserve = 525, peak = 546.
PHY-1001 : End phase 3; 0.813220s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (99.9%)

PHY-1003 : Routed, final wirelength = 83080
PHY-1001 : Current memory(MB): used = 546, reserve = 525, peak = 546.
PHY-1001 : End export database. 0.007160s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (218.2%)

PHY-1001 : End detail routing;  6.433950s wall, 6.328125s user + 0.078125s system = 6.406250s CPU (99.6%)

RUN-1003 : finish command "route" in  6.982992s wall, 6.890625s user + 0.078125s system = 6.968750s CPU (99.8%)

RUN-1004 : used memory is 496 MB, reserved memory is 477 MB, peak memory is 546 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        28
  #input                   15
  #output                  12
  #inout                    1

Utilization Statistics
#lut                      684   out of  19600    3.49%
#reg                      400   out of  19600    2.04%
#le                       698
  #lut only               298   out of    698   42.69%
  #reg only                14   out of    698    2.01%
  #lut&reg                386   out of    698   55.30%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       28   out of    188   14.89%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet            Type               DriverType         Driver                 Fanout
#1        System_clk_dup_1    GCLK               io                 System_clk_syn_2.di    199
#2        SWCLK_dup_1         GCLK               io                 SWCLK_syn_2.di         74


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         J4        LVCMOS25          N/A          PULLUP      NONE    
    SWCLK         INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS25           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS25           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS25           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS25           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS25           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS25           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS25           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS25           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS25           8            NONE       NONE    
    Row[2]       OUTPUT         F9        LVCMOS25           8            NONE       NONE    
    Row[1]       OUTPUT        C10        LVCMOS25           8            NONE       NONE    
    Row[0]       OUTPUT        E10        LVCMOS25           8            NONE       NONE    
    SWDIO         INOUT         R2        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------+
|Instance  |Module           |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------+
|top       |CortexM0_SoC     |698    |681     |3       |400     |0       |0       |
|  u_logic |cortexm0ds_logic |698    |681     |3       |400     |0       |0       |
+---------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       473   
    #2         2       155   
    #3         3        69   
    #4         4        39   
    #5        5-10     105   
    #6       11-50      47   
  Average     3.32           

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4146, tnet num: 906, tinst num: 395, tnode num: 5027, tedge num: 6697.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 2 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_syn_4
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 395
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 908, pip num: 8559
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 40
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 411 valid insts, and 24769 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  1.585381s wall, 8.187500s user + 0.046875s system = 8.234375s CPU (519.4%)

RUN-1004 : used memory is 513 MB, reserved memory is 494 MB, peak memory is 679 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240509_170222.log"
