Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Russell/git/Architecture/ALUAndRF/ALUAndRFTest_isim_beh.exe -prj C:/Users/Russell/git/Architecture/ALUAndRF/ALUAndRFTest_beh.prj work.ALUAndRFTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Russell/git/Architecture/ALUAndRF/../ALUWithControl/ALUWithControl.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/ALUAndRF/../ALUControl/ALUControl.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/ALUAndRF/../RF/RegisterFile.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/ALUAndRF/../FullALU/FullALU.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/ALUAndRF/ALUAndRF.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/ALUAndRF/ALUAndRFTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module RegisterFile
Compiling module ALUControl
Compiling module ALUWithControl
Compiling module FullALU
Compiling module ALUAndRF
Compiling module ALUAndRFTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/Russell/git/Architecture/ALUAndRF/ALUAndRFTest_isim_beh.exe
Fuse Memory Usage: 29764 KB
Fuse CPU Usage: 499 ms
