
NEAR_ANCHOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc10  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  0800fcd0  0800fcd0  00010cd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080102a8  080102a8  0001235c  2**0
                  CONTENTS
  4 .ARM          00000000  080102a8  080102a8  0001235c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080102a8  080102a8  0001235c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080102a8  080102a8  000112a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080102ac  080102ac  000112ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000035c  20000000  080102b0  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000198c  2000035c  0801060c  0001235c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ce8  0801060c  00012ce8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001235c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b859  00000000  00000000  00012384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000442d  00000000  00000000  0002dbdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001790  00000000  00000000  00032010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001234  00000000  00000000  000337a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000064e4  00000000  00000000  000349d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f5b6  00000000  00000000  0003aeb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a6475  00000000  00000000  0005a46e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001008e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065a0  00000000  00000000  00100928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00106ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000035c 	.word	0x2000035c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800fcb8 	.word	0x0800fcb8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000360 	.word	0x20000360
 8000104:	0800fcb8 	.word	0x0800fcb8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff69 	bl	8001314 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fea9 	bl	80011a4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff5b 	bl	8001314 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff51 	bl	8001314 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fed3 	bl	800122c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fec9 	bl	800122c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	b5e0      	push	{r5, r6, r7, lr}
 80004b4:	b083      	sub	sp, #12
 80004b6:	9000      	str	r0, [sp, #0]
 80004b8:	9101      	str	r1, [sp, #4]
 80004ba:	030c      	lsls	r4, r1, #12
 80004bc:	004f      	lsls	r7, r1, #1
 80004be:	0fce      	lsrs	r6, r1, #31
 80004c0:	0a61      	lsrs	r1, r4, #9
 80004c2:	9c00      	ldr	r4, [sp, #0]
 80004c4:	031d      	lsls	r5, r3, #12
 80004c6:	0f64      	lsrs	r4, r4, #29
 80004c8:	430c      	orrs	r4, r1
 80004ca:	9900      	ldr	r1, [sp, #0]
 80004cc:	9200      	str	r2, [sp, #0]
 80004ce:	9301      	str	r3, [sp, #4]
 80004d0:	00c8      	lsls	r0, r1, #3
 80004d2:	0059      	lsls	r1, r3, #1
 80004d4:	0d4b      	lsrs	r3, r1, #21
 80004d6:	4699      	mov	r9, r3
 80004d8:	9a00      	ldr	r2, [sp, #0]
 80004da:	9b01      	ldr	r3, [sp, #4]
 80004dc:	0a6d      	lsrs	r5, r5, #9
 80004de:	0fd9      	lsrs	r1, r3, #31
 80004e0:	0f53      	lsrs	r3, r2, #29
 80004e2:	432b      	orrs	r3, r5
 80004e4:	469a      	mov	sl, r3
 80004e6:	9b00      	ldr	r3, [sp, #0]
 80004e8:	0d7f      	lsrs	r7, r7, #21
 80004ea:	00da      	lsls	r2, r3, #3
 80004ec:	4694      	mov	ip, r2
 80004ee:	464a      	mov	r2, r9
 80004f0:	46b0      	mov	r8, r6
 80004f2:	1aba      	subs	r2, r7, r2
 80004f4:	428e      	cmp	r6, r1
 80004f6:	d100      	bne.n	80004fa <__aeabi_dadd+0x52>
 80004f8:	e0b0      	b.n	800065c <__aeabi_dadd+0x1b4>
 80004fa:	2a00      	cmp	r2, #0
 80004fc:	dc00      	bgt.n	8000500 <__aeabi_dadd+0x58>
 80004fe:	e078      	b.n	80005f2 <__aeabi_dadd+0x14a>
 8000500:	4649      	mov	r1, r9
 8000502:	2900      	cmp	r1, #0
 8000504:	d100      	bne.n	8000508 <__aeabi_dadd+0x60>
 8000506:	e0e9      	b.n	80006dc <__aeabi_dadd+0x234>
 8000508:	49c9      	ldr	r1, [pc, #804]	@ (8000830 <__aeabi_dadd+0x388>)
 800050a:	428f      	cmp	r7, r1
 800050c:	d100      	bne.n	8000510 <__aeabi_dadd+0x68>
 800050e:	e195      	b.n	800083c <__aeabi_dadd+0x394>
 8000510:	2501      	movs	r5, #1
 8000512:	2a38      	cmp	r2, #56	@ 0x38
 8000514:	dc16      	bgt.n	8000544 <__aeabi_dadd+0x9c>
 8000516:	2180      	movs	r1, #128	@ 0x80
 8000518:	4653      	mov	r3, sl
 800051a:	0409      	lsls	r1, r1, #16
 800051c:	430b      	orrs	r3, r1
 800051e:	469a      	mov	sl, r3
 8000520:	2a1f      	cmp	r2, #31
 8000522:	dd00      	ble.n	8000526 <__aeabi_dadd+0x7e>
 8000524:	e1e7      	b.n	80008f6 <__aeabi_dadd+0x44e>
 8000526:	2120      	movs	r1, #32
 8000528:	4655      	mov	r5, sl
 800052a:	1a8b      	subs	r3, r1, r2
 800052c:	4661      	mov	r1, ip
 800052e:	409d      	lsls	r5, r3
 8000530:	40d1      	lsrs	r1, r2
 8000532:	430d      	orrs	r5, r1
 8000534:	4661      	mov	r1, ip
 8000536:	4099      	lsls	r1, r3
 8000538:	1e4b      	subs	r3, r1, #1
 800053a:	4199      	sbcs	r1, r3
 800053c:	4653      	mov	r3, sl
 800053e:	40d3      	lsrs	r3, r2
 8000540:	430d      	orrs	r5, r1
 8000542:	1ae4      	subs	r4, r4, r3
 8000544:	1b45      	subs	r5, r0, r5
 8000546:	42a8      	cmp	r0, r5
 8000548:	4180      	sbcs	r0, r0
 800054a:	4240      	negs	r0, r0
 800054c:	1a24      	subs	r4, r4, r0
 800054e:	0223      	lsls	r3, r4, #8
 8000550:	d400      	bmi.n	8000554 <__aeabi_dadd+0xac>
 8000552:	e10f      	b.n	8000774 <__aeabi_dadd+0x2cc>
 8000554:	0264      	lsls	r4, r4, #9
 8000556:	0a64      	lsrs	r4, r4, #9
 8000558:	2c00      	cmp	r4, #0
 800055a:	d100      	bne.n	800055e <__aeabi_dadd+0xb6>
 800055c:	e139      	b.n	80007d2 <__aeabi_dadd+0x32a>
 800055e:	0020      	movs	r0, r4
 8000560:	f001 fe5e 	bl	8002220 <__clzsi2>
 8000564:	0003      	movs	r3, r0
 8000566:	3b08      	subs	r3, #8
 8000568:	2120      	movs	r1, #32
 800056a:	0028      	movs	r0, r5
 800056c:	1aca      	subs	r2, r1, r3
 800056e:	40d0      	lsrs	r0, r2
 8000570:	409c      	lsls	r4, r3
 8000572:	0002      	movs	r2, r0
 8000574:	409d      	lsls	r5, r3
 8000576:	4322      	orrs	r2, r4
 8000578:	429f      	cmp	r7, r3
 800057a:	dd00      	ble.n	800057e <__aeabi_dadd+0xd6>
 800057c:	e173      	b.n	8000866 <__aeabi_dadd+0x3be>
 800057e:	1bd8      	subs	r0, r3, r7
 8000580:	3001      	adds	r0, #1
 8000582:	1a09      	subs	r1, r1, r0
 8000584:	002c      	movs	r4, r5
 8000586:	408d      	lsls	r5, r1
 8000588:	40c4      	lsrs	r4, r0
 800058a:	1e6b      	subs	r3, r5, #1
 800058c:	419d      	sbcs	r5, r3
 800058e:	0013      	movs	r3, r2
 8000590:	40c2      	lsrs	r2, r0
 8000592:	408b      	lsls	r3, r1
 8000594:	4325      	orrs	r5, r4
 8000596:	2700      	movs	r7, #0
 8000598:	0014      	movs	r4, r2
 800059a:	431d      	orrs	r5, r3
 800059c:	076b      	lsls	r3, r5, #29
 800059e:	d009      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a0:	230f      	movs	r3, #15
 80005a2:	402b      	ands	r3, r5
 80005a4:	2b04      	cmp	r3, #4
 80005a6:	d005      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a8:	1d2b      	adds	r3, r5, #4
 80005aa:	42ab      	cmp	r3, r5
 80005ac:	41ad      	sbcs	r5, r5
 80005ae:	426d      	negs	r5, r5
 80005b0:	1964      	adds	r4, r4, r5
 80005b2:	001d      	movs	r5, r3
 80005b4:	0223      	lsls	r3, r4, #8
 80005b6:	d400      	bmi.n	80005ba <__aeabi_dadd+0x112>
 80005b8:	e12d      	b.n	8000816 <__aeabi_dadd+0x36e>
 80005ba:	4a9d      	ldr	r2, [pc, #628]	@ (8000830 <__aeabi_dadd+0x388>)
 80005bc:	3701      	adds	r7, #1
 80005be:	4297      	cmp	r7, r2
 80005c0:	d100      	bne.n	80005c4 <__aeabi_dadd+0x11c>
 80005c2:	e0d3      	b.n	800076c <__aeabi_dadd+0x2c4>
 80005c4:	4646      	mov	r6, r8
 80005c6:	499b      	ldr	r1, [pc, #620]	@ (8000834 <__aeabi_dadd+0x38c>)
 80005c8:	08ed      	lsrs	r5, r5, #3
 80005ca:	4021      	ands	r1, r4
 80005cc:	074a      	lsls	r2, r1, #29
 80005ce:	432a      	orrs	r2, r5
 80005d0:	057c      	lsls	r4, r7, #21
 80005d2:	024d      	lsls	r5, r1, #9
 80005d4:	0b2d      	lsrs	r5, r5, #12
 80005d6:	0d64      	lsrs	r4, r4, #21
 80005d8:	0524      	lsls	r4, r4, #20
 80005da:	432c      	orrs	r4, r5
 80005dc:	07f6      	lsls	r6, r6, #31
 80005de:	4334      	orrs	r4, r6
 80005e0:	0010      	movs	r0, r2
 80005e2:	0021      	movs	r1, r4
 80005e4:	b003      	add	sp, #12
 80005e6:	bcf0      	pop	{r4, r5, r6, r7}
 80005e8:	46bb      	mov	fp, r7
 80005ea:	46b2      	mov	sl, r6
 80005ec:	46a9      	mov	r9, r5
 80005ee:	46a0      	mov	r8, r4
 80005f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f2:	2a00      	cmp	r2, #0
 80005f4:	d100      	bne.n	80005f8 <__aeabi_dadd+0x150>
 80005f6:	e084      	b.n	8000702 <__aeabi_dadd+0x25a>
 80005f8:	464a      	mov	r2, r9
 80005fa:	1bd2      	subs	r2, r2, r7
 80005fc:	2f00      	cmp	r7, #0
 80005fe:	d000      	beq.n	8000602 <__aeabi_dadd+0x15a>
 8000600:	e16d      	b.n	80008de <__aeabi_dadd+0x436>
 8000602:	0025      	movs	r5, r4
 8000604:	4305      	orrs	r5, r0
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x162>
 8000608:	e127      	b.n	800085a <__aeabi_dadd+0x3b2>
 800060a:	1e56      	subs	r6, r2, #1
 800060c:	2a01      	cmp	r2, #1
 800060e:	d100      	bne.n	8000612 <__aeabi_dadd+0x16a>
 8000610:	e23b      	b.n	8000a8a <__aeabi_dadd+0x5e2>
 8000612:	4d87      	ldr	r5, [pc, #540]	@ (8000830 <__aeabi_dadd+0x388>)
 8000614:	42aa      	cmp	r2, r5
 8000616:	d100      	bne.n	800061a <__aeabi_dadd+0x172>
 8000618:	e26a      	b.n	8000af0 <__aeabi_dadd+0x648>
 800061a:	2501      	movs	r5, #1
 800061c:	2e38      	cmp	r6, #56	@ 0x38
 800061e:	dc12      	bgt.n	8000646 <__aeabi_dadd+0x19e>
 8000620:	0032      	movs	r2, r6
 8000622:	2a1f      	cmp	r2, #31
 8000624:	dd00      	ble.n	8000628 <__aeabi_dadd+0x180>
 8000626:	e1f8      	b.n	8000a1a <__aeabi_dadd+0x572>
 8000628:	2620      	movs	r6, #32
 800062a:	0025      	movs	r5, r4
 800062c:	1ab6      	subs	r6, r6, r2
 800062e:	0007      	movs	r7, r0
 8000630:	4653      	mov	r3, sl
 8000632:	40b0      	lsls	r0, r6
 8000634:	40d4      	lsrs	r4, r2
 8000636:	40b5      	lsls	r5, r6
 8000638:	40d7      	lsrs	r7, r2
 800063a:	1e46      	subs	r6, r0, #1
 800063c:	41b0      	sbcs	r0, r6
 800063e:	1b1b      	subs	r3, r3, r4
 8000640:	469a      	mov	sl, r3
 8000642:	433d      	orrs	r5, r7
 8000644:	4305      	orrs	r5, r0
 8000646:	4662      	mov	r2, ip
 8000648:	1b55      	subs	r5, r2, r5
 800064a:	45ac      	cmp	ip, r5
 800064c:	4192      	sbcs	r2, r2
 800064e:	4653      	mov	r3, sl
 8000650:	4252      	negs	r2, r2
 8000652:	000e      	movs	r6, r1
 8000654:	464f      	mov	r7, r9
 8000656:	4688      	mov	r8, r1
 8000658:	1a9c      	subs	r4, r3, r2
 800065a:	e778      	b.n	800054e <__aeabi_dadd+0xa6>
 800065c:	2a00      	cmp	r2, #0
 800065e:	dc00      	bgt.n	8000662 <__aeabi_dadd+0x1ba>
 8000660:	e08e      	b.n	8000780 <__aeabi_dadd+0x2d8>
 8000662:	4649      	mov	r1, r9
 8000664:	2900      	cmp	r1, #0
 8000666:	d175      	bne.n	8000754 <__aeabi_dadd+0x2ac>
 8000668:	4661      	mov	r1, ip
 800066a:	4653      	mov	r3, sl
 800066c:	4319      	orrs	r1, r3
 800066e:	d100      	bne.n	8000672 <__aeabi_dadd+0x1ca>
 8000670:	e0f6      	b.n	8000860 <__aeabi_dadd+0x3b8>
 8000672:	1e51      	subs	r1, r2, #1
 8000674:	2a01      	cmp	r2, #1
 8000676:	d100      	bne.n	800067a <__aeabi_dadd+0x1d2>
 8000678:	e191      	b.n	800099e <__aeabi_dadd+0x4f6>
 800067a:	4d6d      	ldr	r5, [pc, #436]	@ (8000830 <__aeabi_dadd+0x388>)
 800067c:	42aa      	cmp	r2, r5
 800067e:	d100      	bne.n	8000682 <__aeabi_dadd+0x1da>
 8000680:	e0dc      	b.n	800083c <__aeabi_dadd+0x394>
 8000682:	2501      	movs	r5, #1
 8000684:	2938      	cmp	r1, #56	@ 0x38
 8000686:	dc14      	bgt.n	80006b2 <__aeabi_dadd+0x20a>
 8000688:	000a      	movs	r2, r1
 800068a:	2a1f      	cmp	r2, #31
 800068c:	dd00      	ble.n	8000690 <__aeabi_dadd+0x1e8>
 800068e:	e1a2      	b.n	80009d6 <__aeabi_dadd+0x52e>
 8000690:	2120      	movs	r1, #32
 8000692:	4653      	mov	r3, sl
 8000694:	1a89      	subs	r1, r1, r2
 8000696:	408b      	lsls	r3, r1
 8000698:	001d      	movs	r5, r3
 800069a:	4663      	mov	r3, ip
 800069c:	40d3      	lsrs	r3, r2
 800069e:	431d      	orrs	r5, r3
 80006a0:	4663      	mov	r3, ip
 80006a2:	408b      	lsls	r3, r1
 80006a4:	0019      	movs	r1, r3
 80006a6:	1e4b      	subs	r3, r1, #1
 80006a8:	4199      	sbcs	r1, r3
 80006aa:	4653      	mov	r3, sl
 80006ac:	40d3      	lsrs	r3, r2
 80006ae:	430d      	orrs	r5, r1
 80006b0:	18e4      	adds	r4, r4, r3
 80006b2:	182d      	adds	r5, r5, r0
 80006b4:	4285      	cmp	r5, r0
 80006b6:	4180      	sbcs	r0, r0
 80006b8:	4240      	negs	r0, r0
 80006ba:	1824      	adds	r4, r4, r0
 80006bc:	0223      	lsls	r3, r4, #8
 80006be:	d559      	bpl.n	8000774 <__aeabi_dadd+0x2cc>
 80006c0:	4b5b      	ldr	r3, [pc, #364]	@ (8000830 <__aeabi_dadd+0x388>)
 80006c2:	3701      	adds	r7, #1
 80006c4:	429f      	cmp	r7, r3
 80006c6:	d051      	beq.n	800076c <__aeabi_dadd+0x2c4>
 80006c8:	2101      	movs	r1, #1
 80006ca:	4b5a      	ldr	r3, [pc, #360]	@ (8000834 <__aeabi_dadd+0x38c>)
 80006cc:	086a      	lsrs	r2, r5, #1
 80006ce:	401c      	ands	r4, r3
 80006d0:	4029      	ands	r1, r5
 80006d2:	430a      	orrs	r2, r1
 80006d4:	07e5      	lsls	r5, r4, #31
 80006d6:	4315      	orrs	r5, r2
 80006d8:	0864      	lsrs	r4, r4, #1
 80006da:	e75f      	b.n	800059c <__aeabi_dadd+0xf4>
 80006dc:	4661      	mov	r1, ip
 80006de:	4653      	mov	r3, sl
 80006e0:	4319      	orrs	r1, r3
 80006e2:	d100      	bne.n	80006e6 <__aeabi_dadd+0x23e>
 80006e4:	e0bc      	b.n	8000860 <__aeabi_dadd+0x3b8>
 80006e6:	1e51      	subs	r1, r2, #1
 80006e8:	2a01      	cmp	r2, #1
 80006ea:	d100      	bne.n	80006ee <__aeabi_dadd+0x246>
 80006ec:	e164      	b.n	80009b8 <__aeabi_dadd+0x510>
 80006ee:	4d50      	ldr	r5, [pc, #320]	@ (8000830 <__aeabi_dadd+0x388>)
 80006f0:	42aa      	cmp	r2, r5
 80006f2:	d100      	bne.n	80006f6 <__aeabi_dadd+0x24e>
 80006f4:	e16a      	b.n	80009cc <__aeabi_dadd+0x524>
 80006f6:	2501      	movs	r5, #1
 80006f8:	2938      	cmp	r1, #56	@ 0x38
 80006fa:	dd00      	ble.n	80006fe <__aeabi_dadd+0x256>
 80006fc:	e722      	b.n	8000544 <__aeabi_dadd+0x9c>
 80006fe:	000a      	movs	r2, r1
 8000700:	e70e      	b.n	8000520 <__aeabi_dadd+0x78>
 8000702:	4a4d      	ldr	r2, [pc, #308]	@ (8000838 <__aeabi_dadd+0x390>)
 8000704:	1c7d      	adds	r5, r7, #1
 8000706:	4215      	tst	r5, r2
 8000708:	d000      	beq.n	800070c <__aeabi_dadd+0x264>
 800070a:	e0d0      	b.n	80008ae <__aeabi_dadd+0x406>
 800070c:	0025      	movs	r5, r4
 800070e:	4662      	mov	r2, ip
 8000710:	4653      	mov	r3, sl
 8000712:	4305      	orrs	r5, r0
 8000714:	431a      	orrs	r2, r3
 8000716:	2f00      	cmp	r7, #0
 8000718:	d000      	beq.n	800071c <__aeabi_dadd+0x274>
 800071a:	e137      	b.n	800098c <__aeabi_dadd+0x4e4>
 800071c:	2d00      	cmp	r5, #0
 800071e:	d100      	bne.n	8000722 <__aeabi_dadd+0x27a>
 8000720:	e1a8      	b.n	8000a74 <__aeabi_dadd+0x5cc>
 8000722:	2a00      	cmp	r2, #0
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x280>
 8000726:	e16a      	b.n	80009fe <__aeabi_dadd+0x556>
 8000728:	4663      	mov	r3, ip
 800072a:	1ac5      	subs	r5, r0, r3
 800072c:	4653      	mov	r3, sl
 800072e:	1ae2      	subs	r2, r4, r3
 8000730:	42a8      	cmp	r0, r5
 8000732:	419b      	sbcs	r3, r3
 8000734:	425b      	negs	r3, r3
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	021a      	lsls	r2, r3, #8
 800073a:	d400      	bmi.n	800073e <__aeabi_dadd+0x296>
 800073c:	e203      	b.n	8000b46 <__aeabi_dadd+0x69e>
 800073e:	4663      	mov	r3, ip
 8000740:	1a1d      	subs	r5, r3, r0
 8000742:	45ac      	cmp	ip, r5
 8000744:	4192      	sbcs	r2, r2
 8000746:	4653      	mov	r3, sl
 8000748:	4252      	negs	r2, r2
 800074a:	1b1c      	subs	r4, r3, r4
 800074c:	000e      	movs	r6, r1
 800074e:	4688      	mov	r8, r1
 8000750:	1aa4      	subs	r4, r4, r2
 8000752:	e723      	b.n	800059c <__aeabi_dadd+0xf4>
 8000754:	4936      	ldr	r1, [pc, #216]	@ (8000830 <__aeabi_dadd+0x388>)
 8000756:	428f      	cmp	r7, r1
 8000758:	d070      	beq.n	800083c <__aeabi_dadd+0x394>
 800075a:	2501      	movs	r5, #1
 800075c:	2a38      	cmp	r2, #56	@ 0x38
 800075e:	dca8      	bgt.n	80006b2 <__aeabi_dadd+0x20a>
 8000760:	2180      	movs	r1, #128	@ 0x80
 8000762:	4653      	mov	r3, sl
 8000764:	0409      	lsls	r1, r1, #16
 8000766:	430b      	orrs	r3, r1
 8000768:	469a      	mov	sl, r3
 800076a:	e78e      	b.n	800068a <__aeabi_dadd+0x1e2>
 800076c:	003c      	movs	r4, r7
 800076e:	2500      	movs	r5, #0
 8000770:	2200      	movs	r2, #0
 8000772:	e731      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000774:	2307      	movs	r3, #7
 8000776:	402b      	ands	r3, r5
 8000778:	2b00      	cmp	r3, #0
 800077a:	d000      	beq.n	800077e <__aeabi_dadd+0x2d6>
 800077c:	e710      	b.n	80005a0 <__aeabi_dadd+0xf8>
 800077e:	e093      	b.n	80008a8 <__aeabi_dadd+0x400>
 8000780:	2a00      	cmp	r2, #0
 8000782:	d074      	beq.n	800086e <__aeabi_dadd+0x3c6>
 8000784:	464a      	mov	r2, r9
 8000786:	1bd2      	subs	r2, r2, r7
 8000788:	2f00      	cmp	r7, #0
 800078a:	d100      	bne.n	800078e <__aeabi_dadd+0x2e6>
 800078c:	e0c7      	b.n	800091e <__aeabi_dadd+0x476>
 800078e:	4928      	ldr	r1, [pc, #160]	@ (8000830 <__aeabi_dadd+0x388>)
 8000790:	4589      	cmp	r9, r1
 8000792:	d100      	bne.n	8000796 <__aeabi_dadd+0x2ee>
 8000794:	e185      	b.n	8000aa2 <__aeabi_dadd+0x5fa>
 8000796:	2501      	movs	r5, #1
 8000798:	2a38      	cmp	r2, #56	@ 0x38
 800079a:	dc12      	bgt.n	80007c2 <__aeabi_dadd+0x31a>
 800079c:	2180      	movs	r1, #128	@ 0x80
 800079e:	0409      	lsls	r1, r1, #16
 80007a0:	430c      	orrs	r4, r1
 80007a2:	2a1f      	cmp	r2, #31
 80007a4:	dd00      	ble.n	80007a8 <__aeabi_dadd+0x300>
 80007a6:	e1ab      	b.n	8000b00 <__aeabi_dadd+0x658>
 80007a8:	2120      	movs	r1, #32
 80007aa:	0025      	movs	r5, r4
 80007ac:	1a89      	subs	r1, r1, r2
 80007ae:	0007      	movs	r7, r0
 80007b0:	4088      	lsls	r0, r1
 80007b2:	408d      	lsls	r5, r1
 80007b4:	40d7      	lsrs	r7, r2
 80007b6:	1e41      	subs	r1, r0, #1
 80007b8:	4188      	sbcs	r0, r1
 80007ba:	40d4      	lsrs	r4, r2
 80007bc:	433d      	orrs	r5, r7
 80007be:	4305      	orrs	r5, r0
 80007c0:	44a2      	add	sl, r4
 80007c2:	4465      	add	r5, ip
 80007c4:	4565      	cmp	r5, ip
 80007c6:	4192      	sbcs	r2, r2
 80007c8:	4252      	negs	r2, r2
 80007ca:	4452      	add	r2, sl
 80007cc:	0014      	movs	r4, r2
 80007ce:	464f      	mov	r7, r9
 80007d0:	e774      	b.n	80006bc <__aeabi_dadd+0x214>
 80007d2:	0028      	movs	r0, r5
 80007d4:	f001 fd24 	bl	8002220 <__clzsi2>
 80007d8:	0003      	movs	r3, r0
 80007da:	3318      	adds	r3, #24
 80007dc:	2b1f      	cmp	r3, #31
 80007de:	dc00      	bgt.n	80007e2 <__aeabi_dadd+0x33a>
 80007e0:	e6c2      	b.n	8000568 <__aeabi_dadd+0xc0>
 80007e2:	002a      	movs	r2, r5
 80007e4:	3808      	subs	r0, #8
 80007e6:	4082      	lsls	r2, r0
 80007e8:	429f      	cmp	r7, r3
 80007ea:	dd00      	ble.n	80007ee <__aeabi_dadd+0x346>
 80007ec:	e0a9      	b.n	8000942 <__aeabi_dadd+0x49a>
 80007ee:	1bdb      	subs	r3, r3, r7
 80007f0:	1c58      	adds	r0, r3, #1
 80007f2:	281f      	cmp	r0, #31
 80007f4:	dc00      	bgt.n	80007f8 <__aeabi_dadd+0x350>
 80007f6:	e1ac      	b.n	8000b52 <__aeabi_dadd+0x6aa>
 80007f8:	0015      	movs	r5, r2
 80007fa:	3b1f      	subs	r3, #31
 80007fc:	40dd      	lsrs	r5, r3
 80007fe:	2820      	cmp	r0, #32
 8000800:	d005      	beq.n	800080e <__aeabi_dadd+0x366>
 8000802:	2340      	movs	r3, #64	@ 0x40
 8000804:	1a1b      	subs	r3, r3, r0
 8000806:	409a      	lsls	r2, r3
 8000808:	1e53      	subs	r3, r2, #1
 800080a:	419a      	sbcs	r2, r3
 800080c:	4315      	orrs	r5, r2
 800080e:	2307      	movs	r3, #7
 8000810:	2700      	movs	r7, #0
 8000812:	402b      	ands	r3, r5
 8000814:	e7b0      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000816:	08ed      	lsrs	r5, r5, #3
 8000818:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <__aeabi_dadd+0x388>)
 800081a:	0762      	lsls	r2, r4, #29
 800081c:	432a      	orrs	r2, r5
 800081e:	08e4      	lsrs	r4, r4, #3
 8000820:	429f      	cmp	r7, r3
 8000822:	d00f      	beq.n	8000844 <__aeabi_dadd+0x39c>
 8000824:	0324      	lsls	r4, r4, #12
 8000826:	0b25      	lsrs	r5, r4, #12
 8000828:	057c      	lsls	r4, r7, #21
 800082a:	0d64      	lsrs	r4, r4, #21
 800082c:	e6d4      	b.n	80005d8 <__aeabi_dadd+0x130>
 800082e:	46c0      	nop			@ (mov r8, r8)
 8000830:	000007ff 	.word	0x000007ff
 8000834:	ff7fffff 	.word	0xff7fffff
 8000838:	000007fe 	.word	0x000007fe
 800083c:	08c0      	lsrs	r0, r0, #3
 800083e:	0762      	lsls	r2, r4, #29
 8000840:	4302      	orrs	r2, r0
 8000842:	08e4      	lsrs	r4, r4, #3
 8000844:	0013      	movs	r3, r2
 8000846:	4323      	orrs	r3, r4
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x3a4>
 800084a:	e186      	b.n	8000b5a <__aeabi_dadd+0x6b2>
 800084c:	2580      	movs	r5, #128	@ 0x80
 800084e:	032d      	lsls	r5, r5, #12
 8000850:	4325      	orrs	r5, r4
 8000852:	032d      	lsls	r5, r5, #12
 8000854:	4cc3      	ldr	r4, [pc, #780]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000856:	0b2d      	lsrs	r5, r5, #12
 8000858:	e6be      	b.n	80005d8 <__aeabi_dadd+0x130>
 800085a:	4660      	mov	r0, ip
 800085c:	4654      	mov	r4, sl
 800085e:	000e      	movs	r6, r1
 8000860:	0017      	movs	r7, r2
 8000862:	08c5      	lsrs	r5, r0, #3
 8000864:	e7d8      	b.n	8000818 <__aeabi_dadd+0x370>
 8000866:	4cc0      	ldr	r4, [pc, #768]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 8000868:	1aff      	subs	r7, r7, r3
 800086a:	4014      	ands	r4, r2
 800086c:	e696      	b.n	800059c <__aeabi_dadd+0xf4>
 800086e:	4abf      	ldr	r2, [pc, #764]	@ (8000b6c <__aeabi_dadd+0x6c4>)
 8000870:	1c79      	adds	r1, r7, #1
 8000872:	4211      	tst	r1, r2
 8000874:	d16b      	bne.n	800094e <__aeabi_dadd+0x4a6>
 8000876:	0022      	movs	r2, r4
 8000878:	4302      	orrs	r2, r0
 800087a:	2f00      	cmp	r7, #0
 800087c:	d000      	beq.n	8000880 <__aeabi_dadd+0x3d8>
 800087e:	e0db      	b.n	8000a38 <__aeabi_dadd+0x590>
 8000880:	2a00      	cmp	r2, #0
 8000882:	d100      	bne.n	8000886 <__aeabi_dadd+0x3de>
 8000884:	e12d      	b.n	8000ae2 <__aeabi_dadd+0x63a>
 8000886:	4662      	mov	r2, ip
 8000888:	4653      	mov	r3, sl
 800088a:	431a      	orrs	r2, r3
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x3e8>
 800088e:	e0b6      	b.n	80009fe <__aeabi_dadd+0x556>
 8000890:	4663      	mov	r3, ip
 8000892:	18c5      	adds	r5, r0, r3
 8000894:	4285      	cmp	r5, r0
 8000896:	4180      	sbcs	r0, r0
 8000898:	4454      	add	r4, sl
 800089a:	4240      	negs	r0, r0
 800089c:	1824      	adds	r4, r4, r0
 800089e:	0223      	lsls	r3, r4, #8
 80008a0:	d502      	bpl.n	80008a8 <__aeabi_dadd+0x400>
 80008a2:	000f      	movs	r7, r1
 80008a4:	4bb0      	ldr	r3, [pc, #704]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 80008a6:	401c      	ands	r4, r3
 80008a8:	003a      	movs	r2, r7
 80008aa:	0028      	movs	r0, r5
 80008ac:	e7d8      	b.n	8000860 <__aeabi_dadd+0x3b8>
 80008ae:	4662      	mov	r2, ip
 80008b0:	1a85      	subs	r5, r0, r2
 80008b2:	42a8      	cmp	r0, r5
 80008b4:	4192      	sbcs	r2, r2
 80008b6:	4653      	mov	r3, sl
 80008b8:	4252      	negs	r2, r2
 80008ba:	4691      	mov	r9, r2
 80008bc:	1ae3      	subs	r3, r4, r3
 80008be:	001a      	movs	r2, r3
 80008c0:	464b      	mov	r3, r9
 80008c2:	1ad2      	subs	r2, r2, r3
 80008c4:	0013      	movs	r3, r2
 80008c6:	4691      	mov	r9, r2
 80008c8:	021a      	lsls	r2, r3, #8
 80008ca:	d454      	bmi.n	8000976 <__aeabi_dadd+0x4ce>
 80008cc:	464a      	mov	r2, r9
 80008ce:	464c      	mov	r4, r9
 80008d0:	432a      	orrs	r2, r5
 80008d2:	d000      	beq.n	80008d6 <__aeabi_dadd+0x42e>
 80008d4:	e640      	b.n	8000558 <__aeabi_dadd+0xb0>
 80008d6:	2600      	movs	r6, #0
 80008d8:	2400      	movs	r4, #0
 80008da:	2500      	movs	r5, #0
 80008dc:	e67c      	b.n	80005d8 <__aeabi_dadd+0x130>
 80008de:	4da1      	ldr	r5, [pc, #644]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 80008e0:	45a9      	cmp	r9, r5
 80008e2:	d100      	bne.n	80008e6 <__aeabi_dadd+0x43e>
 80008e4:	e090      	b.n	8000a08 <__aeabi_dadd+0x560>
 80008e6:	2501      	movs	r5, #1
 80008e8:	2a38      	cmp	r2, #56	@ 0x38
 80008ea:	dd00      	ble.n	80008ee <__aeabi_dadd+0x446>
 80008ec:	e6ab      	b.n	8000646 <__aeabi_dadd+0x19e>
 80008ee:	2580      	movs	r5, #128	@ 0x80
 80008f0:	042d      	lsls	r5, r5, #16
 80008f2:	432c      	orrs	r4, r5
 80008f4:	e695      	b.n	8000622 <__aeabi_dadd+0x17a>
 80008f6:	0011      	movs	r1, r2
 80008f8:	4655      	mov	r5, sl
 80008fa:	3920      	subs	r1, #32
 80008fc:	40cd      	lsrs	r5, r1
 80008fe:	46a9      	mov	r9, r5
 8000900:	2a20      	cmp	r2, #32
 8000902:	d006      	beq.n	8000912 <__aeabi_dadd+0x46a>
 8000904:	2140      	movs	r1, #64	@ 0x40
 8000906:	4653      	mov	r3, sl
 8000908:	1a8a      	subs	r2, r1, r2
 800090a:	4093      	lsls	r3, r2
 800090c:	4662      	mov	r2, ip
 800090e:	431a      	orrs	r2, r3
 8000910:	4694      	mov	ip, r2
 8000912:	4665      	mov	r5, ip
 8000914:	1e6b      	subs	r3, r5, #1
 8000916:	419d      	sbcs	r5, r3
 8000918:	464b      	mov	r3, r9
 800091a:	431d      	orrs	r5, r3
 800091c:	e612      	b.n	8000544 <__aeabi_dadd+0x9c>
 800091e:	0021      	movs	r1, r4
 8000920:	4301      	orrs	r1, r0
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x47e>
 8000924:	e0c4      	b.n	8000ab0 <__aeabi_dadd+0x608>
 8000926:	1e51      	subs	r1, r2, #1
 8000928:	2a01      	cmp	r2, #1
 800092a:	d100      	bne.n	800092e <__aeabi_dadd+0x486>
 800092c:	e0fb      	b.n	8000b26 <__aeabi_dadd+0x67e>
 800092e:	4d8d      	ldr	r5, [pc, #564]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000930:	42aa      	cmp	r2, r5
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x48e>
 8000934:	e0b5      	b.n	8000aa2 <__aeabi_dadd+0x5fa>
 8000936:	2501      	movs	r5, #1
 8000938:	2938      	cmp	r1, #56	@ 0x38
 800093a:	dd00      	ble.n	800093e <__aeabi_dadd+0x496>
 800093c:	e741      	b.n	80007c2 <__aeabi_dadd+0x31a>
 800093e:	000a      	movs	r2, r1
 8000940:	e72f      	b.n	80007a2 <__aeabi_dadd+0x2fa>
 8000942:	4c89      	ldr	r4, [pc, #548]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 8000944:	1aff      	subs	r7, r7, r3
 8000946:	4014      	ands	r4, r2
 8000948:	0762      	lsls	r2, r4, #29
 800094a:	08e4      	lsrs	r4, r4, #3
 800094c:	e76a      	b.n	8000824 <__aeabi_dadd+0x37c>
 800094e:	4a85      	ldr	r2, [pc, #532]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000950:	4291      	cmp	r1, r2
 8000952:	d100      	bne.n	8000956 <__aeabi_dadd+0x4ae>
 8000954:	e0e3      	b.n	8000b1e <__aeabi_dadd+0x676>
 8000956:	4663      	mov	r3, ip
 8000958:	18c2      	adds	r2, r0, r3
 800095a:	4282      	cmp	r2, r0
 800095c:	4180      	sbcs	r0, r0
 800095e:	0023      	movs	r3, r4
 8000960:	4240      	negs	r0, r0
 8000962:	4453      	add	r3, sl
 8000964:	181b      	adds	r3, r3, r0
 8000966:	07dd      	lsls	r5, r3, #31
 8000968:	085c      	lsrs	r4, r3, #1
 800096a:	2307      	movs	r3, #7
 800096c:	0852      	lsrs	r2, r2, #1
 800096e:	4315      	orrs	r5, r2
 8000970:	000f      	movs	r7, r1
 8000972:	402b      	ands	r3, r5
 8000974:	e700      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000976:	4663      	mov	r3, ip
 8000978:	1a1d      	subs	r5, r3, r0
 800097a:	45ac      	cmp	ip, r5
 800097c:	4192      	sbcs	r2, r2
 800097e:	4653      	mov	r3, sl
 8000980:	4252      	negs	r2, r2
 8000982:	1b1c      	subs	r4, r3, r4
 8000984:	000e      	movs	r6, r1
 8000986:	4688      	mov	r8, r1
 8000988:	1aa4      	subs	r4, r4, r2
 800098a:	e5e5      	b.n	8000558 <__aeabi_dadd+0xb0>
 800098c:	2d00      	cmp	r5, #0
 800098e:	d000      	beq.n	8000992 <__aeabi_dadd+0x4ea>
 8000990:	e091      	b.n	8000ab6 <__aeabi_dadd+0x60e>
 8000992:	2a00      	cmp	r2, #0
 8000994:	d138      	bne.n	8000a08 <__aeabi_dadd+0x560>
 8000996:	2480      	movs	r4, #128	@ 0x80
 8000998:	2600      	movs	r6, #0
 800099a:	0324      	lsls	r4, r4, #12
 800099c:	e756      	b.n	800084c <__aeabi_dadd+0x3a4>
 800099e:	4663      	mov	r3, ip
 80009a0:	18c5      	adds	r5, r0, r3
 80009a2:	4285      	cmp	r5, r0
 80009a4:	4180      	sbcs	r0, r0
 80009a6:	4454      	add	r4, sl
 80009a8:	4240      	negs	r0, r0
 80009aa:	1824      	adds	r4, r4, r0
 80009ac:	2701      	movs	r7, #1
 80009ae:	0223      	lsls	r3, r4, #8
 80009b0:	d400      	bmi.n	80009b4 <__aeabi_dadd+0x50c>
 80009b2:	e6df      	b.n	8000774 <__aeabi_dadd+0x2cc>
 80009b4:	2702      	movs	r7, #2
 80009b6:	e687      	b.n	80006c8 <__aeabi_dadd+0x220>
 80009b8:	4663      	mov	r3, ip
 80009ba:	1ac5      	subs	r5, r0, r3
 80009bc:	42a8      	cmp	r0, r5
 80009be:	4180      	sbcs	r0, r0
 80009c0:	4653      	mov	r3, sl
 80009c2:	4240      	negs	r0, r0
 80009c4:	1ae4      	subs	r4, r4, r3
 80009c6:	2701      	movs	r7, #1
 80009c8:	1a24      	subs	r4, r4, r0
 80009ca:	e5c0      	b.n	800054e <__aeabi_dadd+0xa6>
 80009cc:	0762      	lsls	r2, r4, #29
 80009ce:	08c0      	lsrs	r0, r0, #3
 80009d0:	4302      	orrs	r2, r0
 80009d2:	08e4      	lsrs	r4, r4, #3
 80009d4:	e736      	b.n	8000844 <__aeabi_dadd+0x39c>
 80009d6:	0011      	movs	r1, r2
 80009d8:	4653      	mov	r3, sl
 80009da:	3920      	subs	r1, #32
 80009dc:	40cb      	lsrs	r3, r1
 80009de:	4699      	mov	r9, r3
 80009e0:	2a20      	cmp	r2, #32
 80009e2:	d006      	beq.n	80009f2 <__aeabi_dadd+0x54a>
 80009e4:	2140      	movs	r1, #64	@ 0x40
 80009e6:	4653      	mov	r3, sl
 80009e8:	1a8a      	subs	r2, r1, r2
 80009ea:	4093      	lsls	r3, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	431a      	orrs	r2, r3
 80009f0:	4694      	mov	ip, r2
 80009f2:	4665      	mov	r5, ip
 80009f4:	1e6b      	subs	r3, r5, #1
 80009f6:	419d      	sbcs	r5, r3
 80009f8:	464b      	mov	r3, r9
 80009fa:	431d      	orrs	r5, r3
 80009fc:	e659      	b.n	80006b2 <__aeabi_dadd+0x20a>
 80009fe:	0762      	lsls	r2, r4, #29
 8000a00:	08c0      	lsrs	r0, r0, #3
 8000a02:	4302      	orrs	r2, r0
 8000a04:	08e4      	lsrs	r4, r4, #3
 8000a06:	e70d      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000a08:	4653      	mov	r3, sl
 8000a0a:	075a      	lsls	r2, r3, #29
 8000a0c:	4663      	mov	r3, ip
 8000a0e:	08d8      	lsrs	r0, r3, #3
 8000a10:	4653      	mov	r3, sl
 8000a12:	000e      	movs	r6, r1
 8000a14:	4302      	orrs	r2, r0
 8000a16:	08dc      	lsrs	r4, r3, #3
 8000a18:	e714      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000a1a:	0015      	movs	r5, r2
 8000a1c:	0026      	movs	r6, r4
 8000a1e:	3d20      	subs	r5, #32
 8000a20:	40ee      	lsrs	r6, r5
 8000a22:	2a20      	cmp	r2, #32
 8000a24:	d003      	beq.n	8000a2e <__aeabi_dadd+0x586>
 8000a26:	2540      	movs	r5, #64	@ 0x40
 8000a28:	1aaa      	subs	r2, r5, r2
 8000a2a:	4094      	lsls	r4, r2
 8000a2c:	4320      	orrs	r0, r4
 8000a2e:	1e42      	subs	r2, r0, #1
 8000a30:	4190      	sbcs	r0, r2
 8000a32:	0005      	movs	r5, r0
 8000a34:	4335      	orrs	r5, r6
 8000a36:	e606      	b.n	8000646 <__aeabi_dadd+0x19e>
 8000a38:	2a00      	cmp	r2, #0
 8000a3a:	d07c      	beq.n	8000b36 <__aeabi_dadd+0x68e>
 8000a3c:	4662      	mov	r2, ip
 8000a3e:	4653      	mov	r3, sl
 8000a40:	08c0      	lsrs	r0, r0, #3
 8000a42:	431a      	orrs	r2, r3
 8000a44:	d100      	bne.n	8000a48 <__aeabi_dadd+0x5a0>
 8000a46:	e6fa      	b.n	800083e <__aeabi_dadd+0x396>
 8000a48:	0762      	lsls	r2, r4, #29
 8000a4a:	4310      	orrs	r0, r2
 8000a4c:	2280      	movs	r2, #128	@ 0x80
 8000a4e:	08e4      	lsrs	r4, r4, #3
 8000a50:	0312      	lsls	r2, r2, #12
 8000a52:	4214      	tst	r4, r2
 8000a54:	d008      	beq.n	8000a68 <__aeabi_dadd+0x5c0>
 8000a56:	08d9      	lsrs	r1, r3, #3
 8000a58:	4211      	tst	r1, r2
 8000a5a:	d105      	bne.n	8000a68 <__aeabi_dadd+0x5c0>
 8000a5c:	4663      	mov	r3, ip
 8000a5e:	08d8      	lsrs	r0, r3, #3
 8000a60:	4653      	mov	r3, sl
 8000a62:	000c      	movs	r4, r1
 8000a64:	075b      	lsls	r3, r3, #29
 8000a66:	4318      	orrs	r0, r3
 8000a68:	0f42      	lsrs	r2, r0, #29
 8000a6a:	00c0      	lsls	r0, r0, #3
 8000a6c:	08c0      	lsrs	r0, r0, #3
 8000a6e:	0752      	lsls	r2, r2, #29
 8000a70:	4302      	orrs	r2, r0
 8000a72:	e6e7      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000a74:	2a00      	cmp	r2, #0
 8000a76:	d100      	bne.n	8000a7a <__aeabi_dadd+0x5d2>
 8000a78:	e72d      	b.n	80008d6 <__aeabi_dadd+0x42e>
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	08d8      	lsrs	r0, r3, #3
 8000a7e:	4653      	mov	r3, sl
 8000a80:	075a      	lsls	r2, r3, #29
 8000a82:	000e      	movs	r6, r1
 8000a84:	4302      	orrs	r2, r0
 8000a86:	08dc      	lsrs	r4, r3, #3
 8000a88:	e6cc      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000a8a:	4663      	mov	r3, ip
 8000a8c:	1a1d      	subs	r5, r3, r0
 8000a8e:	45ac      	cmp	ip, r5
 8000a90:	4192      	sbcs	r2, r2
 8000a92:	4653      	mov	r3, sl
 8000a94:	4252      	negs	r2, r2
 8000a96:	1b1c      	subs	r4, r3, r4
 8000a98:	000e      	movs	r6, r1
 8000a9a:	4688      	mov	r8, r1
 8000a9c:	1aa4      	subs	r4, r4, r2
 8000a9e:	3701      	adds	r7, #1
 8000aa0:	e555      	b.n	800054e <__aeabi_dadd+0xa6>
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	08d9      	lsrs	r1, r3, #3
 8000aa6:	4653      	mov	r3, sl
 8000aa8:	075a      	lsls	r2, r3, #29
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	08dc      	lsrs	r4, r3, #3
 8000aae:	e6c9      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000ab0:	4660      	mov	r0, ip
 8000ab2:	4654      	mov	r4, sl
 8000ab4:	e6d4      	b.n	8000860 <__aeabi_dadd+0x3b8>
 8000ab6:	08c0      	lsrs	r0, r0, #3
 8000ab8:	2a00      	cmp	r2, #0
 8000aba:	d100      	bne.n	8000abe <__aeabi_dadd+0x616>
 8000abc:	e6bf      	b.n	800083e <__aeabi_dadd+0x396>
 8000abe:	0762      	lsls	r2, r4, #29
 8000ac0:	4310      	orrs	r0, r2
 8000ac2:	2280      	movs	r2, #128	@ 0x80
 8000ac4:	08e4      	lsrs	r4, r4, #3
 8000ac6:	0312      	lsls	r2, r2, #12
 8000ac8:	4214      	tst	r4, r2
 8000aca:	d0cd      	beq.n	8000a68 <__aeabi_dadd+0x5c0>
 8000acc:	08dd      	lsrs	r5, r3, #3
 8000ace:	4215      	tst	r5, r2
 8000ad0:	d1ca      	bne.n	8000a68 <__aeabi_dadd+0x5c0>
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	08d8      	lsrs	r0, r3, #3
 8000ad6:	4653      	mov	r3, sl
 8000ad8:	075b      	lsls	r3, r3, #29
 8000ada:	000e      	movs	r6, r1
 8000adc:	002c      	movs	r4, r5
 8000ade:	4318      	orrs	r0, r3
 8000ae0:	e7c2      	b.n	8000a68 <__aeabi_dadd+0x5c0>
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	08d9      	lsrs	r1, r3, #3
 8000ae6:	4653      	mov	r3, sl
 8000ae8:	075a      	lsls	r2, r3, #29
 8000aea:	430a      	orrs	r2, r1
 8000aec:	08dc      	lsrs	r4, r3, #3
 8000aee:	e699      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000af0:	4663      	mov	r3, ip
 8000af2:	08d8      	lsrs	r0, r3, #3
 8000af4:	4653      	mov	r3, sl
 8000af6:	075a      	lsls	r2, r3, #29
 8000af8:	000e      	movs	r6, r1
 8000afa:	4302      	orrs	r2, r0
 8000afc:	08dc      	lsrs	r4, r3, #3
 8000afe:	e6a1      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000b00:	0011      	movs	r1, r2
 8000b02:	0027      	movs	r7, r4
 8000b04:	3920      	subs	r1, #32
 8000b06:	40cf      	lsrs	r7, r1
 8000b08:	2a20      	cmp	r2, #32
 8000b0a:	d003      	beq.n	8000b14 <__aeabi_dadd+0x66c>
 8000b0c:	2140      	movs	r1, #64	@ 0x40
 8000b0e:	1a8a      	subs	r2, r1, r2
 8000b10:	4094      	lsls	r4, r2
 8000b12:	4320      	orrs	r0, r4
 8000b14:	1e42      	subs	r2, r0, #1
 8000b16:	4190      	sbcs	r0, r2
 8000b18:	0005      	movs	r5, r0
 8000b1a:	433d      	orrs	r5, r7
 8000b1c:	e651      	b.n	80007c2 <__aeabi_dadd+0x31a>
 8000b1e:	000c      	movs	r4, r1
 8000b20:	2500      	movs	r5, #0
 8000b22:	2200      	movs	r2, #0
 8000b24:	e558      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000b26:	4460      	add	r0, ip
 8000b28:	4560      	cmp	r0, ip
 8000b2a:	4192      	sbcs	r2, r2
 8000b2c:	4454      	add	r4, sl
 8000b2e:	4252      	negs	r2, r2
 8000b30:	0005      	movs	r5, r0
 8000b32:	18a4      	adds	r4, r4, r2
 8000b34:	e73a      	b.n	80009ac <__aeabi_dadd+0x504>
 8000b36:	4653      	mov	r3, sl
 8000b38:	075a      	lsls	r2, r3, #29
 8000b3a:	4663      	mov	r3, ip
 8000b3c:	08d9      	lsrs	r1, r3, #3
 8000b3e:	4653      	mov	r3, sl
 8000b40:	430a      	orrs	r2, r1
 8000b42:	08dc      	lsrs	r4, r3, #3
 8000b44:	e67e      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000b46:	001a      	movs	r2, r3
 8000b48:	001c      	movs	r4, r3
 8000b4a:	432a      	orrs	r2, r5
 8000b4c:	d000      	beq.n	8000b50 <__aeabi_dadd+0x6a8>
 8000b4e:	e6ab      	b.n	80008a8 <__aeabi_dadd+0x400>
 8000b50:	e6c1      	b.n	80008d6 <__aeabi_dadd+0x42e>
 8000b52:	2120      	movs	r1, #32
 8000b54:	2500      	movs	r5, #0
 8000b56:	1a09      	subs	r1, r1, r0
 8000b58:	e519      	b.n	800058e <__aeabi_dadd+0xe6>
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2500      	movs	r5, #0
 8000b5e:	4c01      	ldr	r4, [pc, #4]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000b60:	e53a      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	000007ff 	.word	0x000007ff
 8000b68:	ff7fffff 	.word	0xff7fffff
 8000b6c:	000007fe 	.word	0x000007fe

08000b70 <__aeabi_ddiv>:
 8000b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b72:	46de      	mov	lr, fp
 8000b74:	4645      	mov	r5, r8
 8000b76:	4657      	mov	r7, sl
 8000b78:	464e      	mov	r6, r9
 8000b7a:	b5e0      	push	{r5, r6, r7, lr}
 8000b7c:	b087      	sub	sp, #28
 8000b7e:	9200      	str	r2, [sp, #0]
 8000b80:	9301      	str	r3, [sp, #4]
 8000b82:	030b      	lsls	r3, r1, #12
 8000b84:	0b1b      	lsrs	r3, r3, #12
 8000b86:	469b      	mov	fp, r3
 8000b88:	0fca      	lsrs	r2, r1, #31
 8000b8a:	004b      	lsls	r3, r1, #1
 8000b8c:	0004      	movs	r4, r0
 8000b8e:	4680      	mov	r8, r0
 8000b90:	0d5b      	lsrs	r3, r3, #21
 8000b92:	9202      	str	r2, [sp, #8]
 8000b94:	d100      	bne.n	8000b98 <__aeabi_ddiv+0x28>
 8000b96:	e16a      	b.n	8000e6e <__aeabi_ddiv+0x2fe>
 8000b98:	4ad4      	ldr	r2, [pc, #848]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d100      	bne.n	8000ba0 <__aeabi_ddiv+0x30>
 8000b9e:	e18c      	b.n	8000eba <__aeabi_ddiv+0x34a>
 8000ba0:	4659      	mov	r1, fp
 8000ba2:	0f42      	lsrs	r2, r0, #29
 8000ba4:	00c9      	lsls	r1, r1, #3
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	2180      	movs	r1, #128	@ 0x80
 8000baa:	0409      	lsls	r1, r1, #16
 8000bac:	4311      	orrs	r1, r2
 8000bae:	00c2      	lsls	r2, r0, #3
 8000bb0:	4690      	mov	r8, r2
 8000bb2:	4acf      	ldr	r2, [pc, #828]	@ (8000ef0 <__aeabi_ddiv+0x380>)
 8000bb4:	4689      	mov	r9, r1
 8000bb6:	4692      	mov	sl, r2
 8000bb8:	449a      	add	sl, r3
 8000bba:	2300      	movs	r3, #0
 8000bbc:	2400      	movs	r4, #0
 8000bbe:	9303      	str	r3, [sp, #12]
 8000bc0:	9e00      	ldr	r6, [sp, #0]
 8000bc2:	9f01      	ldr	r7, [sp, #4]
 8000bc4:	033b      	lsls	r3, r7, #12
 8000bc6:	0b1b      	lsrs	r3, r3, #12
 8000bc8:	469b      	mov	fp, r3
 8000bca:	007b      	lsls	r3, r7, #1
 8000bcc:	0030      	movs	r0, r6
 8000bce:	0d5b      	lsrs	r3, r3, #21
 8000bd0:	0ffd      	lsrs	r5, r7, #31
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_ddiv+0x68>
 8000bd6:	e128      	b.n	8000e2a <__aeabi_ddiv+0x2ba>
 8000bd8:	4ac4      	ldr	r2, [pc, #784]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_ddiv+0x70>
 8000bde:	e177      	b.n	8000ed0 <__aeabi_ddiv+0x360>
 8000be0:	4659      	mov	r1, fp
 8000be2:	0f72      	lsrs	r2, r6, #29
 8000be4:	00c9      	lsls	r1, r1, #3
 8000be6:	430a      	orrs	r2, r1
 8000be8:	2180      	movs	r1, #128	@ 0x80
 8000bea:	0409      	lsls	r1, r1, #16
 8000bec:	4311      	orrs	r1, r2
 8000bee:	468b      	mov	fp, r1
 8000bf0:	49bf      	ldr	r1, [pc, #764]	@ (8000ef0 <__aeabi_ddiv+0x380>)
 8000bf2:	00f2      	lsls	r2, r6, #3
 8000bf4:	468c      	mov	ip, r1
 8000bf6:	4651      	mov	r1, sl
 8000bf8:	4463      	add	r3, ip
 8000bfa:	1acb      	subs	r3, r1, r3
 8000bfc:	469a      	mov	sl, r3
 8000bfe:	2300      	movs	r3, #0
 8000c00:	9e02      	ldr	r6, [sp, #8]
 8000c02:	406e      	eors	r6, r5
 8000c04:	2c0f      	cmp	r4, #15
 8000c06:	d827      	bhi.n	8000c58 <__aeabi_ddiv+0xe8>
 8000c08:	49ba      	ldr	r1, [pc, #744]	@ (8000ef4 <__aeabi_ddiv+0x384>)
 8000c0a:	00a4      	lsls	r4, r4, #2
 8000c0c:	5909      	ldr	r1, [r1, r4]
 8000c0e:	468f      	mov	pc, r1
 8000c10:	46cb      	mov	fp, r9
 8000c12:	4642      	mov	r2, r8
 8000c14:	9e02      	ldr	r6, [sp, #8]
 8000c16:	9b03      	ldr	r3, [sp, #12]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d016      	beq.n	8000c4a <__aeabi_ddiv+0xda>
 8000c1c:	2b03      	cmp	r3, #3
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_ddiv+0xb2>
 8000c20:	e2a6      	b.n	8001170 <__aeabi_ddiv+0x600>
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d000      	beq.n	8000c28 <__aeabi_ddiv+0xb8>
 8000c26:	e0df      	b.n	8000de8 <__aeabi_ddiv+0x278>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	2400      	movs	r4, #0
 8000c2e:	4690      	mov	r8, r2
 8000c30:	051b      	lsls	r3, r3, #20
 8000c32:	4323      	orrs	r3, r4
 8000c34:	07f6      	lsls	r6, r6, #31
 8000c36:	4333      	orrs	r3, r6
 8000c38:	4640      	mov	r0, r8
 8000c3a:	0019      	movs	r1, r3
 8000c3c:	b007      	add	sp, #28
 8000c3e:	bcf0      	pop	{r4, r5, r6, r7}
 8000c40:	46bb      	mov	fp, r7
 8000c42:	46b2      	mov	sl, r6
 8000c44:	46a9      	mov	r9, r5
 8000c46:	46a0      	mov	r8, r4
 8000c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2400      	movs	r4, #0
 8000c4e:	4690      	mov	r8, r2
 8000c50:	4ba6      	ldr	r3, [pc, #664]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000c52:	e7ed      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000c54:	002e      	movs	r6, r5
 8000c56:	e7df      	b.n	8000c18 <__aeabi_ddiv+0xa8>
 8000c58:	45cb      	cmp	fp, r9
 8000c5a:	d200      	bcs.n	8000c5e <__aeabi_ddiv+0xee>
 8000c5c:	e1d4      	b.n	8001008 <__aeabi_ddiv+0x498>
 8000c5e:	d100      	bne.n	8000c62 <__aeabi_ddiv+0xf2>
 8000c60:	e1cf      	b.n	8001002 <__aeabi_ddiv+0x492>
 8000c62:	2301      	movs	r3, #1
 8000c64:	425b      	negs	r3, r3
 8000c66:	469c      	mov	ip, r3
 8000c68:	4644      	mov	r4, r8
 8000c6a:	4648      	mov	r0, r9
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	44e2      	add	sl, ip
 8000c70:	465b      	mov	r3, fp
 8000c72:	0e15      	lsrs	r5, r2, #24
 8000c74:	021b      	lsls	r3, r3, #8
 8000c76:	431d      	orrs	r5, r3
 8000c78:	0c19      	lsrs	r1, r3, #16
 8000c7a:	042b      	lsls	r3, r5, #16
 8000c7c:	0212      	lsls	r2, r2, #8
 8000c7e:	9500      	str	r5, [sp, #0]
 8000c80:	0c1d      	lsrs	r5, r3, #16
 8000c82:	4691      	mov	r9, r2
 8000c84:	9102      	str	r1, [sp, #8]
 8000c86:	9503      	str	r5, [sp, #12]
 8000c88:	f7ff fae0 	bl	800024c <__aeabi_uidivmod>
 8000c8c:	0002      	movs	r2, r0
 8000c8e:	436a      	muls	r2, r5
 8000c90:	040b      	lsls	r3, r1, #16
 8000c92:	0c21      	lsrs	r1, r4, #16
 8000c94:	4680      	mov	r8, r0
 8000c96:	4319      	orrs	r1, r3
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	d909      	bls.n	8000cb0 <__aeabi_ddiv+0x140>
 8000c9c:	9d00      	ldr	r5, [sp, #0]
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	46ac      	mov	ip, r5
 8000ca2:	425b      	negs	r3, r3
 8000ca4:	4461      	add	r1, ip
 8000ca6:	469c      	mov	ip, r3
 8000ca8:	44e0      	add	r8, ip
 8000caa:	428d      	cmp	r5, r1
 8000cac:	d800      	bhi.n	8000cb0 <__aeabi_ddiv+0x140>
 8000cae:	e1fb      	b.n	80010a8 <__aeabi_ddiv+0x538>
 8000cb0:	1a88      	subs	r0, r1, r2
 8000cb2:	9902      	ldr	r1, [sp, #8]
 8000cb4:	f7ff faca 	bl	800024c <__aeabi_uidivmod>
 8000cb8:	9a03      	ldr	r2, [sp, #12]
 8000cba:	0424      	lsls	r4, r4, #16
 8000cbc:	4342      	muls	r2, r0
 8000cbe:	0409      	lsls	r1, r1, #16
 8000cc0:	0c24      	lsrs	r4, r4, #16
 8000cc2:	0003      	movs	r3, r0
 8000cc4:	430c      	orrs	r4, r1
 8000cc6:	42a2      	cmp	r2, r4
 8000cc8:	d906      	bls.n	8000cd8 <__aeabi_ddiv+0x168>
 8000cca:	9900      	ldr	r1, [sp, #0]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	468c      	mov	ip, r1
 8000cd0:	4464      	add	r4, ip
 8000cd2:	42a1      	cmp	r1, r4
 8000cd4:	d800      	bhi.n	8000cd8 <__aeabi_ddiv+0x168>
 8000cd6:	e1e1      	b.n	800109c <__aeabi_ddiv+0x52c>
 8000cd8:	1aa0      	subs	r0, r4, r2
 8000cda:	4642      	mov	r2, r8
 8000cdc:	0412      	lsls	r2, r2, #16
 8000cde:	431a      	orrs	r2, r3
 8000ce0:	4693      	mov	fp, r2
 8000ce2:	464b      	mov	r3, r9
 8000ce4:	4659      	mov	r1, fp
 8000ce6:	0c1b      	lsrs	r3, r3, #16
 8000ce8:	001d      	movs	r5, r3
 8000cea:	9304      	str	r3, [sp, #16]
 8000cec:	040b      	lsls	r3, r1, #16
 8000cee:	4649      	mov	r1, r9
 8000cf0:	0409      	lsls	r1, r1, #16
 8000cf2:	0c09      	lsrs	r1, r1, #16
 8000cf4:	000c      	movs	r4, r1
 8000cf6:	0c1b      	lsrs	r3, r3, #16
 8000cf8:	435c      	muls	r4, r3
 8000cfa:	0c12      	lsrs	r2, r2, #16
 8000cfc:	436b      	muls	r3, r5
 8000cfe:	4688      	mov	r8, r1
 8000d00:	4351      	muls	r1, r2
 8000d02:	436a      	muls	r2, r5
 8000d04:	0c25      	lsrs	r5, r4, #16
 8000d06:	46ac      	mov	ip, r5
 8000d08:	185b      	adds	r3, r3, r1
 8000d0a:	4463      	add	r3, ip
 8000d0c:	4299      	cmp	r1, r3
 8000d0e:	d903      	bls.n	8000d18 <__aeabi_ddiv+0x1a8>
 8000d10:	2180      	movs	r1, #128	@ 0x80
 8000d12:	0249      	lsls	r1, r1, #9
 8000d14:	468c      	mov	ip, r1
 8000d16:	4462      	add	r2, ip
 8000d18:	0c19      	lsrs	r1, r3, #16
 8000d1a:	0424      	lsls	r4, r4, #16
 8000d1c:	041b      	lsls	r3, r3, #16
 8000d1e:	0c24      	lsrs	r4, r4, #16
 8000d20:	188a      	adds	r2, r1, r2
 8000d22:	191c      	adds	r4, r3, r4
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d302      	bcc.n	8000d2e <__aeabi_ddiv+0x1be>
 8000d28:	d116      	bne.n	8000d58 <__aeabi_ddiv+0x1e8>
 8000d2a:	42a7      	cmp	r7, r4
 8000d2c:	d214      	bcs.n	8000d58 <__aeabi_ddiv+0x1e8>
 8000d2e:	465b      	mov	r3, fp
 8000d30:	9d00      	ldr	r5, [sp, #0]
 8000d32:	3b01      	subs	r3, #1
 8000d34:	444f      	add	r7, r9
 8000d36:	9305      	str	r3, [sp, #20]
 8000d38:	454f      	cmp	r7, r9
 8000d3a:	419b      	sbcs	r3, r3
 8000d3c:	46ac      	mov	ip, r5
 8000d3e:	425b      	negs	r3, r3
 8000d40:	4463      	add	r3, ip
 8000d42:	18c0      	adds	r0, r0, r3
 8000d44:	4285      	cmp	r5, r0
 8000d46:	d300      	bcc.n	8000d4a <__aeabi_ddiv+0x1da>
 8000d48:	e1a1      	b.n	800108e <__aeabi_ddiv+0x51e>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	d900      	bls.n	8000d50 <__aeabi_ddiv+0x1e0>
 8000d4e:	e1f6      	b.n	800113e <__aeabi_ddiv+0x5ce>
 8000d50:	d100      	bne.n	8000d54 <__aeabi_ddiv+0x1e4>
 8000d52:	e1f1      	b.n	8001138 <__aeabi_ddiv+0x5c8>
 8000d54:	9b05      	ldr	r3, [sp, #20]
 8000d56:	469b      	mov	fp, r3
 8000d58:	1b3c      	subs	r4, r7, r4
 8000d5a:	42a7      	cmp	r7, r4
 8000d5c:	41bf      	sbcs	r7, r7
 8000d5e:	9d00      	ldr	r5, [sp, #0]
 8000d60:	1a80      	subs	r0, r0, r2
 8000d62:	427f      	negs	r7, r7
 8000d64:	1bc0      	subs	r0, r0, r7
 8000d66:	4285      	cmp	r5, r0
 8000d68:	d100      	bne.n	8000d6c <__aeabi_ddiv+0x1fc>
 8000d6a:	e1d0      	b.n	800110e <__aeabi_ddiv+0x59e>
 8000d6c:	9902      	ldr	r1, [sp, #8]
 8000d6e:	f7ff fa6d 	bl	800024c <__aeabi_uidivmod>
 8000d72:	9a03      	ldr	r2, [sp, #12]
 8000d74:	040b      	lsls	r3, r1, #16
 8000d76:	4342      	muls	r2, r0
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	0007      	movs	r7, r0
 8000d7c:	4319      	orrs	r1, r3
 8000d7e:	428a      	cmp	r2, r1
 8000d80:	d900      	bls.n	8000d84 <__aeabi_ddiv+0x214>
 8000d82:	e178      	b.n	8001076 <__aeabi_ddiv+0x506>
 8000d84:	1a88      	subs	r0, r1, r2
 8000d86:	9902      	ldr	r1, [sp, #8]
 8000d88:	f7ff fa60 	bl	800024c <__aeabi_uidivmod>
 8000d8c:	9a03      	ldr	r2, [sp, #12]
 8000d8e:	0424      	lsls	r4, r4, #16
 8000d90:	4342      	muls	r2, r0
 8000d92:	0409      	lsls	r1, r1, #16
 8000d94:	0c24      	lsrs	r4, r4, #16
 8000d96:	0003      	movs	r3, r0
 8000d98:	430c      	orrs	r4, r1
 8000d9a:	42a2      	cmp	r2, r4
 8000d9c:	d900      	bls.n	8000da0 <__aeabi_ddiv+0x230>
 8000d9e:	e15d      	b.n	800105c <__aeabi_ddiv+0x4ec>
 8000da0:	4641      	mov	r1, r8
 8000da2:	1aa4      	subs	r4, r4, r2
 8000da4:	043a      	lsls	r2, r7, #16
 8000da6:	431a      	orrs	r2, r3
 8000da8:	9d04      	ldr	r5, [sp, #16]
 8000daa:	0413      	lsls	r3, r2, #16
 8000dac:	0c1b      	lsrs	r3, r3, #16
 8000dae:	4359      	muls	r1, r3
 8000db0:	4647      	mov	r7, r8
 8000db2:	436b      	muls	r3, r5
 8000db4:	469c      	mov	ip, r3
 8000db6:	0c10      	lsrs	r0, r2, #16
 8000db8:	4347      	muls	r7, r0
 8000dba:	0c0b      	lsrs	r3, r1, #16
 8000dbc:	44bc      	add	ip, r7
 8000dbe:	4463      	add	r3, ip
 8000dc0:	4368      	muls	r0, r5
 8000dc2:	429f      	cmp	r7, r3
 8000dc4:	d903      	bls.n	8000dce <__aeabi_ddiv+0x25e>
 8000dc6:	2580      	movs	r5, #128	@ 0x80
 8000dc8:	026d      	lsls	r5, r5, #9
 8000dca:	46ac      	mov	ip, r5
 8000dcc:	4460      	add	r0, ip
 8000dce:	0c1f      	lsrs	r7, r3, #16
 8000dd0:	0409      	lsls	r1, r1, #16
 8000dd2:	041b      	lsls	r3, r3, #16
 8000dd4:	0c09      	lsrs	r1, r1, #16
 8000dd6:	183f      	adds	r7, r7, r0
 8000dd8:	185b      	adds	r3, r3, r1
 8000dda:	42bc      	cmp	r4, r7
 8000ddc:	d200      	bcs.n	8000de0 <__aeabi_ddiv+0x270>
 8000dde:	e102      	b.n	8000fe6 <__aeabi_ddiv+0x476>
 8000de0:	d100      	bne.n	8000de4 <__aeabi_ddiv+0x274>
 8000de2:	e0fd      	b.n	8000fe0 <__aeabi_ddiv+0x470>
 8000de4:	2301      	movs	r3, #1
 8000de6:	431a      	orrs	r2, r3
 8000de8:	4b43      	ldr	r3, [pc, #268]	@ (8000ef8 <__aeabi_ddiv+0x388>)
 8000dea:	4453      	add	r3, sl
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	dc00      	bgt.n	8000df2 <__aeabi_ddiv+0x282>
 8000df0:	e0ae      	b.n	8000f50 <__aeabi_ddiv+0x3e0>
 8000df2:	0751      	lsls	r1, r2, #29
 8000df4:	d000      	beq.n	8000df8 <__aeabi_ddiv+0x288>
 8000df6:	e198      	b.n	800112a <__aeabi_ddiv+0x5ba>
 8000df8:	4659      	mov	r1, fp
 8000dfa:	01c9      	lsls	r1, r1, #7
 8000dfc:	d506      	bpl.n	8000e0c <__aeabi_ddiv+0x29c>
 8000dfe:	4659      	mov	r1, fp
 8000e00:	4b3e      	ldr	r3, [pc, #248]	@ (8000efc <__aeabi_ddiv+0x38c>)
 8000e02:	4019      	ands	r1, r3
 8000e04:	2380      	movs	r3, #128	@ 0x80
 8000e06:	468b      	mov	fp, r1
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	4453      	add	r3, sl
 8000e0c:	493c      	ldr	r1, [pc, #240]	@ (8000f00 <__aeabi_ddiv+0x390>)
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	dd00      	ble.n	8000e14 <__aeabi_ddiv+0x2a4>
 8000e12:	e71a      	b.n	8000c4a <__aeabi_ddiv+0xda>
 8000e14:	4659      	mov	r1, fp
 8000e16:	08d2      	lsrs	r2, r2, #3
 8000e18:	0749      	lsls	r1, r1, #29
 8000e1a:	4311      	orrs	r1, r2
 8000e1c:	465a      	mov	r2, fp
 8000e1e:	055b      	lsls	r3, r3, #21
 8000e20:	0254      	lsls	r4, r2, #9
 8000e22:	4688      	mov	r8, r1
 8000e24:	0b24      	lsrs	r4, r4, #12
 8000e26:	0d5b      	lsrs	r3, r3, #21
 8000e28:	e702      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000e2a:	465a      	mov	r2, fp
 8000e2c:	9b00      	ldr	r3, [sp, #0]
 8000e2e:	431a      	orrs	r2, r3
 8000e30:	d100      	bne.n	8000e34 <__aeabi_ddiv+0x2c4>
 8000e32:	e07e      	b.n	8000f32 <__aeabi_ddiv+0x3c2>
 8000e34:	465b      	mov	r3, fp
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d100      	bne.n	8000e3c <__aeabi_ddiv+0x2cc>
 8000e3a:	e100      	b.n	800103e <__aeabi_ddiv+0x4ce>
 8000e3c:	4658      	mov	r0, fp
 8000e3e:	f001 f9ef 	bl	8002220 <__clzsi2>
 8000e42:	0002      	movs	r2, r0
 8000e44:	0003      	movs	r3, r0
 8000e46:	3a0b      	subs	r2, #11
 8000e48:	271d      	movs	r7, #29
 8000e4a:	9e00      	ldr	r6, [sp, #0]
 8000e4c:	1aba      	subs	r2, r7, r2
 8000e4e:	0019      	movs	r1, r3
 8000e50:	4658      	mov	r0, fp
 8000e52:	40d6      	lsrs	r6, r2
 8000e54:	3908      	subs	r1, #8
 8000e56:	4088      	lsls	r0, r1
 8000e58:	0032      	movs	r2, r6
 8000e5a:	4302      	orrs	r2, r0
 8000e5c:	4693      	mov	fp, r2
 8000e5e:	9a00      	ldr	r2, [sp, #0]
 8000e60:	408a      	lsls	r2, r1
 8000e62:	4928      	ldr	r1, [pc, #160]	@ (8000f04 <__aeabi_ddiv+0x394>)
 8000e64:	4453      	add	r3, sl
 8000e66:	468a      	mov	sl, r1
 8000e68:	449a      	add	sl, r3
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e6c8      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000e6e:	465b      	mov	r3, fp
 8000e70:	4303      	orrs	r3, r0
 8000e72:	4699      	mov	r9, r3
 8000e74:	d056      	beq.n	8000f24 <__aeabi_ddiv+0x3b4>
 8000e76:	465b      	mov	r3, fp
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d100      	bne.n	8000e7e <__aeabi_ddiv+0x30e>
 8000e7c:	e0cd      	b.n	800101a <__aeabi_ddiv+0x4aa>
 8000e7e:	4658      	mov	r0, fp
 8000e80:	f001 f9ce 	bl	8002220 <__clzsi2>
 8000e84:	230b      	movs	r3, #11
 8000e86:	425b      	negs	r3, r3
 8000e88:	469c      	mov	ip, r3
 8000e8a:	0002      	movs	r2, r0
 8000e8c:	4484      	add	ip, r0
 8000e8e:	4666      	mov	r6, ip
 8000e90:	231d      	movs	r3, #29
 8000e92:	1b9b      	subs	r3, r3, r6
 8000e94:	0026      	movs	r6, r4
 8000e96:	0011      	movs	r1, r2
 8000e98:	4658      	mov	r0, fp
 8000e9a:	40de      	lsrs	r6, r3
 8000e9c:	3908      	subs	r1, #8
 8000e9e:	4088      	lsls	r0, r1
 8000ea0:	0033      	movs	r3, r6
 8000ea2:	4303      	orrs	r3, r0
 8000ea4:	4699      	mov	r9, r3
 8000ea6:	0023      	movs	r3, r4
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	4698      	mov	r8, r3
 8000eac:	4b16      	ldr	r3, [pc, #88]	@ (8000f08 <__aeabi_ddiv+0x398>)
 8000eae:	2400      	movs	r4, #0
 8000eb0:	1a9b      	subs	r3, r3, r2
 8000eb2:	469a      	mov	sl, r3
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	9303      	str	r3, [sp, #12]
 8000eb8:	e682      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000eba:	465a      	mov	r2, fp
 8000ebc:	4302      	orrs	r2, r0
 8000ebe:	4691      	mov	r9, r2
 8000ec0:	d12a      	bne.n	8000f18 <__aeabi_ddiv+0x3a8>
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	469a      	mov	sl, r3
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	4690      	mov	r8, r2
 8000eca:	2408      	movs	r4, #8
 8000ecc:	9303      	str	r3, [sp, #12]
 8000ece:	e677      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000ed0:	465a      	mov	r2, fp
 8000ed2:	9b00      	ldr	r3, [sp, #0]
 8000ed4:	431a      	orrs	r2, r3
 8000ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8000f0c <__aeabi_ddiv+0x39c>)
 8000ed8:	469c      	mov	ip, r3
 8000eda:	44e2      	add	sl, ip
 8000edc:	2a00      	cmp	r2, #0
 8000ede:	d117      	bne.n	8000f10 <__aeabi_ddiv+0x3a0>
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	431c      	orrs	r4, r3
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	469b      	mov	fp, r3
 8000ee8:	3302      	adds	r3, #2
 8000eea:	e689      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000eec:	000007ff 	.word	0x000007ff
 8000ef0:	fffffc01 	.word	0xfffffc01
 8000ef4:	0800fdcc 	.word	0x0800fdcc
 8000ef8:	000003ff 	.word	0x000003ff
 8000efc:	feffffff 	.word	0xfeffffff
 8000f00:	000007fe 	.word	0x000007fe
 8000f04:	000003f3 	.word	0x000003f3
 8000f08:	fffffc0d 	.word	0xfffffc0d
 8000f0c:	fffff801 	.word	0xfffff801
 8000f10:	2303      	movs	r3, #3
 8000f12:	0032      	movs	r2, r6
 8000f14:	431c      	orrs	r4, r3
 8000f16:	e673      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000f18:	469a      	mov	sl, r3
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	46d9      	mov	r9, fp
 8000f1e:	240c      	movs	r4, #12
 8000f20:	9303      	str	r3, [sp, #12]
 8000f22:	e64d      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000f24:	2300      	movs	r3, #0
 8000f26:	4698      	mov	r8, r3
 8000f28:	469a      	mov	sl, r3
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	2404      	movs	r4, #4
 8000f2e:	9303      	str	r3, [sp, #12]
 8000f30:	e646      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000f32:	2301      	movs	r3, #1
 8000f34:	431c      	orrs	r4, r3
 8000f36:	2300      	movs	r3, #0
 8000f38:	469b      	mov	fp, r3
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	e660      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000f3e:	2300      	movs	r3, #0
 8000f40:	2480      	movs	r4, #128	@ 0x80
 8000f42:	4698      	mov	r8, r3
 8000f44:	2600      	movs	r6, #0
 8000f46:	4b92      	ldr	r3, [pc, #584]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000f48:	0324      	lsls	r4, r4, #12
 8000f4a:	e671      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	4252      	negs	r2, r2
 8000f50:	2101      	movs	r1, #1
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	2938      	cmp	r1, #56	@ 0x38
 8000f56:	dd00      	ble.n	8000f5a <__aeabi_ddiv+0x3ea>
 8000f58:	e666      	b.n	8000c28 <__aeabi_ddiv+0xb8>
 8000f5a:	291f      	cmp	r1, #31
 8000f5c:	dc00      	bgt.n	8000f60 <__aeabi_ddiv+0x3f0>
 8000f5e:	e0ab      	b.n	80010b8 <__aeabi_ddiv+0x548>
 8000f60:	201f      	movs	r0, #31
 8000f62:	4240      	negs	r0, r0
 8000f64:	1ac3      	subs	r3, r0, r3
 8000f66:	4658      	mov	r0, fp
 8000f68:	40d8      	lsrs	r0, r3
 8000f6a:	0003      	movs	r3, r0
 8000f6c:	2920      	cmp	r1, #32
 8000f6e:	d004      	beq.n	8000f7a <__aeabi_ddiv+0x40a>
 8000f70:	4658      	mov	r0, fp
 8000f72:	4988      	ldr	r1, [pc, #544]	@ (8001194 <__aeabi_ddiv+0x624>)
 8000f74:	4451      	add	r1, sl
 8000f76:	4088      	lsls	r0, r1
 8000f78:	4302      	orrs	r2, r0
 8000f7a:	1e51      	subs	r1, r2, #1
 8000f7c:	418a      	sbcs	r2, r1
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	2307      	movs	r3, #7
 8000f82:	0019      	movs	r1, r3
 8000f84:	2400      	movs	r4, #0
 8000f86:	4011      	ands	r1, r2
 8000f88:	4213      	tst	r3, r2
 8000f8a:	d00c      	beq.n	8000fa6 <__aeabi_ddiv+0x436>
 8000f8c:	230f      	movs	r3, #15
 8000f8e:	4013      	ands	r3, r2
 8000f90:	2b04      	cmp	r3, #4
 8000f92:	d100      	bne.n	8000f96 <__aeabi_ddiv+0x426>
 8000f94:	e0f9      	b.n	800118a <__aeabi_ddiv+0x61a>
 8000f96:	1d11      	adds	r1, r2, #4
 8000f98:	4291      	cmp	r1, r2
 8000f9a:	419b      	sbcs	r3, r3
 8000f9c:	000a      	movs	r2, r1
 8000f9e:	425b      	negs	r3, r3
 8000fa0:	0759      	lsls	r1, r3, #29
 8000fa2:	025b      	lsls	r3, r3, #9
 8000fa4:	0b1c      	lsrs	r4, r3, #12
 8000fa6:	08d2      	lsrs	r2, r2, #3
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	4690      	mov	r8, r2
 8000fac:	2300      	movs	r3, #0
 8000fae:	e63f      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fb0:	2480      	movs	r4, #128	@ 0x80
 8000fb2:	464b      	mov	r3, r9
 8000fb4:	0324      	lsls	r4, r4, #12
 8000fb6:	4223      	tst	r3, r4
 8000fb8:	d009      	beq.n	8000fce <__aeabi_ddiv+0x45e>
 8000fba:	465b      	mov	r3, fp
 8000fbc:	4223      	tst	r3, r4
 8000fbe:	d106      	bne.n	8000fce <__aeabi_ddiv+0x45e>
 8000fc0:	431c      	orrs	r4, r3
 8000fc2:	0324      	lsls	r4, r4, #12
 8000fc4:	002e      	movs	r6, r5
 8000fc6:	4690      	mov	r8, r2
 8000fc8:	4b71      	ldr	r3, [pc, #452]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000fca:	0b24      	lsrs	r4, r4, #12
 8000fcc:	e630      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fce:	2480      	movs	r4, #128	@ 0x80
 8000fd0:	464b      	mov	r3, r9
 8000fd2:	0324      	lsls	r4, r4, #12
 8000fd4:	431c      	orrs	r4, r3
 8000fd6:	0324      	lsls	r4, r4, #12
 8000fd8:	9e02      	ldr	r6, [sp, #8]
 8000fda:	4b6d      	ldr	r3, [pc, #436]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000fdc:	0b24      	lsrs	r4, r4, #12
 8000fde:	e627      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_ddiv+0x476>
 8000fe4:	e700      	b.n	8000de8 <__aeabi_ddiv+0x278>
 8000fe6:	9800      	ldr	r0, [sp, #0]
 8000fe8:	1e51      	subs	r1, r2, #1
 8000fea:	4684      	mov	ip, r0
 8000fec:	4464      	add	r4, ip
 8000fee:	4284      	cmp	r4, r0
 8000ff0:	d200      	bcs.n	8000ff4 <__aeabi_ddiv+0x484>
 8000ff2:	e084      	b.n	80010fe <__aeabi_ddiv+0x58e>
 8000ff4:	42bc      	cmp	r4, r7
 8000ff6:	d200      	bcs.n	8000ffa <__aeabi_ddiv+0x48a>
 8000ff8:	e0ae      	b.n	8001158 <__aeabi_ddiv+0x5e8>
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_ddiv+0x48e>
 8000ffc:	e0c1      	b.n	8001182 <__aeabi_ddiv+0x612>
 8000ffe:	000a      	movs	r2, r1
 8001000:	e6f0      	b.n	8000de4 <__aeabi_ddiv+0x274>
 8001002:	4542      	cmp	r2, r8
 8001004:	d900      	bls.n	8001008 <__aeabi_ddiv+0x498>
 8001006:	e62c      	b.n	8000c62 <__aeabi_ddiv+0xf2>
 8001008:	464b      	mov	r3, r9
 800100a:	07dc      	lsls	r4, r3, #31
 800100c:	0858      	lsrs	r0, r3, #1
 800100e:	4643      	mov	r3, r8
 8001010:	085b      	lsrs	r3, r3, #1
 8001012:	431c      	orrs	r4, r3
 8001014:	4643      	mov	r3, r8
 8001016:	07df      	lsls	r7, r3, #31
 8001018:	e62a      	b.n	8000c70 <__aeabi_ddiv+0x100>
 800101a:	f001 f901 	bl	8002220 <__clzsi2>
 800101e:	2315      	movs	r3, #21
 8001020:	469c      	mov	ip, r3
 8001022:	4484      	add	ip, r0
 8001024:	0002      	movs	r2, r0
 8001026:	4663      	mov	r3, ip
 8001028:	3220      	adds	r2, #32
 800102a:	2b1c      	cmp	r3, #28
 800102c:	dc00      	bgt.n	8001030 <__aeabi_ddiv+0x4c0>
 800102e:	e72e      	b.n	8000e8e <__aeabi_ddiv+0x31e>
 8001030:	0023      	movs	r3, r4
 8001032:	3808      	subs	r0, #8
 8001034:	4083      	lsls	r3, r0
 8001036:	4699      	mov	r9, r3
 8001038:	2300      	movs	r3, #0
 800103a:	4698      	mov	r8, r3
 800103c:	e736      	b.n	8000eac <__aeabi_ddiv+0x33c>
 800103e:	f001 f8ef 	bl	8002220 <__clzsi2>
 8001042:	0002      	movs	r2, r0
 8001044:	0003      	movs	r3, r0
 8001046:	3215      	adds	r2, #21
 8001048:	3320      	adds	r3, #32
 800104a:	2a1c      	cmp	r2, #28
 800104c:	dc00      	bgt.n	8001050 <__aeabi_ddiv+0x4e0>
 800104e:	e6fb      	b.n	8000e48 <__aeabi_ddiv+0x2d8>
 8001050:	9900      	ldr	r1, [sp, #0]
 8001052:	3808      	subs	r0, #8
 8001054:	4081      	lsls	r1, r0
 8001056:	2200      	movs	r2, #0
 8001058:	468b      	mov	fp, r1
 800105a:	e702      	b.n	8000e62 <__aeabi_ddiv+0x2f2>
 800105c:	9900      	ldr	r1, [sp, #0]
 800105e:	3b01      	subs	r3, #1
 8001060:	468c      	mov	ip, r1
 8001062:	4464      	add	r4, ip
 8001064:	42a1      	cmp	r1, r4
 8001066:	d900      	bls.n	800106a <__aeabi_ddiv+0x4fa>
 8001068:	e69a      	b.n	8000da0 <__aeabi_ddiv+0x230>
 800106a:	42a2      	cmp	r2, r4
 800106c:	d800      	bhi.n	8001070 <__aeabi_ddiv+0x500>
 800106e:	e697      	b.n	8000da0 <__aeabi_ddiv+0x230>
 8001070:	1e83      	subs	r3, r0, #2
 8001072:	4464      	add	r4, ip
 8001074:	e694      	b.n	8000da0 <__aeabi_ddiv+0x230>
 8001076:	46ac      	mov	ip, r5
 8001078:	4461      	add	r1, ip
 800107a:	3f01      	subs	r7, #1
 800107c:	428d      	cmp	r5, r1
 800107e:	d900      	bls.n	8001082 <__aeabi_ddiv+0x512>
 8001080:	e680      	b.n	8000d84 <__aeabi_ddiv+0x214>
 8001082:	428a      	cmp	r2, r1
 8001084:	d800      	bhi.n	8001088 <__aeabi_ddiv+0x518>
 8001086:	e67d      	b.n	8000d84 <__aeabi_ddiv+0x214>
 8001088:	1e87      	subs	r7, r0, #2
 800108a:	4461      	add	r1, ip
 800108c:	e67a      	b.n	8000d84 <__aeabi_ddiv+0x214>
 800108e:	4285      	cmp	r5, r0
 8001090:	d000      	beq.n	8001094 <__aeabi_ddiv+0x524>
 8001092:	e65f      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 8001094:	45b9      	cmp	r9, r7
 8001096:	d900      	bls.n	800109a <__aeabi_ddiv+0x52a>
 8001098:	e65c      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 800109a:	e656      	b.n	8000d4a <__aeabi_ddiv+0x1da>
 800109c:	42a2      	cmp	r2, r4
 800109e:	d800      	bhi.n	80010a2 <__aeabi_ddiv+0x532>
 80010a0:	e61a      	b.n	8000cd8 <__aeabi_ddiv+0x168>
 80010a2:	1e83      	subs	r3, r0, #2
 80010a4:	4464      	add	r4, ip
 80010a6:	e617      	b.n	8000cd8 <__aeabi_ddiv+0x168>
 80010a8:	428a      	cmp	r2, r1
 80010aa:	d800      	bhi.n	80010ae <__aeabi_ddiv+0x53e>
 80010ac:	e600      	b.n	8000cb0 <__aeabi_ddiv+0x140>
 80010ae:	46ac      	mov	ip, r5
 80010b0:	1e83      	subs	r3, r0, #2
 80010b2:	4698      	mov	r8, r3
 80010b4:	4461      	add	r1, ip
 80010b6:	e5fb      	b.n	8000cb0 <__aeabi_ddiv+0x140>
 80010b8:	4837      	ldr	r0, [pc, #220]	@ (8001198 <__aeabi_ddiv+0x628>)
 80010ba:	0014      	movs	r4, r2
 80010bc:	4450      	add	r0, sl
 80010be:	4082      	lsls	r2, r0
 80010c0:	465b      	mov	r3, fp
 80010c2:	0017      	movs	r7, r2
 80010c4:	4083      	lsls	r3, r0
 80010c6:	40cc      	lsrs	r4, r1
 80010c8:	1e7a      	subs	r2, r7, #1
 80010ca:	4197      	sbcs	r7, r2
 80010cc:	4323      	orrs	r3, r4
 80010ce:	433b      	orrs	r3, r7
 80010d0:	001a      	movs	r2, r3
 80010d2:	465b      	mov	r3, fp
 80010d4:	40cb      	lsrs	r3, r1
 80010d6:	0751      	lsls	r1, r2, #29
 80010d8:	d009      	beq.n	80010ee <__aeabi_ddiv+0x57e>
 80010da:	210f      	movs	r1, #15
 80010dc:	4011      	ands	r1, r2
 80010de:	2904      	cmp	r1, #4
 80010e0:	d005      	beq.n	80010ee <__aeabi_ddiv+0x57e>
 80010e2:	1d11      	adds	r1, r2, #4
 80010e4:	4291      	cmp	r1, r2
 80010e6:	4192      	sbcs	r2, r2
 80010e8:	4252      	negs	r2, r2
 80010ea:	189b      	adds	r3, r3, r2
 80010ec:	000a      	movs	r2, r1
 80010ee:	0219      	lsls	r1, r3, #8
 80010f0:	d400      	bmi.n	80010f4 <__aeabi_ddiv+0x584>
 80010f2:	e755      	b.n	8000fa0 <__aeabi_ddiv+0x430>
 80010f4:	2200      	movs	r2, #0
 80010f6:	2301      	movs	r3, #1
 80010f8:	2400      	movs	r4, #0
 80010fa:	4690      	mov	r8, r2
 80010fc:	e598      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 80010fe:	000a      	movs	r2, r1
 8001100:	42bc      	cmp	r4, r7
 8001102:	d000      	beq.n	8001106 <__aeabi_ddiv+0x596>
 8001104:	e66e      	b.n	8000de4 <__aeabi_ddiv+0x274>
 8001106:	454b      	cmp	r3, r9
 8001108:	d000      	beq.n	800110c <__aeabi_ddiv+0x59c>
 800110a:	e66b      	b.n	8000de4 <__aeabi_ddiv+0x274>
 800110c:	e66c      	b.n	8000de8 <__aeabi_ddiv+0x278>
 800110e:	4b23      	ldr	r3, [pc, #140]	@ (800119c <__aeabi_ddiv+0x62c>)
 8001110:	4a23      	ldr	r2, [pc, #140]	@ (80011a0 <__aeabi_ddiv+0x630>)
 8001112:	4453      	add	r3, sl
 8001114:	4592      	cmp	sl, r2
 8001116:	da00      	bge.n	800111a <__aeabi_ddiv+0x5aa>
 8001118:	e718      	b.n	8000f4c <__aeabi_ddiv+0x3dc>
 800111a:	2101      	movs	r1, #1
 800111c:	4249      	negs	r1, r1
 800111e:	1d0a      	adds	r2, r1, #4
 8001120:	428a      	cmp	r2, r1
 8001122:	4189      	sbcs	r1, r1
 8001124:	4249      	negs	r1, r1
 8001126:	448b      	add	fp, r1
 8001128:	e666      	b.n	8000df8 <__aeabi_ddiv+0x288>
 800112a:	210f      	movs	r1, #15
 800112c:	4011      	ands	r1, r2
 800112e:	2904      	cmp	r1, #4
 8001130:	d100      	bne.n	8001134 <__aeabi_ddiv+0x5c4>
 8001132:	e661      	b.n	8000df8 <__aeabi_ddiv+0x288>
 8001134:	0011      	movs	r1, r2
 8001136:	e7f2      	b.n	800111e <__aeabi_ddiv+0x5ae>
 8001138:	42bc      	cmp	r4, r7
 800113a:	d800      	bhi.n	800113e <__aeabi_ddiv+0x5ce>
 800113c:	e60a      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 800113e:	2302      	movs	r3, #2
 8001140:	425b      	negs	r3, r3
 8001142:	469c      	mov	ip, r3
 8001144:	9900      	ldr	r1, [sp, #0]
 8001146:	444f      	add	r7, r9
 8001148:	454f      	cmp	r7, r9
 800114a:	419b      	sbcs	r3, r3
 800114c:	44e3      	add	fp, ip
 800114e:	468c      	mov	ip, r1
 8001150:	425b      	negs	r3, r3
 8001152:	4463      	add	r3, ip
 8001154:	18c0      	adds	r0, r0, r3
 8001156:	e5ff      	b.n	8000d58 <__aeabi_ddiv+0x1e8>
 8001158:	4649      	mov	r1, r9
 800115a:	9d00      	ldr	r5, [sp, #0]
 800115c:	0048      	lsls	r0, r1, #1
 800115e:	4548      	cmp	r0, r9
 8001160:	4189      	sbcs	r1, r1
 8001162:	46ac      	mov	ip, r5
 8001164:	4249      	negs	r1, r1
 8001166:	4461      	add	r1, ip
 8001168:	4681      	mov	r9, r0
 800116a:	3a02      	subs	r2, #2
 800116c:	1864      	adds	r4, r4, r1
 800116e:	e7c7      	b.n	8001100 <__aeabi_ddiv+0x590>
 8001170:	2480      	movs	r4, #128	@ 0x80
 8001172:	465b      	mov	r3, fp
 8001174:	0324      	lsls	r4, r4, #12
 8001176:	431c      	orrs	r4, r3
 8001178:	0324      	lsls	r4, r4, #12
 800117a:	4690      	mov	r8, r2
 800117c:	4b04      	ldr	r3, [pc, #16]	@ (8001190 <__aeabi_ddiv+0x620>)
 800117e:	0b24      	lsrs	r4, r4, #12
 8001180:	e556      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8001182:	4599      	cmp	r9, r3
 8001184:	d3e8      	bcc.n	8001158 <__aeabi_ddiv+0x5e8>
 8001186:	000a      	movs	r2, r1
 8001188:	e7bd      	b.n	8001106 <__aeabi_ddiv+0x596>
 800118a:	2300      	movs	r3, #0
 800118c:	e708      	b.n	8000fa0 <__aeabi_ddiv+0x430>
 800118e:	46c0      	nop			@ (mov r8, r8)
 8001190:	000007ff 	.word	0x000007ff
 8001194:	0000043e 	.word	0x0000043e
 8001198:	0000041e 	.word	0x0000041e
 800119c:	000003ff 	.word	0x000003ff
 80011a0:	fffffc02 	.word	0xfffffc02

080011a4 <__eqdf2>:
 80011a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011a6:	4657      	mov	r7, sl
 80011a8:	46de      	mov	lr, fp
 80011aa:	464e      	mov	r6, r9
 80011ac:	4645      	mov	r5, r8
 80011ae:	b5e0      	push	{r5, r6, r7, lr}
 80011b0:	000d      	movs	r5, r1
 80011b2:	0004      	movs	r4, r0
 80011b4:	0fe8      	lsrs	r0, r5, #31
 80011b6:	4683      	mov	fp, r0
 80011b8:	0309      	lsls	r1, r1, #12
 80011ba:	0fd8      	lsrs	r0, r3, #31
 80011bc:	0b09      	lsrs	r1, r1, #12
 80011be:	4682      	mov	sl, r0
 80011c0:	4819      	ldr	r0, [pc, #100]	@ (8001228 <__eqdf2+0x84>)
 80011c2:	468c      	mov	ip, r1
 80011c4:	031f      	lsls	r7, r3, #12
 80011c6:	0069      	lsls	r1, r5, #1
 80011c8:	005e      	lsls	r6, r3, #1
 80011ca:	0d49      	lsrs	r1, r1, #21
 80011cc:	0b3f      	lsrs	r7, r7, #12
 80011ce:	0d76      	lsrs	r6, r6, #21
 80011d0:	4281      	cmp	r1, r0
 80011d2:	d018      	beq.n	8001206 <__eqdf2+0x62>
 80011d4:	4286      	cmp	r6, r0
 80011d6:	d00f      	beq.n	80011f8 <__eqdf2+0x54>
 80011d8:	2001      	movs	r0, #1
 80011da:	42b1      	cmp	r1, r6
 80011dc:	d10d      	bne.n	80011fa <__eqdf2+0x56>
 80011de:	45bc      	cmp	ip, r7
 80011e0:	d10b      	bne.n	80011fa <__eqdf2+0x56>
 80011e2:	4294      	cmp	r4, r2
 80011e4:	d109      	bne.n	80011fa <__eqdf2+0x56>
 80011e6:	45d3      	cmp	fp, sl
 80011e8:	d01c      	beq.n	8001224 <__eqdf2+0x80>
 80011ea:	2900      	cmp	r1, #0
 80011ec:	d105      	bne.n	80011fa <__eqdf2+0x56>
 80011ee:	4660      	mov	r0, ip
 80011f0:	4320      	orrs	r0, r4
 80011f2:	1e43      	subs	r3, r0, #1
 80011f4:	4198      	sbcs	r0, r3
 80011f6:	e000      	b.n	80011fa <__eqdf2+0x56>
 80011f8:	2001      	movs	r0, #1
 80011fa:	bcf0      	pop	{r4, r5, r6, r7}
 80011fc:	46bb      	mov	fp, r7
 80011fe:	46b2      	mov	sl, r6
 8001200:	46a9      	mov	r9, r5
 8001202:	46a0      	mov	r8, r4
 8001204:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001206:	2001      	movs	r0, #1
 8001208:	428e      	cmp	r6, r1
 800120a:	d1f6      	bne.n	80011fa <__eqdf2+0x56>
 800120c:	4661      	mov	r1, ip
 800120e:	4339      	orrs	r1, r7
 8001210:	000f      	movs	r7, r1
 8001212:	4317      	orrs	r7, r2
 8001214:	4327      	orrs	r7, r4
 8001216:	d1f0      	bne.n	80011fa <__eqdf2+0x56>
 8001218:	465b      	mov	r3, fp
 800121a:	4652      	mov	r2, sl
 800121c:	1a98      	subs	r0, r3, r2
 800121e:	1e43      	subs	r3, r0, #1
 8001220:	4198      	sbcs	r0, r3
 8001222:	e7ea      	b.n	80011fa <__eqdf2+0x56>
 8001224:	2000      	movs	r0, #0
 8001226:	e7e8      	b.n	80011fa <__eqdf2+0x56>
 8001228:	000007ff 	.word	0x000007ff

0800122c <__gedf2>:
 800122c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800122e:	4657      	mov	r7, sl
 8001230:	464e      	mov	r6, r9
 8001232:	4645      	mov	r5, r8
 8001234:	46de      	mov	lr, fp
 8001236:	b5e0      	push	{r5, r6, r7, lr}
 8001238:	000d      	movs	r5, r1
 800123a:	030f      	lsls	r7, r1, #12
 800123c:	0b39      	lsrs	r1, r7, #12
 800123e:	b083      	sub	sp, #12
 8001240:	0004      	movs	r4, r0
 8001242:	4680      	mov	r8, r0
 8001244:	9101      	str	r1, [sp, #4]
 8001246:	0058      	lsls	r0, r3, #1
 8001248:	0fe9      	lsrs	r1, r5, #31
 800124a:	4f31      	ldr	r7, [pc, #196]	@ (8001310 <__gedf2+0xe4>)
 800124c:	0d40      	lsrs	r0, r0, #21
 800124e:	468c      	mov	ip, r1
 8001250:	006e      	lsls	r6, r5, #1
 8001252:	0319      	lsls	r1, r3, #12
 8001254:	4682      	mov	sl, r0
 8001256:	4691      	mov	r9, r2
 8001258:	0d76      	lsrs	r6, r6, #21
 800125a:	0b09      	lsrs	r1, r1, #12
 800125c:	0fd8      	lsrs	r0, r3, #31
 800125e:	42be      	cmp	r6, r7
 8001260:	d01f      	beq.n	80012a2 <__gedf2+0x76>
 8001262:	45ba      	cmp	sl, r7
 8001264:	d00f      	beq.n	8001286 <__gedf2+0x5a>
 8001266:	2e00      	cmp	r6, #0
 8001268:	d12f      	bne.n	80012ca <__gedf2+0x9e>
 800126a:	4655      	mov	r5, sl
 800126c:	9e01      	ldr	r6, [sp, #4]
 800126e:	4334      	orrs	r4, r6
 8001270:	2d00      	cmp	r5, #0
 8001272:	d127      	bne.n	80012c4 <__gedf2+0x98>
 8001274:	430a      	orrs	r2, r1
 8001276:	d03a      	beq.n	80012ee <__gedf2+0xc2>
 8001278:	2c00      	cmp	r4, #0
 800127a:	d145      	bne.n	8001308 <__gedf2+0xdc>
 800127c:	2800      	cmp	r0, #0
 800127e:	d11a      	bne.n	80012b6 <__gedf2+0x8a>
 8001280:	2001      	movs	r0, #1
 8001282:	4240      	negs	r0, r0
 8001284:	e017      	b.n	80012b6 <__gedf2+0x8a>
 8001286:	4311      	orrs	r1, r2
 8001288:	d13b      	bne.n	8001302 <__gedf2+0xd6>
 800128a:	2e00      	cmp	r6, #0
 800128c:	d102      	bne.n	8001294 <__gedf2+0x68>
 800128e:	9f01      	ldr	r7, [sp, #4]
 8001290:	4327      	orrs	r7, r4
 8001292:	d0f3      	beq.n	800127c <__gedf2+0x50>
 8001294:	4584      	cmp	ip, r0
 8001296:	d109      	bne.n	80012ac <__gedf2+0x80>
 8001298:	4663      	mov	r3, ip
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f0      	beq.n	8001280 <__gedf2+0x54>
 800129e:	4660      	mov	r0, ip
 80012a0:	e009      	b.n	80012b6 <__gedf2+0x8a>
 80012a2:	9f01      	ldr	r7, [sp, #4]
 80012a4:	4327      	orrs	r7, r4
 80012a6:	d12c      	bne.n	8001302 <__gedf2+0xd6>
 80012a8:	45b2      	cmp	sl, r6
 80012aa:	d024      	beq.n	80012f6 <__gedf2+0xca>
 80012ac:	4663      	mov	r3, ip
 80012ae:	2002      	movs	r0, #2
 80012b0:	3b01      	subs	r3, #1
 80012b2:	4018      	ands	r0, r3
 80012b4:	3801      	subs	r0, #1
 80012b6:	b003      	add	sp, #12
 80012b8:	bcf0      	pop	{r4, r5, r6, r7}
 80012ba:	46bb      	mov	fp, r7
 80012bc:	46b2      	mov	sl, r6
 80012be:	46a9      	mov	r9, r5
 80012c0:	46a0      	mov	r8, r4
 80012c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c4:	2c00      	cmp	r4, #0
 80012c6:	d0d9      	beq.n	800127c <__gedf2+0x50>
 80012c8:	e7e4      	b.n	8001294 <__gedf2+0x68>
 80012ca:	4654      	mov	r4, sl
 80012cc:	2c00      	cmp	r4, #0
 80012ce:	d0ed      	beq.n	80012ac <__gedf2+0x80>
 80012d0:	4584      	cmp	ip, r0
 80012d2:	d1eb      	bne.n	80012ac <__gedf2+0x80>
 80012d4:	4556      	cmp	r6, sl
 80012d6:	dce9      	bgt.n	80012ac <__gedf2+0x80>
 80012d8:	dbde      	blt.n	8001298 <__gedf2+0x6c>
 80012da:	9b01      	ldr	r3, [sp, #4]
 80012dc:	428b      	cmp	r3, r1
 80012de:	d8e5      	bhi.n	80012ac <__gedf2+0x80>
 80012e0:	d1da      	bne.n	8001298 <__gedf2+0x6c>
 80012e2:	45c8      	cmp	r8, r9
 80012e4:	d8e2      	bhi.n	80012ac <__gedf2+0x80>
 80012e6:	2000      	movs	r0, #0
 80012e8:	45c8      	cmp	r8, r9
 80012ea:	d2e4      	bcs.n	80012b6 <__gedf2+0x8a>
 80012ec:	e7d4      	b.n	8001298 <__gedf2+0x6c>
 80012ee:	2000      	movs	r0, #0
 80012f0:	2c00      	cmp	r4, #0
 80012f2:	d0e0      	beq.n	80012b6 <__gedf2+0x8a>
 80012f4:	e7da      	b.n	80012ac <__gedf2+0x80>
 80012f6:	4311      	orrs	r1, r2
 80012f8:	d103      	bne.n	8001302 <__gedf2+0xd6>
 80012fa:	4584      	cmp	ip, r0
 80012fc:	d1d6      	bne.n	80012ac <__gedf2+0x80>
 80012fe:	2000      	movs	r0, #0
 8001300:	e7d9      	b.n	80012b6 <__gedf2+0x8a>
 8001302:	2002      	movs	r0, #2
 8001304:	4240      	negs	r0, r0
 8001306:	e7d6      	b.n	80012b6 <__gedf2+0x8a>
 8001308:	4584      	cmp	ip, r0
 800130a:	d0e6      	beq.n	80012da <__gedf2+0xae>
 800130c:	e7ce      	b.n	80012ac <__gedf2+0x80>
 800130e:	46c0      	nop			@ (mov r8, r8)
 8001310:	000007ff 	.word	0x000007ff

08001314 <__ledf2>:
 8001314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001316:	4657      	mov	r7, sl
 8001318:	464e      	mov	r6, r9
 800131a:	4645      	mov	r5, r8
 800131c:	46de      	mov	lr, fp
 800131e:	b5e0      	push	{r5, r6, r7, lr}
 8001320:	000d      	movs	r5, r1
 8001322:	030f      	lsls	r7, r1, #12
 8001324:	0004      	movs	r4, r0
 8001326:	4680      	mov	r8, r0
 8001328:	0fe8      	lsrs	r0, r5, #31
 800132a:	0b39      	lsrs	r1, r7, #12
 800132c:	4684      	mov	ip, r0
 800132e:	b083      	sub	sp, #12
 8001330:	0058      	lsls	r0, r3, #1
 8001332:	4f30      	ldr	r7, [pc, #192]	@ (80013f4 <__ledf2+0xe0>)
 8001334:	0d40      	lsrs	r0, r0, #21
 8001336:	9101      	str	r1, [sp, #4]
 8001338:	031e      	lsls	r6, r3, #12
 800133a:	0069      	lsls	r1, r5, #1
 800133c:	4682      	mov	sl, r0
 800133e:	4691      	mov	r9, r2
 8001340:	0d49      	lsrs	r1, r1, #21
 8001342:	0b36      	lsrs	r6, r6, #12
 8001344:	0fd8      	lsrs	r0, r3, #31
 8001346:	42b9      	cmp	r1, r7
 8001348:	d020      	beq.n	800138c <__ledf2+0x78>
 800134a:	45ba      	cmp	sl, r7
 800134c:	d00f      	beq.n	800136e <__ledf2+0x5a>
 800134e:	2900      	cmp	r1, #0
 8001350:	d12b      	bne.n	80013aa <__ledf2+0x96>
 8001352:	9901      	ldr	r1, [sp, #4]
 8001354:	430c      	orrs	r4, r1
 8001356:	4651      	mov	r1, sl
 8001358:	2900      	cmp	r1, #0
 800135a:	d137      	bne.n	80013cc <__ledf2+0xb8>
 800135c:	4332      	orrs	r2, r6
 800135e:	d038      	beq.n	80013d2 <__ledf2+0xbe>
 8001360:	2c00      	cmp	r4, #0
 8001362:	d144      	bne.n	80013ee <__ledf2+0xda>
 8001364:	2800      	cmp	r0, #0
 8001366:	d119      	bne.n	800139c <__ledf2+0x88>
 8001368:	2001      	movs	r0, #1
 800136a:	4240      	negs	r0, r0
 800136c:	e016      	b.n	800139c <__ledf2+0x88>
 800136e:	4316      	orrs	r6, r2
 8001370:	d113      	bne.n	800139a <__ledf2+0x86>
 8001372:	2900      	cmp	r1, #0
 8001374:	d102      	bne.n	800137c <__ledf2+0x68>
 8001376:	9f01      	ldr	r7, [sp, #4]
 8001378:	4327      	orrs	r7, r4
 800137a:	d0f3      	beq.n	8001364 <__ledf2+0x50>
 800137c:	4584      	cmp	ip, r0
 800137e:	d020      	beq.n	80013c2 <__ledf2+0xae>
 8001380:	4663      	mov	r3, ip
 8001382:	2002      	movs	r0, #2
 8001384:	3b01      	subs	r3, #1
 8001386:	4018      	ands	r0, r3
 8001388:	3801      	subs	r0, #1
 800138a:	e007      	b.n	800139c <__ledf2+0x88>
 800138c:	9f01      	ldr	r7, [sp, #4]
 800138e:	4327      	orrs	r7, r4
 8001390:	d103      	bne.n	800139a <__ledf2+0x86>
 8001392:	458a      	cmp	sl, r1
 8001394:	d1f4      	bne.n	8001380 <__ledf2+0x6c>
 8001396:	4316      	orrs	r6, r2
 8001398:	d01f      	beq.n	80013da <__ledf2+0xc6>
 800139a:	2002      	movs	r0, #2
 800139c:	b003      	add	sp, #12
 800139e:	bcf0      	pop	{r4, r5, r6, r7}
 80013a0:	46bb      	mov	fp, r7
 80013a2:	46b2      	mov	sl, r6
 80013a4:	46a9      	mov	r9, r5
 80013a6:	46a0      	mov	r8, r4
 80013a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013aa:	4654      	mov	r4, sl
 80013ac:	2c00      	cmp	r4, #0
 80013ae:	d0e7      	beq.n	8001380 <__ledf2+0x6c>
 80013b0:	4584      	cmp	ip, r0
 80013b2:	d1e5      	bne.n	8001380 <__ledf2+0x6c>
 80013b4:	4551      	cmp	r1, sl
 80013b6:	dce3      	bgt.n	8001380 <__ledf2+0x6c>
 80013b8:	db03      	blt.n	80013c2 <__ledf2+0xae>
 80013ba:	9b01      	ldr	r3, [sp, #4]
 80013bc:	42b3      	cmp	r3, r6
 80013be:	d8df      	bhi.n	8001380 <__ledf2+0x6c>
 80013c0:	d00f      	beq.n	80013e2 <__ledf2+0xce>
 80013c2:	4663      	mov	r3, ip
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d0cf      	beq.n	8001368 <__ledf2+0x54>
 80013c8:	4660      	mov	r0, ip
 80013ca:	e7e7      	b.n	800139c <__ledf2+0x88>
 80013cc:	2c00      	cmp	r4, #0
 80013ce:	d0c9      	beq.n	8001364 <__ledf2+0x50>
 80013d0:	e7d4      	b.n	800137c <__ledf2+0x68>
 80013d2:	2000      	movs	r0, #0
 80013d4:	2c00      	cmp	r4, #0
 80013d6:	d0e1      	beq.n	800139c <__ledf2+0x88>
 80013d8:	e7d2      	b.n	8001380 <__ledf2+0x6c>
 80013da:	4584      	cmp	ip, r0
 80013dc:	d1d0      	bne.n	8001380 <__ledf2+0x6c>
 80013de:	2000      	movs	r0, #0
 80013e0:	e7dc      	b.n	800139c <__ledf2+0x88>
 80013e2:	45c8      	cmp	r8, r9
 80013e4:	d8cc      	bhi.n	8001380 <__ledf2+0x6c>
 80013e6:	2000      	movs	r0, #0
 80013e8:	45c8      	cmp	r8, r9
 80013ea:	d2d7      	bcs.n	800139c <__ledf2+0x88>
 80013ec:	e7e9      	b.n	80013c2 <__ledf2+0xae>
 80013ee:	4584      	cmp	ip, r0
 80013f0:	d0e3      	beq.n	80013ba <__ledf2+0xa6>
 80013f2:	e7c5      	b.n	8001380 <__ledf2+0x6c>
 80013f4:	000007ff 	.word	0x000007ff

080013f8 <__aeabi_dmul>:
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fa:	4657      	mov	r7, sl
 80013fc:	46de      	mov	lr, fp
 80013fe:	464e      	mov	r6, r9
 8001400:	4645      	mov	r5, r8
 8001402:	b5e0      	push	{r5, r6, r7, lr}
 8001404:	001f      	movs	r7, r3
 8001406:	030b      	lsls	r3, r1, #12
 8001408:	0b1b      	lsrs	r3, r3, #12
 800140a:	0016      	movs	r6, r2
 800140c:	469a      	mov	sl, r3
 800140e:	0fca      	lsrs	r2, r1, #31
 8001410:	004b      	lsls	r3, r1, #1
 8001412:	0004      	movs	r4, r0
 8001414:	4693      	mov	fp, r2
 8001416:	b087      	sub	sp, #28
 8001418:	0d5b      	lsrs	r3, r3, #21
 800141a:	d100      	bne.n	800141e <__aeabi_dmul+0x26>
 800141c:	e0d5      	b.n	80015ca <__aeabi_dmul+0x1d2>
 800141e:	4abb      	ldr	r2, [pc, #748]	@ (800170c <__aeabi_dmul+0x314>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d100      	bne.n	8001426 <__aeabi_dmul+0x2e>
 8001424:	e0f8      	b.n	8001618 <__aeabi_dmul+0x220>
 8001426:	4651      	mov	r1, sl
 8001428:	0f42      	lsrs	r2, r0, #29
 800142a:	00c9      	lsls	r1, r1, #3
 800142c:	430a      	orrs	r2, r1
 800142e:	2180      	movs	r1, #128	@ 0x80
 8001430:	0409      	lsls	r1, r1, #16
 8001432:	4311      	orrs	r1, r2
 8001434:	00c2      	lsls	r2, r0, #3
 8001436:	4691      	mov	r9, r2
 8001438:	4ab5      	ldr	r2, [pc, #724]	@ (8001710 <__aeabi_dmul+0x318>)
 800143a:	468a      	mov	sl, r1
 800143c:	189d      	adds	r5, r3, r2
 800143e:	2300      	movs	r3, #0
 8001440:	4698      	mov	r8, r3
 8001442:	9302      	str	r3, [sp, #8]
 8001444:	033c      	lsls	r4, r7, #12
 8001446:	007b      	lsls	r3, r7, #1
 8001448:	0ffa      	lsrs	r2, r7, #31
 800144a:	0030      	movs	r0, r6
 800144c:	0b24      	lsrs	r4, r4, #12
 800144e:	0d5b      	lsrs	r3, r3, #21
 8001450:	9200      	str	r2, [sp, #0]
 8001452:	d100      	bne.n	8001456 <__aeabi_dmul+0x5e>
 8001454:	e096      	b.n	8001584 <__aeabi_dmul+0x18c>
 8001456:	4aad      	ldr	r2, [pc, #692]	@ (800170c <__aeabi_dmul+0x314>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d031      	beq.n	80014c0 <__aeabi_dmul+0xc8>
 800145c:	0f72      	lsrs	r2, r6, #29
 800145e:	00e4      	lsls	r4, r4, #3
 8001460:	4322      	orrs	r2, r4
 8001462:	2480      	movs	r4, #128	@ 0x80
 8001464:	0424      	lsls	r4, r4, #16
 8001466:	4314      	orrs	r4, r2
 8001468:	4aa9      	ldr	r2, [pc, #676]	@ (8001710 <__aeabi_dmul+0x318>)
 800146a:	00f0      	lsls	r0, r6, #3
 800146c:	4694      	mov	ip, r2
 800146e:	4463      	add	r3, ip
 8001470:	195b      	adds	r3, r3, r5
 8001472:	1c5a      	adds	r2, r3, #1
 8001474:	9201      	str	r2, [sp, #4]
 8001476:	4642      	mov	r2, r8
 8001478:	2600      	movs	r6, #0
 800147a:	2a0a      	cmp	r2, #10
 800147c:	dc42      	bgt.n	8001504 <__aeabi_dmul+0x10c>
 800147e:	465a      	mov	r2, fp
 8001480:	9900      	ldr	r1, [sp, #0]
 8001482:	404a      	eors	r2, r1
 8001484:	4693      	mov	fp, r2
 8001486:	4642      	mov	r2, r8
 8001488:	2a02      	cmp	r2, #2
 800148a:	dc32      	bgt.n	80014f2 <__aeabi_dmul+0xfa>
 800148c:	3a01      	subs	r2, #1
 800148e:	2a01      	cmp	r2, #1
 8001490:	d900      	bls.n	8001494 <__aeabi_dmul+0x9c>
 8001492:	e149      	b.n	8001728 <__aeabi_dmul+0x330>
 8001494:	2e02      	cmp	r6, #2
 8001496:	d100      	bne.n	800149a <__aeabi_dmul+0xa2>
 8001498:	e0ca      	b.n	8001630 <__aeabi_dmul+0x238>
 800149a:	2e01      	cmp	r6, #1
 800149c:	d13d      	bne.n	800151a <__aeabi_dmul+0x122>
 800149e:	2300      	movs	r3, #0
 80014a0:	2400      	movs	r4, #0
 80014a2:	2200      	movs	r2, #0
 80014a4:	0010      	movs	r0, r2
 80014a6:	465a      	mov	r2, fp
 80014a8:	051b      	lsls	r3, r3, #20
 80014aa:	4323      	orrs	r3, r4
 80014ac:	07d2      	lsls	r2, r2, #31
 80014ae:	4313      	orrs	r3, r2
 80014b0:	0019      	movs	r1, r3
 80014b2:	b007      	add	sp, #28
 80014b4:	bcf0      	pop	{r4, r5, r6, r7}
 80014b6:	46bb      	mov	fp, r7
 80014b8:	46b2      	mov	sl, r6
 80014ba:	46a9      	mov	r9, r5
 80014bc:	46a0      	mov	r8, r4
 80014be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014c0:	4b92      	ldr	r3, [pc, #584]	@ (800170c <__aeabi_dmul+0x314>)
 80014c2:	4326      	orrs	r6, r4
 80014c4:	18eb      	adds	r3, r5, r3
 80014c6:	2e00      	cmp	r6, #0
 80014c8:	d100      	bne.n	80014cc <__aeabi_dmul+0xd4>
 80014ca:	e0bb      	b.n	8001644 <__aeabi_dmul+0x24c>
 80014cc:	2203      	movs	r2, #3
 80014ce:	4641      	mov	r1, r8
 80014d0:	4311      	orrs	r1, r2
 80014d2:	465a      	mov	r2, fp
 80014d4:	4688      	mov	r8, r1
 80014d6:	9900      	ldr	r1, [sp, #0]
 80014d8:	404a      	eors	r2, r1
 80014da:	2180      	movs	r1, #128	@ 0x80
 80014dc:	0109      	lsls	r1, r1, #4
 80014de:	468c      	mov	ip, r1
 80014e0:	0029      	movs	r1, r5
 80014e2:	4461      	add	r1, ip
 80014e4:	9101      	str	r1, [sp, #4]
 80014e6:	4641      	mov	r1, r8
 80014e8:	290a      	cmp	r1, #10
 80014ea:	dd00      	ble.n	80014ee <__aeabi_dmul+0xf6>
 80014ec:	e233      	b.n	8001956 <__aeabi_dmul+0x55e>
 80014ee:	4693      	mov	fp, r2
 80014f0:	2603      	movs	r6, #3
 80014f2:	4642      	mov	r2, r8
 80014f4:	2701      	movs	r7, #1
 80014f6:	4097      	lsls	r7, r2
 80014f8:	21a6      	movs	r1, #166	@ 0xa6
 80014fa:	003a      	movs	r2, r7
 80014fc:	00c9      	lsls	r1, r1, #3
 80014fe:	400a      	ands	r2, r1
 8001500:	420f      	tst	r7, r1
 8001502:	d031      	beq.n	8001568 <__aeabi_dmul+0x170>
 8001504:	9e02      	ldr	r6, [sp, #8]
 8001506:	2e02      	cmp	r6, #2
 8001508:	d100      	bne.n	800150c <__aeabi_dmul+0x114>
 800150a:	e235      	b.n	8001978 <__aeabi_dmul+0x580>
 800150c:	2e03      	cmp	r6, #3
 800150e:	d100      	bne.n	8001512 <__aeabi_dmul+0x11a>
 8001510:	e1d2      	b.n	80018b8 <__aeabi_dmul+0x4c0>
 8001512:	4654      	mov	r4, sl
 8001514:	4648      	mov	r0, r9
 8001516:	2e01      	cmp	r6, #1
 8001518:	d0c1      	beq.n	800149e <__aeabi_dmul+0xa6>
 800151a:	9a01      	ldr	r2, [sp, #4]
 800151c:	4b7d      	ldr	r3, [pc, #500]	@ (8001714 <__aeabi_dmul+0x31c>)
 800151e:	4694      	mov	ip, r2
 8001520:	4463      	add	r3, ip
 8001522:	2b00      	cmp	r3, #0
 8001524:	dc00      	bgt.n	8001528 <__aeabi_dmul+0x130>
 8001526:	e0c0      	b.n	80016aa <__aeabi_dmul+0x2b2>
 8001528:	0742      	lsls	r2, r0, #29
 800152a:	d009      	beq.n	8001540 <__aeabi_dmul+0x148>
 800152c:	220f      	movs	r2, #15
 800152e:	4002      	ands	r2, r0
 8001530:	2a04      	cmp	r2, #4
 8001532:	d005      	beq.n	8001540 <__aeabi_dmul+0x148>
 8001534:	1d02      	adds	r2, r0, #4
 8001536:	4282      	cmp	r2, r0
 8001538:	4180      	sbcs	r0, r0
 800153a:	4240      	negs	r0, r0
 800153c:	1824      	adds	r4, r4, r0
 800153e:	0010      	movs	r0, r2
 8001540:	01e2      	lsls	r2, r4, #7
 8001542:	d506      	bpl.n	8001552 <__aeabi_dmul+0x15a>
 8001544:	4b74      	ldr	r3, [pc, #464]	@ (8001718 <__aeabi_dmul+0x320>)
 8001546:	9a01      	ldr	r2, [sp, #4]
 8001548:	401c      	ands	r4, r3
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	4694      	mov	ip, r2
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	4463      	add	r3, ip
 8001552:	4a72      	ldr	r2, [pc, #456]	@ (800171c <__aeabi_dmul+0x324>)
 8001554:	4293      	cmp	r3, r2
 8001556:	dc6b      	bgt.n	8001630 <__aeabi_dmul+0x238>
 8001558:	0762      	lsls	r2, r4, #29
 800155a:	08c0      	lsrs	r0, r0, #3
 800155c:	0264      	lsls	r4, r4, #9
 800155e:	055b      	lsls	r3, r3, #21
 8001560:	4302      	orrs	r2, r0
 8001562:	0b24      	lsrs	r4, r4, #12
 8001564:	0d5b      	lsrs	r3, r3, #21
 8001566:	e79d      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001568:	2190      	movs	r1, #144	@ 0x90
 800156a:	0089      	lsls	r1, r1, #2
 800156c:	420f      	tst	r7, r1
 800156e:	d163      	bne.n	8001638 <__aeabi_dmul+0x240>
 8001570:	2288      	movs	r2, #136	@ 0x88
 8001572:	423a      	tst	r2, r7
 8001574:	d100      	bne.n	8001578 <__aeabi_dmul+0x180>
 8001576:	e0d7      	b.n	8001728 <__aeabi_dmul+0x330>
 8001578:	9b00      	ldr	r3, [sp, #0]
 800157a:	46a2      	mov	sl, r4
 800157c:	469b      	mov	fp, r3
 800157e:	4681      	mov	r9, r0
 8001580:	9602      	str	r6, [sp, #8]
 8001582:	e7bf      	b.n	8001504 <__aeabi_dmul+0x10c>
 8001584:	0023      	movs	r3, r4
 8001586:	4333      	orrs	r3, r6
 8001588:	d100      	bne.n	800158c <__aeabi_dmul+0x194>
 800158a:	e07f      	b.n	800168c <__aeabi_dmul+0x294>
 800158c:	2c00      	cmp	r4, #0
 800158e:	d100      	bne.n	8001592 <__aeabi_dmul+0x19a>
 8001590:	e1ad      	b.n	80018ee <__aeabi_dmul+0x4f6>
 8001592:	0020      	movs	r0, r4
 8001594:	f000 fe44 	bl	8002220 <__clzsi2>
 8001598:	0002      	movs	r2, r0
 800159a:	0003      	movs	r3, r0
 800159c:	3a0b      	subs	r2, #11
 800159e:	201d      	movs	r0, #29
 80015a0:	0019      	movs	r1, r3
 80015a2:	1a82      	subs	r2, r0, r2
 80015a4:	0030      	movs	r0, r6
 80015a6:	3908      	subs	r1, #8
 80015a8:	40d0      	lsrs	r0, r2
 80015aa:	408c      	lsls	r4, r1
 80015ac:	4304      	orrs	r4, r0
 80015ae:	0030      	movs	r0, r6
 80015b0:	4088      	lsls	r0, r1
 80015b2:	4a5b      	ldr	r2, [pc, #364]	@ (8001720 <__aeabi_dmul+0x328>)
 80015b4:	1aeb      	subs	r3, r5, r3
 80015b6:	4694      	mov	ip, r2
 80015b8:	4463      	add	r3, ip
 80015ba:	1c5a      	adds	r2, r3, #1
 80015bc:	9201      	str	r2, [sp, #4]
 80015be:	4642      	mov	r2, r8
 80015c0:	2600      	movs	r6, #0
 80015c2:	2a0a      	cmp	r2, #10
 80015c4:	dc00      	bgt.n	80015c8 <__aeabi_dmul+0x1d0>
 80015c6:	e75a      	b.n	800147e <__aeabi_dmul+0x86>
 80015c8:	e79c      	b.n	8001504 <__aeabi_dmul+0x10c>
 80015ca:	4653      	mov	r3, sl
 80015cc:	4303      	orrs	r3, r0
 80015ce:	4699      	mov	r9, r3
 80015d0:	d054      	beq.n	800167c <__aeabi_dmul+0x284>
 80015d2:	4653      	mov	r3, sl
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d100      	bne.n	80015da <__aeabi_dmul+0x1e2>
 80015d8:	e177      	b.n	80018ca <__aeabi_dmul+0x4d2>
 80015da:	4650      	mov	r0, sl
 80015dc:	f000 fe20 	bl	8002220 <__clzsi2>
 80015e0:	230b      	movs	r3, #11
 80015e2:	425b      	negs	r3, r3
 80015e4:	469c      	mov	ip, r3
 80015e6:	0002      	movs	r2, r0
 80015e8:	4484      	add	ip, r0
 80015ea:	0011      	movs	r1, r2
 80015ec:	4650      	mov	r0, sl
 80015ee:	3908      	subs	r1, #8
 80015f0:	4088      	lsls	r0, r1
 80015f2:	231d      	movs	r3, #29
 80015f4:	4680      	mov	r8, r0
 80015f6:	4660      	mov	r0, ip
 80015f8:	1a1b      	subs	r3, r3, r0
 80015fa:	0020      	movs	r0, r4
 80015fc:	40d8      	lsrs	r0, r3
 80015fe:	0003      	movs	r3, r0
 8001600:	4640      	mov	r0, r8
 8001602:	4303      	orrs	r3, r0
 8001604:	469a      	mov	sl, r3
 8001606:	0023      	movs	r3, r4
 8001608:	408b      	lsls	r3, r1
 800160a:	4699      	mov	r9, r3
 800160c:	2300      	movs	r3, #0
 800160e:	4d44      	ldr	r5, [pc, #272]	@ (8001720 <__aeabi_dmul+0x328>)
 8001610:	4698      	mov	r8, r3
 8001612:	1aad      	subs	r5, r5, r2
 8001614:	9302      	str	r3, [sp, #8]
 8001616:	e715      	b.n	8001444 <__aeabi_dmul+0x4c>
 8001618:	4652      	mov	r2, sl
 800161a:	4302      	orrs	r2, r0
 800161c:	4691      	mov	r9, r2
 800161e:	d126      	bne.n	800166e <__aeabi_dmul+0x276>
 8001620:	2200      	movs	r2, #0
 8001622:	001d      	movs	r5, r3
 8001624:	2302      	movs	r3, #2
 8001626:	4692      	mov	sl, r2
 8001628:	3208      	adds	r2, #8
 800162a:	4690      	mov	r8, r2
 800162c:	9302      	str	r3, [sp, #8]
 800162e:	e709      	b.n	8001444 <__aeabi_dmul+0x4c>
 8001630:	2400      	movs	r4, #0
 8001632:	2200      	movs	r2, #0
 8001634:	4b35      	ldr	r3, [pc, #212]	@ (800170c <__aeabi_dmul+0x314>)
 8001636:	e735      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001638:	2300      	movs	r3, #0
 800163a:	2480      	movs	r4, #128	@ 0x80
 800163c:	469b      	mov	fp, r3
 800163e:	0324      	lsls	r4, r4, #12
 8001640:	4b32      	ldr	r3, [pc, #200]	@ (800170c <__aeabi_dmul+0x314>)
 8001642:	e72f      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001644:	2202      	movs	r2, #2
 8001646:	4641      	mov	r1, r8
 8001648:	4311      	orrs	r1, r2
 800164a:	2280      	movs	r2, #128	@ 0x80
 800164c:	0112      	lsls	r2, r2, #4
 800164e:	4694      	mov	ip, r2
 8001650:	002a      	movs	r2, r5
 8001652:	4462      	add	r2, ip
 8001654:	4688      	mov	r8, r1
 8001656:	9201      	str	r2, [sp, #4]
 8001658:	290a      	cmp	r1, #10
 800165a:	dd00      	ble.n	800165e <__aeabi_dmul+0x266>
 800165c:	e752      	b.n	8001504 <__aeabi_dmul+0x10c>
 800165e:	465a      	mov	r2, fp
 8001660:	2000      	movs	r0, #0
 8001662:	9900      	ldr	r1, [sp, #0]
 8001664:	0004      	movs	r4, r0
 8001666:	404a      	eors	r2, r1
 8001668:	4693      	mov	fp, r2
 800166a:	2602      	movs	r6, #2
 800166c:	e70b      	b.n	8001486 <__aeabi_dmul+0x8e>
 800166e:	220c      	movs	r2, #12
 8001670:	001d      	movs	r5, r3
 8001672:	2303      	movs	r3, #3
 8001674:	4681      	mov	r9, r0
 8001676:	4690      	mov	r8, r2
 8001678:	9302      	str	r3, [sp, #8]
 800167a:	e6e3      	b.n	8001444 <__aeabi_dmul+0x4c>
 800167c:	2300      	movs	r3, #0
 800167e:	469a      	mov	sl, r3
 8001680:	3304      	adds	r3, #4
 8001682:	4698      	mov	r8, r3
 8001684:	3b03      	subs	r3, #3
 8001686:	2500      	movs	r5, #0
 8001688:	9302      	str	r3, [sp, #8]
 800168a:	e6db      	b.n	8001444 <__aeabi_dmul+0x4c>
 800168c:	4642      	mov	r2, r8
 800168e:	3301      	adds	r3, #1
 8001690:	431a      	orrs	r2, r3
 8001692:	002b      	movs	r3, r5
 8001694:	4690      	mov	r8, r2
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	9201      	str	r2, [sp, #4]
 800169a:	4642      	mov	r2, r8
 800169c:	2400      	movs	r4, #0
 800169e:	2000      	movs	r0, #0
 80016a0:	2601      	movs	r6, #1
 80016a2:	2a0a      	cmp	r2, #10
 80016a4:	dc00      	bgt.n	80016a8 <__aeabi_dmul+0x2b0>
 80016a6:	e6ea      	b.n	800147e <__aeabi_dmul+0x86>
 80016a8:	e72c      	b.n	8001504 <__aeabi_dmul+0x10c>
 80016aa:	2201      	movs	r2, #1
 80016ac:	1ad2      	subs	r2, r2, r3
 80016ae:	2a38      	cmp	r2, #56	@ 0x38
 80016b0:	dd00      	ble.n	80016b4 <__aeabi_dmul+0x2bc>
 80016b2:	e6f4      	b.n	800149e <__aeabi_dmul+0xa6>
 80016b4:	2a1f      	cmp	r2, #31
 80016b6:	dc00      	bgt.n	80016ba <__aeabi_dmul+0x2c2>
 80016b8:	e12a      	b.n	8001910 <__aeabi_dmul+0x518>
 80016ba:	211f      	movs	r1, #31
 80016bc:	4249      	negs	r1, r1
 80016be:	1acb      	subs	r3, r1, r3
 80016c0:	0021      	movs	r1, r4
 80016c2:	40d9      	lsrs	r1, r3
 80016c4:	000b      	movs	r3, r1
 80016c6:	2a20      	cmp	r2, #32
 80016c8:	d005      	beq.n	80016d6 <__aeabi_dmul+0x2de>
 80016ca:	4a16      	ldr	r2, [pc, #88]	@ (8001724 <__aeabi_dmul+0x32c>)
 80016cc:	9d01      	ldr	r5, [sp, #4]
 80016ce:	4694      	mov	ip, r2
 80016d0:	4465      	add	r5, ip
 80016d2:	40ac      	lsls	r4, r5
 80016d4:	4320      	orrs	r0, r4
 80016d6:	1e42      	subs	r2, r0, #1
 80016d8:	4190      	sbcs	r0, r2
 80016da:	4318      	orrs	r0, r3
 80016dc:	2307      	movs	r3, #7
 80016de:	0019      	movs	r1, r3
 80016e0:	2400      	movs	r4, #0
 80016e2:	4001      	ands	r1, r0
 80016e4:	4203      	tst	r3, r0
 80016e6:	d00c      	beq.n	8001702 <__aeabi_dmul+0x30a>
 80016e8:	230f      	movs	r3, #15
 80016ea:	4003      	ands	r3, r0
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d100      	bne.n	80016f2 <__aeabi_dmul+0x2fa>
 80016f0:	e140      	b.n	8001974 <__aeabi_dmul+0x57c>
 80016f2:	1d03      	adds	r3, r0, #4
 80016f4:	4283      	cmp	r3, r0
 80016f6:	41a4      	sbcs	r4, r4
 80016f8:	0018      	movs	r0, r3
 80016fa:	4264      	negs	r4, r4
 80016fc:	0761      	lsls	r1, r4, #29
 80016fe:	0264      	lsls	r4, r4, #9
 8001700:	0b24      	lsrs	r4, r4, #12
 8001702:	08c2      	lsrs	r2, r0, #3
 8001704:	2300      	movs	r3, #0
 8001706:	430a      	orrs	r2, r1
 8001708:	e6cc      	b.n	80014a4 <__aeabi_dmul+0xac>
 800170a:	46c0      	nop			@ (mov r8, r8)
 800170c:	000007ff 	.word	0x000007ff
 8001710:	fffffc01 	.word	0xfffffc01
 8001714:	000003ff 	.word	0x000003ff
 8001718:	feffffff 	.word	0xfeffffff
 800171c:	000007fe 	.word	0x000007fe
 8001720:	fffffc0d 	.word	0xfffffc0d
 8001724:	0000043e 	.word	0x0000043e
 8001728:	4649      	mov	r1, r9
 800172a:	464a      	mov	r2, r9
 800172c:	0409      	lsls	r1, r1, #16
 800172e:	0c09      	lsrs	r1, r1, #16
 8001730:	000d      	movs	r5, r1
 8001732:	0c16      	lsrs	r6, r2, #16
 8001734:	0c02      	lsrs	r2, r0, #16
 8001736:	0400      	lsls	r0, r0, #16
 8001738:	0c00      	lsrs	r0, r0, #16
 800173a:	4345      	muls	r5, r0
 800173c:	46ac      	mov	ip, r5
 800173e:	0005      	movs	r5, r0
 8001740:	4375      	muls	r5, r6
 8001742:	46a8      	mov	r8, r5
 8001744:	0015      	movs	r5, r2
 8001746:	000f      	movs	r7, r1
 8001748:	4375      	muls	r5, r6
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	9502      	str	r5, [sp, #8]
 800174e:	002a      	movs	r2, r5
 8001750:	9d00      	ldr	r5, [sp, #0]
 8001752:	436f      	muls	r7, r5
 8001754:	4665      	mov	r5, ip
 8001756:	0c2d      	lsrs	r5, r5, #16
 8001758:	46a9      	mov	r9, r5
 800175a:	4447      	add	r7, r8
 800175c:	444f      	add	r7, r9
 800175e:	45b8      	cmp	r8, r7
 8001760:	d905      	bls.n	800176e <__aeabi_dmul+0x376>
 8001762:	0015      	movs	r5, r2
 8001764:	2280      	movs	r2, #128	@ 0x80
 8001766:	0252      	lsls	r2, r2, #9
 8001768:	4690      	mov	r8, r2
 800176a:	4445      	add	r5, r8
 800176c:	9502      	str	r5, [sp, #8]
 800176e:	0c3d      	lsrs	r5, r7, #16
 8001770:	9503      	str	r5, [sp, #12]
 8001772:	4665      	mov	r5, ip
 8001774:	042d      	lsls	r5, r5, #16
 8001776:	043f      	lsls	r7, r7, #16
 8001778:	0c2d      	lsrs	r5, r5, #16
 800177a:	46ac      	mov	ip, r5
 800177c:	003d      	movs	r5, r7
 800177e:	4465      	add	r5, ip
 8001780:	9504      	str	r5, [sp, #16]
 8001782:	0c25      	lsrs	r5, r4, #16
 8001784:	0424      	lsls	r4, r4, #16
 8001786:	0c24      	lsrs	r4, r4, #16
 8001788:	46ac      	mov	ip, r5
 800178a:	0025      	movs	r5, r4
 800178c:	4375      	muls	r5, r6
 800178e:	46a8      	mov	r8, r5
 8001790:	4665      	mov	r5, ip
 8001792:	000f      	movs	r7, r1
 8001794:	4369      	muls	r1, r5
 8001796:	4441      	add	r1, r8
 8001798:	4689      	mov	r9, r1
 800179a:	4367      	muls	r7, r4
 800179c:	0c39      	lsrs	r1, r7, #16
 800179e:	4449      	add	r1, r9
 80017a0:	436e      	muls	r6, r5
 80017a2:	4588      	cmp	r8, r1
 80017a4:	d903      	bls.n	80017ae <__aeabi_dmul+0x3b6>
 80017a6:	2280      	movs	r2, #128	@ 0x80
 80017a8:	0252      	lsls	r2, r2, #9
 80017aa:	4690      	mov	r8, r2
 80017ac:	4446      	add	r6, r8
 80017ae:	0c0d      	lsrs	r5, r1, #16
 80017b0:	46a8      	mov	r8, r5
 80017b2:	0035      	movs	r5, r6
 80017b4:	4445      	add	r5, r8
 80017b6:	9505      	str	r5, [sp, #20]
 80017b8:	9d03      	ldr	r5, [sp, #12]
 80017ba:	043f      	lsls	r7, r7, #16
 80017bc:	46a8      	mov	r8, r5
 80017be:	0c3f      	lsrs	r7, r7, #16
 80017c0:	0409      	lsls	r1, r1, #16
 80017c2:	19c9      	adds	r1, r1, r7
 80017c4:	4488      	add	r8, r1
 80017c6:	4645      	mov	r5, r8
 80017c8:	9503      	str	r5, [sp, #12]
 80017ca:	4655      	mov	r5, sl
 80017cc:	042e      	lsls	r6, r5, #16
 80017ce:	0c36      	lsrs	r6, r6, #16
 80017d0:	0c2f      	lsrs	r7, r5, #16
 80017d2:	0035      	movs	r5, r6
 80017d4:	4345      	muls	r5, r0
 80017d6:	4378      	muls	r0, r7
 80017d8:	4681      	mov	r9, r0
 80017da:	0038      	movs	r0, r7
 80017dc:	46a8      	mov	r8, r5
 80017de:	0c2d      	lsrs	r5, r5, #16
 80017e0:	46aa      	mov	sl, r5
 80017e2:	9a00      	ldr	r2, [sp, #0]
 80017e4:	4350      	muls	r0, r2
 80017e6:	4372      	muls	r2, r6
 80017e8:	444a      	add	r2, r9
 80017ea:	4452      	add	r2, sl
 80017ec:	4591      	cmp	r9, r2
 80017ee:	d903      	bls.n	80017f8 <__aeabi_dmul+0x400>
 80017f0:	2580      	movs	r5, #128	@ 0x80
 80017f2:	026d      	lsls	r5, r5, #9
 80017f4:	46a9      	mov	r9, r5
 80017f6:	4448      	add	r0, r9
 80017f8:	0c15      	lsrs	r5, r2, #16
 80017fa:	46a9      	mov	r9, r5
 80017fc:	4645      	mov	r5, r8
 80017fe:	042d      	lsls	r5, r5, #16
 8001800:	0c2d      	lsrs	r5, r5, #16
 8001802:	46a8      	mov	r8, r5
 8001804:	4665      	mov	r5, ip
 8001806:	437d      	muls	r5, r7
 8001808:	0412      	lsls	r2, r2, #16
 800180a:	4448      	add	r0, r9
 800180c:	4490      	add	r8, r2
 800180e:	46a9      	mov	r9, r5
 8001810:	0032      	movs	r2, r6
 8001812:	4665      	mov	r5, ip
 8001814:	4362      	muls	r2, r4
 8001816:	436e      	muls	r6, r5
 8001818:	437c      	muls	r4, r7
 800181a:	0c17      	lsrs	r7, r2, #16
 800181c:	1936      	adds	r6, r6, r4
 800181e:	19bf      	adds	r7, r7, r6
 8001820:	42bc      	cmp	r4, r7
 8001822:	d903      	bls.n	800182c <__aeabi_dmul+0x434>
 8001824:	2480      	movs	r4, #128	@ 0x80
 8001826:	0264      	lsls	r4, r4, #9
 8001828:	46a4      	mov	ip, r4
 800182a:	44e1      	add	r9, ip
 800182c:	9c02      	ldr	r4, [sp, #8]
 800182e:	9e03      	ldr	r6, [sp, #12]
 8001830:	46a4      	mov	ip, r4
 8001832:	9d05      	ldr	r5, [sp, #20]
 8001834:	4466      	add	r6, ip
 8001836:	428e      	cmp	r6, r1
 8001838:	4189      	sbcs	r1, r1
 800183a:	46ac      	mov	ip, r5
 800183c:	0412      	lsls	r2, r2, #16
 800183e:	043c      	lsls	r4, r7, #16
 8001840:	0c12      	lsrs	r2, r2, #16
 8001842:	18a2      	adds	r2, r4, r2
 8001844:	4462      	add	r2, ip
 8001846:	4249      	negs	r1, r1
 8001848:	1854      	adds	r4, r2, r1
 800184a:	4446      	add	r6, r8
 800184c:	46a4      	mov	ip, r4
 800184e:	4546      	cmp	r6, r8
 8001850:	41a4      	sbcs	r4, r4
 8001852:	4682      	mov	sl, r0
 8001854:	4264      	negs	r4, r4
 8001856:	46a0      	mov	r8, r4
 8001858:	42aa      	cmp	r2, r5
 800185a:	4192      	sbcs	r2, r2
 800185c:	458c      	cmp	ip, r1
 800185e:	4189      	sbcs	r1, r1
 8001860:	44e2      	add	sl, ip
 8001862:	44d0      	add	r8, sl
 8001864:	4249      	negs	r1, r1
 8001866:	4252      	negs	r2, r2
 8001868:	430a      	orrs	r2, r1
 800186a:	45a0      	cmp	r8, r4
 800186c:	41a4      	sbcs	r4, r4
 800186e:	4582      	cmp	sl, r0
 8001870:	4189      	sbcs	r1, r1
 8001872:	4264      	negs	r4, r4
 8001874:	4249      	negs	r1, r1
 8001876:	430c      	orrs	r4, r1
 8001878:	4641      	mov	r1, r8
 800187a:	0c3f      	lsrs	r7, r7, #16
 800187c:	19d2      	adds	r2, r2, r7
 800187e:	1912      	adds	r2, r2, r4
 8001880:	0dcc      	lsrs	r4, r1, #23
 8001882:	9904      	ldr	r1, [sp, #16]
 8001884:	0270      	lsls	r0, r6, #9
 8001886:	4308      	orrs	r0, r1
 8001888:	1e41      	subs	r1, r0, #1
 800188a:	4188      	sbcs	r0, r1
 800188c:	4641      	mov	r1, r8
 800188e:	444a      	add	r2, r9
 8001890:	0df6      	lsrs	r6, r6, #23
 8001892:	0252      	lsls	r2, r2, #9
 8001894:	4330      	orrs	r0, r6
 8001896:	0249      	lsls	r1, r1, #9
 8001898:	4314      	orrs	r4, r2
 800189a:	4308      	orrs	r0, r1
 800189c:	01d2      	lsls	r2, r2, #7
 800189e:	d535      	bpl.n	800190c <__aeabi_dmul+0x514>
 80018a0:	2201      	movs	r2, #1
 80018a2:	0843      	lsrs	r3, r0, #1
 80018a4:	4002      	ands	r2, r0
 80018a6:	4313      	orrs	r3, r2
 80018a8:	07e0      	lsls	r0, r4, #31
 80018aa:	4318      	orrs	r0, r3
 80018ac:	0864      	lsrs	r4, r4, #1
 80018ae:	e634      	b.n	800151a <__aeabi_dmul+0x122>
 80018b0:	9b00      	ldr	r3, [sp, #0]
 80018b2:	46a2      	mov	sl, r4
 80018b4:	469b      	mov	fp, r3
 80018b6:	4681      	mov	r9, r0
 80018b8:	2480      	movs	r4, #128	@ 0x80
 80018ba:	4653      	mov	r3, sl
 80018bc:	0324      	lsls	r4, r4, #12
 80018be:	431c      	orrs	r4, r3
 80018c0:	0324      	lsls	r4, r4, #12
 80018c2:	464a      	mov	r2, r9
 80018c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001980 <__aeabi_dmul+0x588>)
 80018c6:	0b24      	lsrs	r4, r4, #12
 80018c8:	e5ec      	b.n	80014a4 <__aeabi_dmul+0xac>
 80018ca:	f000 fca9 	bl	8002220 <__clzsi2>
 80018ce:	2315      	movs	r3, #21
 80018d0:	469c      	mov	ip, r3
 80018d2:	4484      	add	ip, r0
 80018d4:	0002      	movs	r2, r0
 80018d6:	4663      	mov	r3, ip
 80018d8:	3220      	adds	r2, #32
 80018da:	2b1c      	cmp	r3, #28
 80018dc:	dc00      	bgt.n	80018e0 <__aeabi_dmul+0x4e8>
 80018de:	e684      	b.n	80015ea <__aeabi_dmul+0x1f2>
 80018e0:	2300      	movs	r3, #0
 80018e2:	4699      	mov	r9, r3
 80018e4:	0023      	movs	r3, r4
 80018e6:	3808      	subs	r0, #8
 80018e8:	4083      	lsls	r3, r0
 80018ea:	469a      	mov	sl, r3
 80018ec:	e68e      	b.n	800160c <__aeabi_dmul+0x214>
 80018ee:	f000 fc97 	bl	8002220 <__clzsi2>
 80018f2:	0002      	movs	r2, r0
 80018f4:	0003      	movs	r3, r0
 80018f6:	3215      	adds	r2, #21
 80018f8:	3320      	adds	r3, #32
 80018fa:	2a1c      	cmp	r2, #28
 80018fc:	dc00      	bgt.n	8001900 <__aeabi_dmul+0x508>
 80018fe:	e64e      	b.n	800159e <__aeabi_dmul+0x1a6>
 8001900:	0002      	movs	r2, r0
 8001902:	0034      	movs	r4, r6
 8001904:	3a08      	subs	r2, #8
 8001906:	2000      	movs	r0, #0
 8001908:	4094      	lsls	r4, r2
 800190a:	e652      	b.n	80015b2 <__aeabi_dmul+0x1ba>
 800190c:	9301      	str	r3, [sp, #4]
 800190e:	e604      	b.n	800151a <__aeabi_dmul+0x122>
 8001910:	4b1c      	ldr	r3, [pc, #112]	@ (8001984 <__aeabi_dmul+0x58c>)
 8001912:	0021      	movs	r1, r4
 8001914:	469c      	mov	ip, r3
 8001916:	0003      	movs	r3, r0
 8001918:	9d01      	ldr	r5, [sp, #4]
 800191a:	40d3      	lsrs	r3, r2
 800191c:	4465      	add	r5, ip
 800191e:	40a9      	lsls	r1, r5
 8001920:	4319      	orrs	r1, r3
 8001922:	0003      	movs	r3, r0
 8001924:	40ab      	lsls	r3, r5
 8001926:	1e58      	subs	r0, r3, #1
 8001928:	4183      	sbcs	r3, r0
 800192a:	4319      	orrs	r1, r3
 800192c:	0008      	movs	r0, r1
 800192e:	40d4      	lsrs	r4, r2
 8001930:	074b      	lsls	r3, r1, #29
 8001932:	d009      	beq.n	8001948 <__aeabi_dmul+0x550>
 8001934:	230f      	movs	r3, #15
 8001936:	400b      	ands	r3, r1
 8001938:	2b04      	cmp	r3, #4
 800193a:	d005      	beq.n	8001948 <__aeabi_dmul+0x550>
 800193c:	1d0b      	adds	r3, r1, #4
 800193e:	428b      	cmp	r3, r1
 8001940:	4180      	sbcs	r0, r0
 8001942:	4240      	negs	r0, r0
 8001944:	1824      	adds	r4, r4, r0
 8001946:	0018      	movs	r0, r3
 8001948:	0223      	lsls	r3, r4, #8
 800194a:	d400      	bmi.n	800194e <__aeabi_dmul+0x556>
 800194c:	e6d6      	b.n	80016fc <__aeabi_dmul+0x304>
 800194e:	2301      	movs	r3, #1
 8001950:	2400      	movs	r4, #0
 8001952:	2200      	movs	r2, #0
 8001954:	e5a6      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001956:	290f      	cmp	r1, #15
 8001958:	d1aa      	bne.n	80018b0 <__aeabi_dmul+0x4b8>
 800195a:	2380      	movs	r3, #128	@ 0x80
 800195c:	4652      	mov	r2, sl
 800195e:	031b      	lsls	r3, r3, #12
 8001960:	421a      	tst	r2, r3
 8001962:	d0a9      	beq.n	80018b8 <__aeabi_dmul+0x4c0>
 8001964:	421c      	tst	r4, r3
 8001966:	d1a7      	bne.n	80018b8 <__aeabi_dmul+0x4c0>
 8001968:	431c      	orrs	r4, r3
 800196a:	9b00      	ldr	r3, [sp, #0]
 800196c:	0002      	movs	r2, r0
 800196e:	469b      	mov	fp, r3
 8001970:	4b03      	ldr	r3, [pc, #12]	@ (8001980 <__aeabi_dmul+0x588>)
 8001972:	e597      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001974:	2400      	movs	r4, #0
 8001976:	e6c1      	b.n	80016fc <__aeabi_dmul+0x304>
 8001978:	2400      	movs	r4, #0
 800197a:	4b01      	ldr	r3, [pc, #4]	@ (8001980 <__aeabi_dmul+0x588>)
 800197c:	0022      	movs	r2, r4
 800197e:	e591      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001980:	000007ff 	.word	0x000007ff
 8001984:	0000041e 	.word	0x0000041e

08001988 <__aeabi_dsub>:
 8001988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800198a:	464e      	mov	r6, r9
 800198c:	4645      	mov	r5, r8
 800198e:	46de      	mov	lr, fp
 8001990:	4657      	mov	r7, sl
 8001992:	b5e0      	push	{r5, r6, r7, lr}
 8001994:	b085      	sub	sp, #20
 8001996:	9000      	str	r0, [sp, #0]
 8001998:	9101      	str	r1, [sp, #4]
 800199a:	030c      	lsls	r4, r1, #12
 800199c:	004f      	lsls	r7, r1, #1
 800199e:	0fce      	lsrs	r6, r1, #31
 80019a0:	0a61      	lsrs	r1, r4, #9
 80019a2:	9c00      	ldr	r4, [sp, #0]
 80019a4:	46b0      	mov	r8, r6
 80019a6:	0f64      	lsrs	r4, r4, #29
 80019a8:	430c      	orrs	r4, r1
 80019aa:	9900      	ldr	r1, [sp, #0]
 80019ac:	0d7f      	lsrs	r7, r7, #21
 80019ae:	00c8      	lsls	r0, r1, #3
 80019b0:	0011      	movs	r1, r2
 80019b2:	001a      	movs	r2, r3
 80019b4:	031b      	lsls	r3, r3, #12
 80019b6:	469c      	mov	ip, r3
 80019b8:	9100      	str	r1, [sp, #0]
 80019ba:	9201      	str	r2, [sp, #4]
 80019bc:	0051      	lsls	r1, r2, #1
 80019be:	0d4b      	lsrs	r3, r1, #21
 80019c0:	4699      	mov	r9, r3
 80019c2:	9b01      	ldr	r3, [sp, #4]
 80019c4:	9d00      	ldr	r5, [sp, #0]
 80019c6:	0fd9      	lsrs	r1, r3, #31
 80019c8:	4663      	mov	r3, ip
 80019ca:	0f6a      	lsrs	r2, r5, #29
 80019cc:	0a5b      	lsrs	r3, r3, #9
 80019ce:	4313      	orrs	r3, r2
 80019d0:	00ea      	lsls	r2, r5, #3
 80019d2:	4694      	mov	ip, r2
 80019d4:	4693      	mov	fp, r2
 80019d6:	4ac1      	ldr	r2, [pc, #772]	@ (8001cdc <__aeabi_dsub+0x354>)
 80019d8:	9003      	str	r0, [sp, #12]
 80019da:	9302      	str	r3, [sp, #8]
 80019dc:	4591      	cmp	r9, r2
 80019de:	d100      	bne.n	80019e2 <__aeabi_dsub+0x5a>
 80019e0:	e0cd      	b.n	8001b7e <__aeabi_dsub+0x1f6>
 80019e2:	2501      	movs	r5, #1
 80019e4:	4069      	eors	r1, r5
 80019e6:	464d      	mov	r5, r9
 80019e8:	1b7d      	subs	r5, r7, r5
 80019ea:	46aa      	mov	sl, r5
 80019ec:	428e      	cmp	r6, r1
 80019ee:	d100      	bne.n	80019f2 <__aeabi_dsub+0x6a>
 80019f0:	e080      	b.n	8001af4 <__aeabi_dsub+0x16c>
 80019f2:	2d00      	cmp	r5, #0
 80019f4:	dc00      	bgt.n	80019f8 <__aeabi_dsub+0x70>
 80019f6:	e335      	b.n	8002064 <__aeabi_dsub+0x6dc>
 80019f8:	4649      	mov	r1, r9
 80019fa:	2900      	cmp	r1, #0
 80019fc:	d100      	bne.n	8001a00 <__aeabi_dsub+0x78>
 80019fe:	e0df      	b.n	8001bc0 <__aeabi_dsub+0x238>
 8001a00:	4297      	cmp	r7, r2
 8001a02:	d100      	bne.n	8001a06 <__aeabi_dsub+0x7e>
 8001a04:	e194      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001a06:	4652      	mov	r2, sl
 8001a08:	2501      	movs	r5, #1
 8001a0a:	2a38      	cmp	r2, #56	@ 0x38
 8001a0c:	dc19      	bgt.n	8001a42 <__aeabi_dsub+0xba>
 8001a0e:	2280      	movs	r2, #128	@ 0x80
 8001a10:	9b02      	ldr	r3, [sp, #8]
 8001a12:	0412      	lsls	r2, r2, #16
 8001a14:	4313      	orrs	r3, r2
 8001a16:	9302      	str	r3, [sp, #8]
 8001a18:	4652      	mov	r2, sl
 8001a1a:	2a1f      	cmp	r2, #31
 8001a1c:	dd00      	ble.n	8001a20 <__aeabi_dsub+0x98>
 8001a1e:	e1e3      	b.n	8001de8 <__aeabi_dsub+0x460>
 8001a20:	4653      	mov	r3, sl
 8001a22:	2220      	movs	r2, #32
 8001a24:	4661      	mov	r1, ip
 8001a26:	9d02      	ldr	r5, [sp, #8]
 8001a28:	1ad2      	subs	r2, r2, r3
 8001a2a:	4095      	lsls	r5, r2
 8001a2c:	40d9      	lsrs	r1, r3
 8001a2e:	430d      	orrs	r5, r1
 8001a30:	4661      	mov	r1, ip
 8001a32:	4091      	lsls	r1, r2
 8001a34:	000a      	movs	r2, r1
 8001a36:	1e51      	subs	r1, r2, #1
 8001a38:	418a      	sbcs	r2, r1
 8001a3a:	4315      	orrs	r5, r2
 8001a3c:	9a02      	ldr	r2, [sp, #8]
 8001a3e:	40da      	lsrs	r2, r3
 8001a40:	1aa4      	subs	r4, r4, r2
 8001a42:	1b45      	subs	r5, r0, r5
 8001a44:	42a8      	cmp	r0, r5
 8001a46:	4180      	sbcs	r0, r0
 8001a48:	4240      	negs	r0, r0
 8001a4a:	1a24      	subs	r4, r4, r0
 8001a4c:	0223      	lsls	r3, r4, #8
 8001a4e:	d400      	bmi.n	8001a52 <__aeabi_dsub+0xca>
 8001a50:	e13d      	b.n	8001cce <__aeabi_dsub+0x346>
 8001a52:	0264      	lsls	r4, r4, #9
 8001a54:	0a64      	lsrs	r4, r4, #9
 8001a56:	2c00      	cmp	r4, #0
 8001a58:	d100      	bne.n	8001a5c <__aeabi_dsub+0xd4>
 8001a5a:	e147      	b.n	8001cec <__aeabi_dsub+0x364>
 8001a5c:	0020      	movs	r0, r4
 8001a5e:	f000 fbdf 	bl	8002220 <__clzsi2>
 8001a62:	0003      	movs	r3, r0
 8001a64:	3b08      	subs	r3, #8
 8001a66:	2120      	movs	r1, #32
 8001a68:	0028      	movs	r0, r5
 8001a6a:	1aca      	subs	r2, r1, r3
 8001a6c:	40d0      	lsrs	r0, r2
 8001a6e:	409c      	lsls	r4, r3
 8001a70:	0002      	movs	r2, r0
 8001a72:	409d      	lsls	r5, r3
 8001a74:	4322      	orrs	r2, r4
 8001a76:	429f      	cmp	r7, r3
 8001a78:	dd00      	ble.n	8001a7c <__aeabi_dsub+0xf4>
 8001a7a:	e177      	b.n	8001d6c <__aeabi_dsub+0x3e4>
 8001a7c:	1bd8      	subs	r0, r3, r7
 8001a7e:	3001      	adds	r0, #1
 8001a80:	1a09      	subs	r1, r1, r0
 8001a82:	002c      	movs	r4, r5
 8001a84:	408d      	lsls	r5, r1
 8001a86:	40c4      	lsrs	r4, r0
 8001a88:	1e6b      	subs	r3, r5, #1
 8001a8a:	419d      	sbcs	r5, r3
 8001a8c:	0013      	movs	r3, r2
 8001a8e:	40c2      	lsrs	r2, r0
 8001a90:	408b      	lsls	r3, r1
 8001a92:	4325      	orrs	r5, r4
 8001a94:	2700      	movs	r7, #0
 8001a96:	0014      	movs	r4, r2
 8001a98:	431d      	orrs	r5, r3
 8001a9a:	076b      	lsls	r3, r5, #29
 8001a9c:	d009      	beq.n	8001ab2 <__aeabi_dsub+0x12a>
 8001a9e:	230f      	movs	r3, #15
 8001aa0:	402b      	ands	r3, r5
 8001aa2:	2b04      	cmp	r3, #4
 8001aa4:	d005      	beq.n	8001ab2 <__aeabi_dsub+0x12a>
 8001aa6:	1d2b      	adds	r3, r5, #4
 8001aa8:	42ab      	cmp	r3, r5
 8001aaa:	41ad      	sbcs	r5, r5
 8001aac:	426d      	negs	r5, r5
 8001aae:	1964      	adds	r4, r4, r5
 8001ab0:	001d      	movs	r5, r3
 8001ab2:	0223      	lsls	r3, r4, #8
 8001ab4:	d400      	bmi.n	8001ab8 <__aeabi_dsub+0x130>
 8001ab6:	e140      	b.n	8001d3a <__aeabi_dsub+0x3b2>
 8001ab8:	4a88      	ldr	r2, [pc, #544]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001aba:	3701      	adds	r7, #1
 8001abc:	4297      	cmp	r7, r2
 8001abe:	d100      	bne.n	8001ac2 <__aeabi_dsub+0x13a>
 8001ac0:	e101      	b.n	8001cc6 <__aeabi_dsub+0x33e>
 8001ac2:	2601      	movs	r6, #1
 8001ac4:	4643      	mov	r3, r8
 8001ac6:	4986      	ldr	r1, [pc, #536]	@ (8001ce0 <__aeabi_dsub+0x358>)
 8001ac8:	08ed      	lsrs	r5, r5, #3
 8001aca:	4021      	ands	r1, r4
 8001acc:	074a      	lsls	r2, r1, #29
 8001ace:	432a      	orrs	r2, r5
 8001ad0:	057c      	lsls	r4, r7, #21
 8001ad2:	024d      	lsls	r5, r1, #9
 8001ad4:	0b2d      	lsrs	r5, r5, #12
 8001ad6:	0d64      	lsrs	r4, r4, #21
 8001ad8:	401e      	ands	r6, r3
 8001ada:	0524      	lsls	r4, r4, #20
 8001adc:	432c      	orrs	r4, r5
 8001ade:	07f6      	lsls	r6, r6, #31
 8001ae0:	4334      	orrs	r4, r6
 8001ae2:	0010      	movs	r0, r2
 8001ae4:	0021      	movs	r1, r4
 8001ae6:	b005      	add	sp, #20
 8001ae8:	bcf0      	pop	{r4, r5, r6, r7}
 8001aea:	46bb      	mov	fp, r7
 8001aec:	46b2      	mov	sl, r6
 8001aee:	46a9      	mov	r9, r5
 8001af0:	46a0      	mov	r8, r4
 8001af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001af4:	2d00      	cmp	r5, #0
 8001af6:	dc00      	bgt.n	8001afa <__aeabi_dsub+0x172>
 8001af8:	e2d0      	b.n	800209c <__aeabi_dsub+0x714>
 8001afa:	4649      	mov	r1, r9
 8001afc:	2900      	cmp	r1, #0
 8001afe:	d000      	beq.n	8001b02 <__aeabi_dsub+0x17a>
 8001b00:	e0d4      	b.n	8001cac <__aeabi_dsub+0x324>
 8001b02:	4661      	mov	r1, ip
 8001b04:	9b02      	ldr	r3, [sp, #8]
 8001b06:	4319      	orrs	r1, r3
 8001b08:	d100      	bne.n	8001b0c <__aeabi_dsub+0x184>
 8001b0a:	e12b      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001b0c:	1e69      	subs	r1, r5, #1
 8001b0e:	2d01      	cmp	r5, #1
 8001b10:	d100      	bne.n	8001b14 <__aeabi_dsub+0x18c>
 8001b12:	e1d9      	b.n	8001ec8 <__aeabi_dsub+0x540>
 8001b14:	4295      	cmp	r5, r2
 8001b16:	d100      	bne.n	8001b1a <__aeabi_dsub+0x192>
 8001b18:	e10a      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001b1a:	2501      	movs	r5, #1
 8001b1c:	2938      	cmp	r1, #56	@ 0x38
 8001b1e:	dc17      	bgt.n	8001b50 <__aeabi_dsub+0x1c8>
 8001b20:	468a      	mov	sl, r1
 8001b22:	4653      	mov	r3, sl
 8001b24:	2b1f      	cmp	r3, #31
 8001b26:	dd00      	ble.n	8001b2a <__aeabi_dsub+0x1a2>
 8001b28:	e1e7      	b.n	8001efa <__aeabi_dsub+0x572>
 8001b2a:	2220      	movs	r2, #32
 8001b2c:	1ad2      	subs	r2, r2, r3
 8001b2e:	9b02      	ldr	r3, [sp, #8]
 8001b30:	4661      	mov	r1, ip
 8001b32:	4093      	lsls	r3, r2
 8001b34:	001d      	movs	r5, r3
 8001b36:	4653      	mov	r3, sl
 8001b38:	40d9      	lsrs	r1, r3
 8001b3a:	4663      	mov	r3, ip
 8001b3c:	4093      	lsls	r3, r2
 8001b3e:	001a      	movs	r2, r3
 8001b40:	430d      	orrs	r5, r1
 8001b42:	1e51      	subs	r1, r2, #1
 8001b44:	418a      	sbcs	r2, r1
 8001b46:	4653      	mov	r3, sl
 8001b48:	4315      	orrs	r5, r2
 8001b4a:	9a02      	ldr	r2, [sp, #8]
 8001b4c:	40da      	lsrs	r2, r3
 8001b4e:	18a4      	adds	r4, r4, r2
 8001b50:	182d      	adds	r5, r5, r0
 8001b52:	4285      	cmp	r5, r0
 8001b54:	4180      	sbcs	r0, r0
 8001b56:	4240      	negs	r0, r0
 8001b58:	1824      	adds	r4, r4, r0
 8001b5a:	0223      	lsls	r3, r4, #8
 8001b5c:	d400      	bmi.n	8001b60 <__aeabi_dsub+0x1d8>
 8001b5e:	e0b6      	b.n	8001cce <__aeabi_dsub+0x346>
 8001b60:	4b5e      	ldr	r3, [pc, #376]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001b62:	3701      	adds	r7, #1
 8001b64:	429f      	cmp	r7, r3
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dsub+0x1e2>
 8001b68:	e0ad      	b.n	8001cc6 <__aeabi_dsub+0x33e>
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	4b5c      	ldr	r3, [pc, #368]	@ (8001ce0 <__aeabi_dsub+0x358>)
 8001b6e:	086a      	lsrs	r2, r5, #1
 8001b70:	401c      	ands	r4, r3
 8001b72:	4029      	ands	r1, r5
 8001b74:	430a      	orrs	r2, r1
 8001b76:	07e5      	lsls	r5, r4, #31
 8001b78:	4315      	orrs	r5, r2
 8001b7a:	0864      	lsrs	r4, r4, #1
 8001b7c:	e78d      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001b7e:	4a59      	ldr	r2, [pc, #356]	@ (8001ce4 <__aeabi_dsub+0x35c>)
 8001b80:	9b02      	ldr	r3, [sp, #8]
 8001b82:	4692      	mov	sl, r2
 8001b84:	4662      	mov	r2, ip
 8001b86:	44ba      	add	sl, r7
 8001b88:	431a      	orrs	r2, r3
 8001b8a:	d02c      	beq.n	8001be6 <__aeabi_dsub+0x25e>
 8001b8c:	428e      	cmp	r6, r1
 8001b8e:	d02e      	beq.n	8001bee <__aeabi_dsub+0x266>
 8001b90:	4652      	mov	r2, sl
 8001b92:	2a00      	cmp	r2, #0
 8001b94:	d060      	beq.n	8001c58 <__aeabi_dsub+0x2d0>
 8001b96:	2f00      	cmp	r7, #0
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dsub+0x214>
 8001b9a:	e0db      	b.n	8001d54 <__aeabi_dsub+0x3cc>
 8001b9c:	4663      	mov	r3, ip
 8001b9e:	000e      	movs	r6, r1
 8001ba0:	9c02      	ldr	r4, [sp, #8]
 8001ba2:	08d8      	lsrs	r0, r3, #3
 8001ba4:	0762      	lsls	r2, r4, #29
 8001ba6:	4302      	orrs	r2, r0
 8001ba8:	08e4      	lsrs	r4, r4, #3
 8001baa:	0013      	movs	r3, r2
 8001bac:	4323      	orrs	r3, r4
 8001bae:	d100      	bne.n	8001bb2 <__aeabi_dsub+0x22a>
 8001bb0:	e254      	b.n	800205c <__aeabi_dsub+0x6d4>
 8001bb2:	2580      	movs	r5, #128	@ 0x80
 8001bb4:	032d      	lsls	r5, r5, #12
 8001bb6:	4325      	orrs	r5, r4
 8001bb8:	032d      	lsls	r5, r5, #12
 8001bba:	4c48      	ldr	r4, [pc, #288]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001bbc:	0b2d      	lsrs	r5, r5, #12
 8001bbe:	e78c      	b.n	8001ada <__aeabi_dsub+0x152>
 8001bc0:	4661      	mov	r1, ip
 8001bc2:	9b02      	ldr	r3, [sp, #8]
 8001bc4:	4319      	orrs	r1, r3
 8001bc6:	d100      	bne.n	8001bca <__aeabi_dsub+0x242>
 8001bc8:	e0cc      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001bca:	0029      	movs	r1, r5
 8001bcc:	3901      	subs	r1, #1
 8001bce:	2d01      	cmp	r5, #1
 8001bd0:	d100      	bne.n	8001bd4 <__aeabi_dsub+0x24c>
 8001bd2:	e188      	b.n	8001ee6 <__aeabi_dsub+0x55e>
 8001bd4:	4295      	cmp	r5, r2
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x252>
 8001bd8:	e0aa      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001bda:	2501      	movs	r5, #1
 8001bdc:	2938      	cmp	r1, #56	@ 0x38
 8001bde:	dd00      	ble.n	8001be2 <__aeabi_dsub+0x25a>
 8001be0:	e72f      	b.n	8001a42 <__aeabi_dsub+0xba>
 8001be2:	468a      	mov	sl, r1
 8001be4:	e718      	b.n	8001a18 <__aeabi_dsub+0x90>
 8001be6:	2201      	movs	r2, #1
 8001be8:	4051      	eors	r1, r2
 8001bea:	428e      	cmp	r6, r1
 8001bec:	d1d0      	bne.n	8001b90 <__aeabi_dsub+0x208>
 8001bee:	4653      	mov	r3, sl
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dsub+0x26e>
 8001bf4:	e0be      	b.n	8001d74 <__aeabi_dsub+0x3ec>
 8001bf6:	2f00      	cmp	r7, #0
 8001bf8:	d000      	beq.n	8001bfc <__aeabi_dsub+0x274>
 8001bfa:	e138      	b.n	8001e6e <__aeabi_dsub+0x4e6>
 8001bfc:	46ca      	mov	sl, r9
 8001bfe:	0022      	movs	r2, r4
 8001c00:	4302      	orrs	r2, r0
 8001c02:	d100      	bne.n	8001c06 <__aeabi_dsub+0x27e>
 8001c04:	e1e2      	b.n	8001fcc <__aeabi_dsub+0x644>
 8001c06:	4653      	mov	r3, sl
 8001c08:	1e59      	subs	r1, r3, #1
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d100      	bne.n	8001c10 <__aeabi_dsub+0x288>
 8001c0e:	e20d      	b.n	800202c <__aeabi_dsub+0x6a4>
 8001c10:	4a32      	ldr	r2, [pc, #200]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001c12:	4592      	cmp	sl, r2
 8001c14:	d100      	bne.n	8001c18 <__aeabi_dsub+0x290>
 8001c16:	e1d2      	b.n	8001fbe <__aeabi_dsub+0x636>
 8001c18:	2701      	movs	r7, #1
 8001c1a:	2938      	cmp	r1, #56	@ 0x38
 8001c1c:	dc13      	bgt.n	8001c46 <__aeabi_dsub+0x2be>
 8001c1e:	291f      	cmp	r1, #31
 8001c20:	dd00      	ble.n	8001c24 <__aeabi_dsub+0x29c>
 8001c22:	e1ee      	b.n	8002002 <__aeabi_dsub+0x67a>
 8001c24:	2220      	movs	r2, #32
 8001c26:	9b02      	ldr	r3, [sp, #8]
 8001c28:	1a52      	subs	r2, r2, r1
 8001c2a:	0025      	movs	r5, r4
 8001c2c:	0007      	movs	r7, r0
 8001c2e:	469a      	mov	sl, r3
 8001c30:	40cc      	lsrs	r4, r1
 8001c32:	4090      	lsls	r0, r2
 8001c34:	4095      	lsls	r5, r2
 8001c36:	40cf      	lsrs	r7, r1
 8001c38:	44a2      	add	sl, r4
 8001c3a:	1e42      	subs	r2, r0, #1
 8001c3c:	4190      	sbcs	r0, r2
 8001c3e:	4653      	mov	r3, sl
 8001c40:	432f      	orrs	r7, r5
 8001c42:	4307      	orrs	r7, r0
 8001c44:	9302      	str	r3, [sp, #8]
 8001c46:	003d      	movs	r5, r7
 8001c48:	4465      	add	r5, ip
 8001c4a:	4565      	cmp	r5, ip
 8001c4c:	4192      	sbcs	r2, r2
 8001c4e:	9b02      	ldr	r3, [sp, #8]
 8001c50:	4252      	negs	r2, r2
 8001c52:	464f      	mov	r7, r9
 8001c54:	18d4      	adds	r4, r2, r3
 8001c56:	e780      	b.n	8001b5a <__aeabi_dsub+0x1d2>
 8001c58:	4a23      	ldr	r2, [pc, #140]	@ (8001ce8 <__aeabi_dsub+0x360>)
 8001c5a:	1c7d      	adds	r5, r7, #1
 8001c5c:	4215      	tst	r5, r2
 8001c5e:	d000      	beq.n	8001c62 <__aeabi_dsub+0x2da>
 8001c60:	e0aa      	b.n	8001db8 <__aeabi_dsub+0x430>
 8001c62:	4662      	mov	r2, ip
 8001c64:	0025      	movs	r5, r4
 8001c66:	9b02      	ldr	r3, [sp, #8]
 8001c68:	4305      	orrs	r5, r0
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	2f00      	cmp	r7, #0
 8001c6e:	d000      	beq.n	8001c72 <__aeabi_dsub+0x2ea>
 8001c70:	e0f5      	b.n	8001e5e <__aeabi_dsub+0x4d6>
 8001c72:	2d00      	cmp	r5, #0
 8001c74:	d100      	bne.n	8001c78 <__aeabi_dsub+0x2f0>
 8001c76:	e16b      	b.n	8001f50 <__aeabi_dsub+0x5c8>
 8001c78:	2a00      	cmp	r2, #0
 8001c7a:	d100      	bne.n	8001c7e <__aeabi_dsub+0x2f6>
 8001c7c:	e152      	b.n	8001f24 <__aeabi_dsub+0x59c>
 8001c7e:	4663      	mov	r3, ip
 8001c80:	1ac5      	subs	r5, r0, r3
 8001c82:	9b02      	ldr	r3, [sp, #8]
 8001c84:	1ae2      	subs	r2, r4, r3
 8001c86:	42a8      	cmp	r0, r5
 8001c88:	419b      	sbcs	r3, r3
 8001c8a:	425b      	negs	r3, r3
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	021a      	lsls	r2, r3, #8
 8001c90:	d400      	bmi.n	8001c94 <__aeabi_dsub+0x30c>
 8001c92:	e1d5      	b.n	8002040 <__aeabi_dsub+0x6b8>
 8001c94:	4663      	mov	r3, ip
 8001c96:	1a1d      	subs	r5, r3, r0
 8001c98:	45ac      	cmp	ip, r5
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	2601      	movs	r6, #1
 8001c9e:	9b02      	ldr	r3, [sp, #8]
 8001ca0:	4252      	negs	r2, r2
 8001ca2:	1b1c      	subs	r4, r3, r4
 8001ca4:	4688      	mov	r8, r1
 8001ca6:	1aa4      	subs	r4, r4, r2
 8001ca8:	400e      	ands	r6, r1
 8001caa:	e6f6      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001cac:	4297      	cmp	r7, r2
 8001cae:	d03f      	beq.n	8001d30 <__aeabi_dsub+0x3a8>
 8001cb0:	4652      	mov	r2, sl
 8001cb2:	2501      	movs	r5, #1
 8001cb4:	2a38      	cmp	r2, #56	@ 0x38
 8001cb6:	dd00      	ble.n	8001cba <__aeabi_dsub+0x332>
 8001cb8:	e74a      	b.n	8001b50 <__aeabi_dsub+0x1c8>
 8001cba:	2280      	movs	r2, #128	@ 0x80
 8001cbc:	9b02      	ldr	r3, [sp, #8]
 8001cbe:	0412      	lsls	r2, r2, #16
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	9302      	str	r3, [sp, #8]
 8001cc4:	e72d      	b.n	8001b22 <__aeabi_dsub+0x19a>
 8001cc6:	003c      	movs	r4, r7
 8001cc8:	2500      	movs	r5, #0
 8001cca:	2200      	movs	r2, #0
 8001ccc:	e705      	b.n	8001ada <__aeabi_dsub+0x152>
 8001cce:	2307      	movs	r3, #7
 8001cd0:	402b      	ands	r3, r5
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d000      	beq.n	8001cd8 <__aeabi_dsub+0x350>
 8001cd6:	e6e2      	b.n	8001a9e <__aeabi_dsub+0x116>
 8001cd8:	e06b      	b.n	8001db2 <__aeabi_dsub+0x42a>
 8001cda:	46c0      	nop			@ (mov r8, r8)
 8001cdc:	000007ff 	.word	0x000007ff
 8001ce0:	ff7fffff 	.word	0xff7fffff
 8001ce4:	fffff801 	.word	0xfffff801
 8001ce8:	000007fe 	.word	0x000007fe
 8001cec:	0028      	movs	r0, r5
 8001cee:	f000 fa97 	bl	8002220 <__clzsi2>
 8001cf2:	0003      	movs	r3, r0
 8001cf4:	3318      	adds	r3, #24
 8001cf6:	2b1f      	cmp	r3, #31
 8001cf8:	dc00      	bgt.n	8001cfc <__aeabi_dsub+0x374>
 8001cfa:	e6b4      	b.n	8001a66 <__aeabi_dsub+0xde>
 8001cfc:	002a      	movs	r2, r5
 8001cfe:	3808      	subs	r0, #8
 8001d00:	4082      	lsls	r2, r0
 8001d02:	429f      	cmp	r7, r3
 8001d04:	dd00      	ble.n	8001d08 <__aeabi_dsub+0x380>
 8001d06:	e0b9      	b.n	8001e7c <__aeabi_dsub+0x4f4>
 8001d08:	1bdb      	subs	r3, r3, r7
 8001d0a:	1c58      	adds	r0, r3, #1
 8001d0c:	281f      	cmp	r0, #31
 8001d0e:	dc00      	bgt.n	8001d12 <__aeabi_dsub+0x38a>
 8001d10:	e1a0      	b.n	8002054 <__aeabi_dsub+0x6cc>
 8001d12:	0015      	movs	r5, r2
 8001d14:	3b1f      	subs	r3, #31
 8001d16:	40dd      	lsrs	r5, r3
 8001d18:	2820      	cmp	r0, #32
 8001d1a:	d005      	beq.n	8001d28 <__aeabi_dsub+0x3a0>
 8001d1c:	2340      	movs	r3, #64	@ 0x40
 8001d1e:	1a1b      	subs	r3, r3, r0
 8001d20:	409a      	lsls	r2, r3
 8001d22:	1e53      	subs	r3, r2, #1
 8001d24:	419a      	sbcs	r2, r3
 8001d26:	4315      	orrs	r5, r2
 8001d28:	2307      	movs	r3, #7
 8001d2a:	2700      	movs	r7, #0
 8001d2c:	402b      	ands	r3, r5
 8001d2e:	e7d0      	b.n	8001cd2 <__aeabi_dsub+0x34a>
 8001d30:	08c0      	lsrs	r0, r0, #3
 8001d32:	0762      	lsls	r2, r4, #29
 8001d34:	4302      	orrs	r2, r0
 8001d36:	08e4      	lsrs	r4, r4, #3
 8001d38:	e737      	b.n	8001baa <__aeabi_dsub+0x222>
 8001d3a:	08ea      	lsrs	r2, r5, #3
 8001d3c:	0763      	lsls	r3, r4, #29
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	4bd3      	ldr	r3, [pc, #844]	@ (8002090 <__aeabi_dsub+0x708>)
 8001d42:	08e4      	lsrs	r4, r4, #3
 8001d44:	429f      	cmp	r7, r3
 8001d46:	d100      	bne.n	8001d4a <__aeabi_dsub+0x3c2>
 8001d48:	e72f      	b.n	8001baa <__aeabi_dsub+0x222>
 8001d4a:	0324      	lsls	r4, r4, #12
 8001d4c:	0b25      	lsrs	r5, r4, #12
 8001d4e:	057c      	lsls	r4, r7, #21
 8001d50:	0d64      	lsrs	r4, r4, #21
 8001d52:	e6c2      	b.n	8001ada <__aeabi_dsub+0x152>
 8001d54:	46ca      	mov	sl, r9
 8001d56:	0022      	movs	r2, r4
 8001d58:	4302      	orrs	r2, r0
 8001d5a:	d158      	bne.n	8001e0e <__aeabi_dsub+0x486>
 8001d5c:	4663      	mov	r3, ip
 8001d5e:	000e      	movs	r6, r1
 8001d60:	9c02      	ldr	r4, [sp, #8]
 8001d62:	9303      	str	r3, [sp, #12]
 8001d64:	9b03      	ldr	r3, [sp, #12]
 8001d66:	4657      	mov	r7, sl
 8001d68:	08da      	lsrs	r2, r3, #3
 8001d6a:	e7e7      	b.n	8001d3c <__aeabi_dsub+0x3b4>
 8001d6c:	4cc9      	ldr	r4, [pc, #804]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001d6e:	1aff      	subs	r7, r7, r3
 8001d70:	4014      	ands	r4, r2
 8001d72:	e692      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001d74:	4dc8      	ldr	r5, [pc, #800]	@ (8002098 <__aeabi_dsub+0x710>)
 8001d76:	1c7a      	adds	r2, r7, #1
 8001d78:	422a      	tst	r2, r5
 8001d7a:	d000      	beq.n	8001d7e <__aeabi_dsub+0x3f6>
 8001d7c:	e084      	b.n	8001e88 <__aeabi_dsub+0x500>
 8001d7e:	0022      	movs	r2, r4
 8001d80:	4302      	orrs	r2, r0
 8001d82:	2f00      	cmp	r7, #0
 8001d84:	d000      	beq.n	8001d88 <__aeabi_dsub+0x400>
 8001d86:	e0ef      	b.n	8001f68 <__aeabi_dsub+0x5e0>
 8001d88:	2a00      	cmp	r2, #0
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dsub+0x406>
 8001d8c:	e0e5      	b.n	8001f5a <__aeabi_dsub+0x5d2>
 8001d8e:	4662      	mov	r2, ip
 8001d90:	9902      	ldr	r1, [sp, #8]
 8001d92:	430a      	orrs	r2, r1
 8001d94:	d100      	bne.n	8001d98 <__aeabi_dsub+0x410>
 8001d96:	e0c5      	b.n	8001f24 <__aeabi_dsub+0x59c>
 8001d98:	4663      	mov	r3, ip
 8001d9a:	18c5      	adds	r5, r0, r3
 8001d9c:	468c      	mov	ip, r1
 8001d9e:	4285      	cmp	r5, r0
 8001da0:	4180      	sbcs	r0, r0
 8001da2:	4464      	add	r4, ip
 8001da4:	4240      	negs	r0, r0
 8001da6:	1824      	adds	r4, r4, r0
 8001da8:	0223      	lsls	r3, r4, #8
 8001daa:	d502      	bpl.n	8001db2 <__aeabi_dsub+0x42a>
 8001dac:	4bb9      	ldr	r3, [pc, #740]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001dae:	3701      	adds	r7, #1
 8001db0:	401c      	ands	r4, r3
 8001db2:	46ba      	mov	sl, r7
 8001db4:	9503      	str	r5, [sp, #12]
 8001db6:	e7d5      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001db8:	4662      	mov	r2, ip
 8001dba:	1a85      	subs	r5, r0, r2
 8001dbc:	42a8      	cmp	r0, r5
 8001dbe:	4192      	sbcs	r2, r2
 8001dc0:	4252      	negs	r2, r2
 8001dc2:	4691      	mov	r9, r2
 8001dc4:	9b02      	ldr	r3, [sp, #8]
 8001dc6:	1ae3      	subs	r3, r4, r3
 8001dc8:	001a      	movs	r2, r3
 8001dca:	464b      	mov	r3, r9
 8001dcc:	1ad2      	subs	r2, r2, r3
 8001dce:	0013      	movs	r3, r2
 8001dd0:	4691      	mov	r9, r2
 8001dd2:	021a      	lsls	r2, r3, #8
 8001dd4:	d46c      	bmi.n	8001eb0 <__aeabi_dsub+0x528>
 8001dd6:	464a      	mov	r2, r9
 8001dd8:	464c      	mov	r4, r9
 8001dda:	432a      	orrs	r2, r5
 8001ddc:	d000      	beq.n	8001de0 <__aeabi_dsub+0x458>
 8001dde:	e63a      	b.n	8001a56 <__aeabi_dsub+0xce>
 8001de0:	2600      	movs	r6, #0
 8001de2:	2400      	movs	r4, #0
 8001de4:	2500      	movs	r5, #0
 8001de6:	e678      	b.n	8001ada <__aeabi_dsub+0x152>
 8001de8:	9902      	ldr	r1, [sp, #8]
 8001dea:	4653      	mov	r3, sl
 8001dec:	000d      	movs	r5, r1
 8001dee:	3a20      	subs	r2, #32
 8001df0:	40d5      	lsrs	r5, r2
 8001df2:	2b20      	cmp	r3, #32
 8001df4:	d006      	beq.n	8001e04 <__aeabi_dsub+0x47c>
 8001df6:	2240      	movs	r2, #64	@ 0x40
 8001df8:	1ad2      	subs	r2, r2, r3
 8001dfa:	000b      	movs	r3, r1
 8001dfc:	4093      	lsls	r3, r2
 8001dfe:	4662      	mov	r2, ip
 8001e00:	431a      	orrs	r2, r3
 8001e02:	4693      	mov	fp, r2
 8001e04:	465b      	mov	r3, fp
 8001e06:	1e5a      	subs	r2, r3, #1
 8001e08:	4193      	sbcs	r3, r2
 8001e0a:	431d      	orrs	r5, r3
 8001e0c:	e619      	b.n	8001a42 <__aeabi_dsub+0xba>
 8001e0e:	4653      	mov	r3, sl
 8001e10:	1e5a      	subs	r2, r3, #1
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d100      	bne.n	8001e18 <__aeabi_dsub+0x490>
 8001e16:	e0c6      	b.n	8001fa6 <__aeabi_dsub+0x61e>
 8001e18:	4e9d      	ldr	r6, [pc, #628]	@ (8002090 <__aeabi_dsub+0x708>)
 8001e1a:	45b2      	cmp	sl, r6
 8001e1c:	d100      	bne.n	8001e20 <__aeabi_dsub+0x498>
 8001e1e:	e6bd      	b.n	8001b9c <__aeabi_dsub+0x214>
 8001e20:	4688      	mov	r8, r1
 8001e22:	000e      	movs	r6, r1
 8001e24:	2501      	movs	r5, #1
 8001e26:	2a38      	cmp	r2, #56	@ 0x38
 8001e28:	dc10      	bgt.n	8001e4c <__aeabi_dsub+0x4c4>
 8001e2a:	2a1f      	cmp	r2, #31
 8001e2c:	dc7f      	bgt.n	8001f2e <__aeabi_dsub+0x5a6>
 8001e2e:	2120      	movs	r1, #32
 8001e30:	0025      	movs	r5, r4
 8001e32:	1a89      	subs	r1, r1, r2
 8001e34:	0007      	movs	r7, r0
 8001e36:	4088      	lsls	r0, r1
 8001e38:	408d      	lsls	r5, r1
 8001e3a:	40d7      	lsrs	r7, r2
 8001e3c:	40d4      	lsrs	r4, r2
 8001e3e:	1e41      	subs	r1, r0, #1
 8001e40:	4188      	sbcs	r0, r1
 8001e42:	9b02      	ldr	r3, [sp, #8]
 8001e44:	433d      	orrs	r5, r7
 8001e46:	1b1b      	subs	r3, r3, r4
 8001e48:	4305      	orrs	r5, r0
 8001e4a:	9302      	str	r3, [sp, #8]
 8001e4c:	4662      	mov	r2, ip
 8001e4e:	1b55      	subs	r5, r2, r5
 8001e50:	45ac      	cmp	ip, r5
 8001e52:	4192      	sbcs	r2, r2
 8001e54:	9b02      	ldr	r3, [sp, #8]
 8001e56:	4252      	negs	r2, r2
 8001e58:	464f      	mov	r7, r9
 8001e5a:	1a9c      	subs	r4, r3, r2
 8001e5c:	e5f6      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001e5e:	2d00      	cmp	r5, #0
 8001e60:	d000      	beq.n	8001e64 <__aeabi_dsub+0x4dc>
 8001e62:	e0b7      	b.n	8001fd4 <__aeabi_dsub+0x64c>
 8001e64:	2a00      	cmp	r2, #0
 8001e66:	d100      	bne.n	8001e6a <__aeabi_dsub+0x4e2>
 8001e68:	e0f0      	b.n	800204c <__aeabi_dsub+0x6c4>
 8001e6a:	2601      	movs	r6, #1
 8001e6c:	400e      	ands	r6, r1
 8001e6e:	4663      	mov	r3, ip
 8001e70:	9802      	ldr	r0, [sp, #8]
 8001e72:	08d9      	lsrs	r1, r3, #3
 8001e74:	0742      	lsls	r2, r0, #29
 8001e76:	430a      	orrs	r2, r1
 8001e78:	08c4      	lsrs	r4, r0, #3
 8001e7a:	e696      	b.n	8001baa <__aeabi_dsub+0x222>
 8001e7c:	4c85      	ldr	r4, [pc, #532]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001e7e:	1aff      	subs	r7, r7, r3
 8001e80:	4014      	ands	r4, r2
 8001e82:	0762      	lsls	r2, r4, #29
 8001e84:	08e4      	lsrs	r4, r4, #3
 8001e86:	e760      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001e88:	4981      	ldr	r1, [pc, #516]	@ (8002090 <__aeabi_dsub+0x708>)
 8001e8a:	428a      	cmp	r2, r1
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x508>
 8001e8e:	e0c9      	b.n	8002024 <__aeabi_dsub+0x69c>
 8001e90:	4663      	mov	r3, ip
 8001e92:	18c1      	adds	r1, r0, r3
 8001e94:	4281      	cmp	r1, r0
 8001e96:	4180      	sbcs	r0, r0
 8001e98:	9b02      	ldr	r3, [sp, #8]
 8001e9a:	4240      	negs	r0, r0
 8001e9c:	18e3      	adds	r3, r4, r3
 8001e9e:	181b      	adds	r3, r3, r0
 8001ea0:	07dd      	lsls	r5, r3, #31
 8001ea2:	085c      	lsrs	r4, r3, #1
 8001ea4:	2307      	movs	r3, #7
 8001ea6:	0849      	lsrs	r1, r1, #1
 8001ea8:	430d      	orrs	r5, r1
 8001eaa:	0017      	movs	r7, r2
 8001eac:	402b      	ands	r3, r5
 8001eae:	e710      	b.n	8001cd2 <__aeabi_dsub+0x34a>
 8001eb0:	4663      	mov	r3, ip
 8001eb2:	1a1d      	subs	r5, r3, r0
 8001eb4:	45ac      	cmp	ip, r5
 8001eb6:	4192      	sbcs	r2, r2
 8001eb8:	2601      	movs	r6, #1
 8001eba:	9b02      	ldr	r3, [sp, #8]
 8001ebc:	4252      	negs	r2, r2
 8001ebe:	1b1c      	subs	r4, r3, r4
 8001ec0:	4688      	mov	r8, r1
 8001ec2:	1aa4      	subs	r4, r4, r2
 8001ec4:	400e      	ands	r6, r1
 8001ec6:	e5c6      	b.n	8001a56 <__aeabi_dsub+0xce>
 8001ec8:	4663      	mov	r3, ip
 8001eca:	18c5      	adds	r5, r0, r3
 8001ecc:	9b02      	ldr	r3, [sp, #8]
 8001ece:	4285      	cmp	r5, r0
 8001ed0:	4180      	sbcs	r0, r0
 8001ed2:	469c      	mov	ip, r3
 8001ed4:	4240      	negs	r0, r0
 8001ed6:	4464      	add	r4, ip
 8001ed8:	1824      	adds	r4, r4, r0
 8001eda:	2701      	movs	r7, #1
 8001edc:	0223      	lsls	r3, r4, #8
 8001ede:	d400      	bmi.n	8001ee2 <__aeabi_dsub+0x55a>
 8001ee0:	e6f5      	b.n	8001cce <__aeabi_dsub+0x346>
 8001ee2:	2702      	movs	r7, #2
 8001ee4:	e641      	b.n	8001b6a <__aeabi_dsub+0x1e2>
 8001ee6:	4663      	mov	r3, ip
 8001ee8:	1ac5      	subs	r5, r0, r3
 8001eea:	42a8      	cmp	r0, r5
 8001eec:	4180      	sbcs	r0, r0
 8001eee:	9b02      	ldr	r3, [sp, #8]
 8001ef0:	4240      	negs	r0, r0
 8001ef2:	1ae4      	subs	r4, r4, r3
 8001ef4:	2701      	movs	r7, #1
 8001ef6:	1a24      	subs	r4, r4, r0
 8001ef8:	e5a8      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001efa:	9d02      	ldr	r5, [sp, #8]
 8001efc:	4652      	mov	r2, sl
 8001efe:	002b      	movs	r3, r5
 8001f00:	3a20      	subs	r2, #32
 8001f02:	40d3      	lsrs	r3, r2
 8001f04:	0019      	movs	r1, r3
 8001f06:	4653      	mov	r3, sl
 8001f08:	2b20      	cmp	r3, #32
 8001f0a:	d006      	beq.n	8001f1a <__aeabi_dsub+0x592>
 8001f0c:	2240      	movs	r2, #64	@ 0x40
 8001f0e:	1ad2      	subs	r2, r2, r3
 8001f10:	002b      	movs	r3, r5
 8001f12:	4093      	lsls	r3, r2
 8001f14:	4662      	mov	r2, ip
 8001f16:	431a      	orrs	r2, r3
 8001f18:	4693      	mov	fp, r2
 8001f1a:	465d      	mov	r5, fp
 8001f1c:	1e6b      	subs	r3, r5, #1
 8001f1e:	419d      	sbcs	r5, r3
 8001f20:	430d      	orrs	r5, r1
 8001f22:	e615      	b.n	8001b50 <__aeabi_dsub+0x1c8>
 8001f24:	0762      	lsls	r2, r4, #29
 8001f26:	08c0      	lsrs	r0, r0, #3
 8001f28:	4302      	orrs	r2, r0
 8001f2a:	08e4      	lsrs	r4, r4, #3
 8001f2c:	e70d      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001f2e:	0011      	movs	r1, r2
 8001f30:	0027      	movs	r7, r4
 8001f32:	3920      	subs	r1, #32
 8001f34:	40cf      	lsrs	r7, r1
 8001f36:	2a20      	cmp	r2, #32
 8001f38:	d005      	beq.n	8001f46 <__aeabi_dsub+0x5be>
 8001f3a:	2140      	movs	r1, #64	@ 0x40
 8001f3c:	1a8a      	subs	r2, r1, r2
 8001f3e:	4094      	lsls	r4, r2
 8001f40:	0025      	movs	r5, r4
 8001f42:	4305      	orrs	r5, r0
 8001f44:	9503      	str	r5, [sp, #12]
 8001f46:	9d03      	ldr	r5, [sp, #12]
 8001f48:	1e6a      	subs	r2, r5, #1
 8001f4a:	4195      	sbcs	r5, r2
 8001f4c:	433d      	orrs	r5, r7
 8001f4e:	e77d      	b.n	8001e4c <__aeabi_dsub+0x4c4>
 8001f50:	2a00      	cmp	r2, #0
 8001f52:	d100      	bne.n	8001f56 <__aeabi_dsub+0x5ce>
 8001f54:	e744      	b.n	8001de0 <__aeabi_dsub+0x458>
 8001f56:	2601      	movs	r6, #1
 8001f58:	400e      	ands	r6, r1
 8001f5a:	4663      	mov	r3, ip
 8001f5c:	08d9      	lsrs	r1, r3, #3
 8001f5e:	9b02      	ldr	r3, [sp, #8]
 8001f60:	075a      	lsls	r2, r3, #29
 8001f62:	430a      	orrs	r2, r1
 8001f64:	08dc      	lsrs	r4, r3, #3
 8001f66:	e6f0      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001f68:	2a00      	cmp	r2, #0
 8001f6a:	d028      	beq.n	8001fbe <__aeabi_dsub+0x636>
 8001f6c:	4662      	mov	r2, ip
 8001f6e:	9f02      	ldr	r7, [sp, #8]
 8001f70:	08c0      	lsrs	r0, r0, #3
 8001f72:	433a      	orrs	r2, r7
 8001f74:	d100      	bne.n	8001f78 <__aeabi_dsub+0x5f0>
 8001f76:	e6dc      	b.n	8001d32 <__aeabi_dsub+0x3aa>
 8001f78:	0762      	lsls	r2, r4, #29
 8001f7a:	4310      	orrs	r0, r2
 8001f7c:	2280      	movs	r2, #128	@ 0x80
 8001f7e:	08e4      	lsrs	r4, r4, #3
 8001f80:	0312      	lsls	r2, r2, #12
 8001f82:	4214      	tst	r4, r2
 8001f84:	d009      	beq.n	8001f9a <__aeabi_dsub+0x612>
 8001f86:	08fd      	lsrs	r5, r7, #3
 8001f88:	4215      	tst	r5, r2
 8001f8a:	d106      	bne.n	8001f9a <__aeabi_dsub+0x612>
 8001f8c:	4663      	mov	r3, ip
 8001f8e:	2601      	movs	r6, #1
 8001f90:	002c      	movs	r4, r5
 8001f92:	08d8      	lsrs	r0, r3, #3
 8001f94:	077b      	lsls	r3, r7, #29
 8001f96:	4318      	orrs	r0, r3
 8001f98:	400e      	ands	r6, r1
 8001f9a:	0f42      	lsrs	r2, r0, #29
 8001f9c:	00c0      	lsls	r0, r0, #3
 8001f9e:	08c0      	lsrs	r0, r0, #3
 8001fa0:	0752      	lsls	r2, r2, #29
 8001fa2:	4302      	orrs	r2, r0
 8001fa4:	e601      	b.n	8001baa <__aeabi_dsub+0x222>
 8001fa6:	4663      	mov	r3, ip
 8001fa8:	1a1d      	subs	r5, r3, r0
 8001faa:	45ac      	cmp	ip, r5
 8001fac:	4192      	sbcs	r2, r2
 8001fae:	9b02      	ldr	r3, [sp, #8]
 8001fb0:	4252      	negs	r2, r2
 8001fb2:	1b1c      	subs	r4, r3, r4
 8001fb4:	000e      	movs	r6, r1
 8001fb6:	4688      	mov	r8, r1
 8001fb8:	2701      	movs	r7, #1
 8001fba:	1aa4      	subs	r4, r4, r2
 8001fbc:	e546      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001fbe:	4663      	mov	r3, ip
 8001fc0:	08d9      	lsrs	r1, r3, #3
 8001fc2:	9b02      	ldr	r3, [sp, #8]
 8001fc4:	075a      	lsls	r2, r3, #29
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	08dc      	lsrs	r4, r3, #3
 8001fca:	e5ee      	b.n	8001baa <__aeabi_dsub+0x222>
 8001fcc:	4663      	mov	r3, ip
 8001fce:	9c02      	ldr	r4, [sp, #8]
 8001fd0:	9303      	str	r3, [sp, #12]
 8001fd2:	e6c7      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001fd4:	08c0      	lsrs	r0, r0, #3
 8001fd6:	2a00      	cmp	r2, #0
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_dsub+0x654>
 8001fda:	e6aa      	b.n	8001d32 <__aeabi_dsub+0x3aa>
 8001fdc:	0762      	lsls	r2, r4, #29
 8001fde:	4310      	orrs	r0, r2
 8001fe0:	2280      	movs	r2, #128	@ 0x80
 8001fe2:	08e4      	lsrs	r4, r4, #3
 8001fe4:	0312      	lsls	r2, r2, #12
 8001fe6:	4214      	tst	r4, r2
 8001fe8:	d0d7      	beq.n	8001f9a <__aeabi_dsub+0x612>
 8001fea:	9f02      	ldr	r7, [sp, #8]
 8001fec:	08fd      	lsrs	r5, r7, #3
 8001fee:	4215      	tst	r5, r2
 8001ff0:	d1d3      	bne.n	8001f9a <__aeabi_dsub+0x612>
 8001ff2:	4663      	mov	r3, ip
 8001ff4:	2601      	movs	r6, #1
 8001ff6:	08d8      	lsrs	r0, r3, #3
 8001ff8:	077b      	lsls	r3, r7, #29
 8001ffa:	002c      	movs	r4, r5
 8001ffc:	4318      	orrs	r0, r3
 8001ffe:	400e      	ands	r6, r1
 8002000:	e7cb      	b.n	8001f9a <__aeabi_dsub+0x612>
 8002002:	000a      	movs	r2, r1
 8002004:	0027      	movs	r7, r4
 8002006:	3a20      	subs	r2, #32
 8002008:	40d7      	lsrs	r7, r2
 800200a:	2920      	cmp	r1, #32
 800200c:	d005      	beq.n	800201a <__aeabi_dsub+0x692>
 800200e:	2240      	movs	r2, #64	@ 0x40
 8002010:	1a52      	subs	r2, r2, r1
 8002012:	4094      	lsls	r4, r2
 8002014:	0025      	movs	r5, r4
 8002016:	4305      	orrs	r5, r0
 8002018:	9503      	str	r5, [sp, #12]
 800201a:	9d03      	ldr	r5, [sp, #12]
 800201c:	1e6a      	subs	r2, r5, #1
 800201e:	4195      	sbcs	r5, r2
 8002020:	432f      	orrs	r7, r5
 8002022:	e610      	b.n	8001c46 <__aeabi_dsub+0x2be>
 8002024:	0014      	movs	r4, r2
 8002026:	2500      	movs	r5, #0
 8002028:	2200      	movs	r2, #0
 800202a:	e556      	b.n	8001ada <__aeabi_dsub+0x152>
 800202c:	9b02      	ldr	r3, [sp, #8]
 800202e:	4460      	add	r0, ip
 8002030:	4699      	mov	r9, r3
 8002032:	4560      	cmp	r0, ip
 8002034:	4192      	sbcs	r2, r2
 8002036:	444c      	add	r4, r9
 8002038:	4252      	negs	r2, r2
 800203a:	0005      	movs	r5, r0
 800203c:	18a4      	adds	r4, r4, r2
 800203e:	e74c      	b.n	8001eda <__aeabi_dsub+0x552>
 8002040:	001a      	movs	r2, r3
 8002042:	001c      	movs	r4, r3
 8002044:	432a      	orrs	r2, r5
 8002046:	d000      	beq.n	800204a <__aeabi_dsub+0x6c2>
 8002048:	e6b3      	b.n	8001db2 <__aeabi_dsub+0x42a>
 800204a:	e6c9      	b.n	8001de0 <__aeabi_dsub+0x458>
 800204c:	2480      	movs	r4, #128	@ 0x80
 800204e:	2600      	movs	r6, #0
 8002050:	0324      	lsls	r4, r4, #12
 8002052:	e5ae      	b.n	8001bb2 <__aeabi_dsub+0x22a>
 8002054:	2120      	movs	r1, #32
 8002056:	2500      	movs	r5, #0
 8002058:	1a09      	subs	r1, r1, r0
 800205a:	e517      	b.n	8001a8c <__aeabi_dsub+0x104>
 800205c:	2200      	movs	r2, #0
 800205e:	2500      	movs	r5, #0
 8002060:	4c0b      	ldr	r4, [pc, #44]	@ (8002090 <__aeabi_dsub+0x708>)
 8002062:	e53a      	b.n	8001ada <__aeabi_dsub+0x152>
 8002064:	2d00      	cmp	r5, #0
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0x6e2>
 8002068:	e5f6      	b.n	8001c58 <__aeabi_dsub+0x2d0>
 800206a:	464b      	mov	r3, r9
 800206c:	1bda      	subs	r2, r3, r7
 800206e:	4692      	mov	sl, r2
 8002070:	2f00      	cmp	r7, #0
 8002072:	d100      	bne.n	8002076 <__aeabi_dsub+0x6ee>
 8002074:	e66f      	b.n	8001d56 <__aeabi_dsub+0x3ce>
 8002076:	2a38      	cmp	r2, #56	@ 0x38
 8002078:	dc05      	bgt.n	8002086 <__aeabi_dsub+0x6fe>
 800207a:	2680      	movs	r6, #128	@ 0x80
 800207c:	0436      	lsls	r6, r6, #16
 800207e:	4334      	orrs	r4, r6
 8002080:	4688      	mov	r8, r1
 8002082:	000e      	movs	r6, r1
 8002084:	e6d1      	b.n	8001e2a <__aeabi_dsub+0x4a2>
 8002086:	4688      	mov	r8, r1
 8002088:	000e      	movs	r6, r1
 800208a:	2501      	movs	r5, #1
 800208c:	e6de      	b.n	8001e4c <__aeabi_dsub+0x4c4>
 800208e:	46c0      	nop			@ (mov r8, r8)
 8002090:	000007ff 	.word	0x000007ff
 8002094:	ff7fffff 	.word	0xff7fffff
 8002098:	000007fe 	.word	0x000007fe
 800209c:	2d00      	cmp	r5, #0
 800209e:	d100      	bne.n	80020a2 <__aeabi_dsub+0x71a>
 80020a0:	e668      	b.n	8001d74 <__aeabi_dsub+0x3ec>
 80020a2:	464b      	mov	r3, r9
 80020a4:	1bd9      	subs	r1, r3, r7
 80020a6:	2f00      	cmp	r7, #0
 80020a8:	d101      	bne.n	80020ae <__aeabi_dsub+0x726>
 80020aa:	468a      	mov	sl, r1
 80020ac:	e5a7      	b.n	8001bfe <__aeabi_dsub+0x276>
 80020ae:	2701      	movs	r7, #1
 80020b0:	2938      	cmp	r1, #56	@ 0x38
 80020b2:	dd00      	ble.n	80020b6 <__aeabi_dsub+0x72e>
 80020b4:	e5c7      	b.n	8001c46 <__aeabi_dsub+0x2be>
 80020b6:	2280      	movs	r2, #128	@ 0x80
 80020b8:	0412      	lsls	r2, r2, #16
 80020ba:	4314      	orrs	r4, r2
 80020bc:	e5af      	b.n	8001c1e <__aeabi_dsub+0x296>
 80020be:	46c0      	nop			@ (mov r8, r8)

080020c0 <__aeabi_dcmpun>:
 80020c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020c2:	46c6      	mov	lr, r8
 80020c4:	031e      	lsls	r6, r3, #12
 80020c6:	0b36      	lsrs	r6, r6, #12
 80020c8:	46b0      	mov	r8, r6
 80020ca:	4e0d      	ldr	r6, [pc, #52]	@ (8002100 <__aeabi_dcmpun+0x40>)
 80020cc:	030c      	lsls	r4, r1, #12
 80020ce:	004d      	lsls	r5, r1, #1
 80020d0:	005f      	lsls	r7, r3, #1
 80020d2:	b500      	push	{lr}
 80020d4:	0b24      	lsrs	r4, r4, #12
 80020d6:	0d6d      	lsrs	r5, r5, #21
 80020d8:	0d7f      	lsrs	r7, r7, #21
 80020da:	42b5      	cmp	r5, r6
 80020dc:	d00b      	beq.n	80020f6 <__aeabi_dcmpun+0x36>
 80020de:	4908      	ldr	r1, [pc, #32]	@ (8002100 <__aeabi_dcmpun+0x40>)
 80020e0:	2000      	movs	r0, #0
 80020e2:	428f      	cmp	r7, r1
 80020e4:	d104      	bne.n	80020f0 <__aeabi_dcmpun+0x30>
 80020e6:	4646      	mov	r6, r8
 80020e8:	4316      	orrs	r6, r2
 80020ea:	0030      	movs	r0, r6
 80020ec:	1e43      	subs	r3, r0, #1
 80020ee:	4198      	sbcs	r0, r3
 80020f0:	bc80      	pop	{r7}
 80020f2:	46b8      	mov	r8, r7
 80020f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020f6:	4304      	orrs	r4, r0
 80020f8:	2001      	movs	r0, #1
 80020fa:	2c00      	cmp	r4, #0
 80020fc:	d1f8      	bne.n	80020f0 <__aeabi_dcmpun+0x30>
 80020fe:	e7ee      	b.n	80020de <__aeabi_dcmpun+0x1e>
 8002100:	000007ff 	.word	0x000007ff

08002104 <__aeabi_d2iz>:
 8002104:	000b      	movs	r3, r1
 8002106:	0002      	movs	r2, r0
 8002108:	b570      	push	{r4, r5, r6, lr}
 800210a:	4d16      	ldr	r5, [pc, #88]	@ (8002164 <__aeabi_d2iz+0x60>)
 800210c:	030c      	lsls	r4, r1, #12
 800210e:	b082      	sub	sp, #8
 8002110:	0049      	lsls	r1, r1, #1
 8002112:	2000      	movs	r0, #0
 8002114:	9200      	str	r2, [sp, #0]
 8002116:	9301      	str	r3, [sp, #4]
 8002118:	0b24      	lsrs	r4, r4, #12
 800211a:	0d49      	lsrs	r1, r1, #21
 800211c:	0fde      	lsrs	r6, r3, #31
 800211e:	42a9      	cmp	r1, r5
 8002120:	dd04      	ble.n	800212c <__aeabi_d2iz+0x28>
 8002122:	4811      	ldr	r0, [pc, #68]	@ (8002168 <__aeabi_d2iz+0x64>)
 8002124:	4281      	cmp	r1, r0
 8002126:	dd03      	ble.n	8002130 <__aeabi_d2iz+0x2c>
 8002128:	4b10      	ldr	r3, [pc, #64]	@ (800216c <__aeabi_d2iz+0x68>)
 800212a:	18f0      	adds	r0, r6, r3
 800212c:	b002      	add	sp, #8
 800212e:	bd70      	pop	{r4, r5, r6, pc}
 8002130:	2080      	movs	r0, #128	@ 0x80
 8002132:	0340      	lsls	r0, r0, #13
 8002134:	4320      	orrs	r0, r4
 8002136:	4c0e      	ldr	r4, [pc, #56]	@ (8002170 <__aeabi_d2iz+0x6c>)
 8002138:	1a64      	subs	r4, r4, r1
 800213a:	2c1f      	cmp	r4, #31
 800213c:	dd08      	ble.n	8002150 <__aeabi_d2iz+0x4c>
 800213e:	4b0d      	ldr	r3, [pc, #52]	@ (8002174 <__aeabi_d2iz+0x70>)
 8002140:	1a5b      	subs	r3, r3, r1
 8002142:	40d8      	lsrs	r0, r3
 8002144:	0003      	movs	r3, r0
 8002146:	4258      	negs	r0, r3
 8002148:	2e00      	cmp	r6, #0
 800214a:	d1ef      	bne.n	800212c <__aeabi_d2iz+0x28>
 800214c:	0018      	movs	r0, r3
 800214e:	e7ed      	b.n	800212c <__aeabi_d2iz+0x28>
 8002150:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <__aeabi_d2iz+0x74>)
 8002152:	9a00      	ldr	r2, [sp, #0]
 8002154:	469c      	mov	ip, r3
 8002156:	0003      	movs	r3, r0
 8002158:	4461      	add	r1, ip
 800215a:	408b      	lsls	r3, r1
 800215c:	40e2      	lsrs	r2, r4
 800215e:	4313      	orrs	r3, r2
 8002160:	e7f1      	b.n	8002146 <__aeabi_d2iz+0x42>
 8002162:	46c0      	nop			@ (mov r8, r8)
 8002164:	000003fe 	.word	0x000003fe
 8002168:	0000041d 	.word	0x0000041d
 800216c:	7fffffff 	.word	0x7fffffff
 8002170:	00000433 	.word	0x00000433
 8002174:	00000413 	.word	0x00000413
 8002178:	fffffbed 	.word	0xfffffbed

0800217c <__aeabi_i2d>:
 800217c:	b570      	push	{r4, r5, r6, lr}
 800217e:	2800      	cmp	r0, #0
 8002180:	d016      	beq.n	80021b0 <__aeabi_i2d+0x34>
 8002182:	17c3      	asrs	r3, r0, #31
 8002184:	18c5      	adds	r5, r0, r3
 8002186:	405d      	eors	r5, r3
 8002188:	0fc4      	lsrs	r4, r0, #31
 800218a:	0028      	movs	r0, r5
 800218c:	f000 f848 	bl	8002220 <__clzsi2>
 8002190:	4b10      	ldr	r3, [pc, #64]	@ (80021d4 <__aeabi_i2d+0x58>)
 8002192:	1a1b      	subs	r3, r3, r0
 8002194:	055b      	lsls	r3, r3, #21
 8002196:	0d5b      	lsrs	r3, r3, #21
 8002198:	280a      	cmp	r0, #10
 800219a:	dc14      	bgt.n	80021c6 <__aeabi_i2d+0x4a>
 800219c:	0002      	movs	r2, r0
 800219e:	002e      	movs	r6, r5
 80021a0:	3215      	adds	r2, #21
 80021a2:	4096      	lsls	r6, r2
 80021a4:	220b      	movs	r2, #11
 80021a6:	1a12      	subs	r2, r2, r0
 80021a8:	40d5      	lsrs	r5, r2
 80021aa:	032d      	lsls	r5, r5, #12
 80021ac:	0b2d      	lsrs	r5, r5, #12
 80021ae:	e003      	b.n	80021b8 <__aeabi_i2d+0x3c>
 80021b0:	2400      	movs	r4, #0
 80021b2:	2300      	movs	r3, #0
 80021b4:	2500      	movs	r5, #0
 80021b6:	2600      	movs	r6, #0
 80021b8:	051b      	lsls	r3, r3, #20
 80021ba:	432b      	orrs	r3, r5
 80021bc:	07e4      	lsls	r4, r4, #31
 80021be:	4323      	orrs	r3, r4
 80021c0:	0030      	movs	r0, r6
 80021c2:	0019      	movs	r1, r3
 80021c4:	bd70      	pop	{r4, r5, r6, pc}
 80021c6:	380b      	subs	r0, #11
 80021c8:	4085      	lsls	r5, r0
 80021ca:	032d      	lsls	r5, r5, #12
 80021cc:	2600      	movs	r6, #0
 80021ce:	0b2d      	lsrs	r5, r5, #12
 80021d0:	e7f2      	b.n	80021b8 <__aeabi_i2d+0x3c>
 80021d2:	46c0      	nop			@ (mov r8, r8)
 80021d4:	0000041e 	.word	0x0000041e

080021d8 <__aeabi_ui2d>:
 80021d8:	b510      	push	{r4, lr}
 80021da:	1e04      	subs	r4, r0, #0
 80021dc:	d010      	beq.n	8002200 <__aeabi_ui2d+0x28>
 80021de:	f000 f81f 	bl	8002220 <__clzsi2>
 80021e2:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <__aeabi_ui2d+0x44>)
 80021e4:	1a1b      	subs	r3, r3, r0
 80021e6:	055b      	lsls	r3, r3, #21
 80021e8:	0d5b      	lsrs	r3, r3, #21
 80021ea:	280a      	cmp	r0, #10
 80021ec:	dc0f      	bgt.n	800220e <__aeabi_ui2d+0x36>
 80021ee:	220b      	movs	r2, #11
 80021f0:	0021      	movs	r1, r4
 80021f2:	1a12      	subs	r2, r2, r0
 80021f4:	40d1      	lsrs	r1, r2
 80021f6:	3015      	adds	r0, #21
 80021f8:	030a      	lsls	r2, r1, #12
 80021fa:	4084      	lsls	r4, r0
 80021fc:	0b12      	lsrs	r2, r2, #12
 80021fe:	e001      	b.n	8002204 <__aeabi_ui2d+0x2c>
 8002200:	2300      	movs	r3, #0
 8002202:	2200      	movs	r2, #0
 8002204:	051b      	lsls	r3, r3, #20
 8002206:	4313      	orrs	r3, r2
 8002208:	0020      	movs	r0, r4
 800220a:	0019      	movs	r1, r3
 800220c:	bd10      	pop	{r4, pc}
 800220e:	0022      	movs	r2, r4
 8002210:	380b      	subs	r0, #11
 8002212:	4082      	lsls	r2, r0
 8002214:	0312      	lsls	r2, r2, #12
 8002216:	2400      	movs	r4, #0
 8002218:	0b12      	lsrs	r2, r2, #12
 800221a:	e7f3      	b.n	8002204 <__aeabi_ui2d+0x2c>
 800221c:	0000041e 	.word	0x0000041e

08002220 <__clzsi2>:
 8002220:	211c      	movs	r1, #28
 8002222:	2301      	movs	r3, #1
 8002224:	041b      	lsls	r3, r3, #16
 8002226:	4298      	cmp	r0, r3
 8002228:	d301      	bcc.n	800222e <__clzsi2+0xe>
 800222a:	0c00      	lsrs	r0, r0, #16
 800222c:	3910      	subs	r1, #16
 800222e:	0a1b      	lsrs	r3, r3, #8
 8002230:	4298      	cmp	r0, r3
 8002232:	d301      	bcc.n	8002238 <__clzsi2+0x18>
 8002234:	0a00      	lsrs	r0, r0, #8
 8002236:	3908      	subs	r1, #8
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	4298      	cmp	r0, r3
 800223c:	d301      	bcc.n	8002242 <__clzsi2+0x22>
 800223e:	0900      	lsrs	r0, r0, #4
 8002240:	3904      	subs	r1, #4
 8002242:	a202      	add	r2, pc, #8	@ (adr r2, 800224c <__clzsi2+0x2c>)
 8002244:	5c10      	ldrb	r0, [r2, r0]
 8002246:	1840      	adds	r0, r0, r1
 8002248:	4770      	bx	lr
 800224a:	46c0      	nop			@ (mov r8, r8)
 800224c:	02020304 	.word	0x02020304
 8002250:	01010101 	.word	0x01010101
	...

0800225c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800225c:	b5b0      	push	{r4, r5, r7, lr}
 800225e:	b0a6      	sub	sp, #152	@ 0x98
 8002260:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002262:	f000 ff29 	bl	80030b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002266:	f000 f8f7 	bl	8002458 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800226a:	f000 fae5 	bl	8002838 <MX_GPIO_Init>
  MX_DMA_Init();
 800226e:	f000 fac5 	bl	80027fc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002272:	f000 fa8f 	bl	8002794 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8002276:	f000 f9bb 	bl	80025f0 <MX_SPI1_Init>
  MX_ADC_Init();
 800227a:	f000 f95d 	bl	8002538 <MX_ADC_Init>
  MX_SPI2_Init();
 800227e:	f000 f9f5 	bl	800266c <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 8002282:	f00a f89b 	bl	800c3bc <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8002286:	f000 fa2f 	bl	80026e8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_SET);
 800228a:	2390      	movs	r3, #144	@ 0x90
 800228c:	05db      	lsls	r3, r3, #23
 800228e:	2201      	movs	r2, #1
 8002290:	2101      	movs	r1, #1
 8002292:	0018      	movs	r0, r3
 8002294:	f001 fe6f 	bl	8003f76 <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 8002298:	23fa      	movs	r3, #250	@ 0xfa
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	0018      	movs	r0, r3
 800229e:	f000 ff6f 	bl	8003180 <HAL_Delay>
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_RESET);
 80022a2:	2390      	movs	r3, #144	@ 0x90
 80022a4:	05db      	lsls	r3, r3, #23
 80022a6:	2200      	movs	r2, #0
 80022a8:	2101      	movs	r1, #1
 80022aa:	0018      	movs	r0, r3
 80022ac:	f001 fe63 	bl	8003f76 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80022b0:	2064      	movs	r0, #100	@ 0x64
 80022b2:	f000 ff65 	bl	8003180 <HAL_Delay>
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_SET);
 80022b6:	2390      	movs	r3, #144	@ 0x90
 80022b8:	05db      	lsls	r3, r3, #23
 80022ba:	2201      	movs	r2, #1
 80022bc:	2101      	movs	r1, #1
 80022be:	0018      	movs	r0, r3
 80022c0:	f001 fe59 	bl	8003f76 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80022c4:	2064      	movs	r0, #100	@ 0x64
 80022c6:	f000 ff5b 	bl	8003180 <HAL_Delay>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_rx_buf, UART_RX_BUF_SIZE);
 80022ca:	2380      	movs	r3, #128	@ 0x80
 80022cc:	00da      	lsls	r2, r3, #3
 80022ce:	4956      	ldr	r1, [pc, #344]	@ (8002428 <main+0x1cc>)
 80022d0:	4b56      	ldr	r3, [pc, #344]	@ (800242c <main+0x1d0>)
 80022d2:	0018      	movs	r0, r3
 80022d4:	f006 fa07 	bl	80086e6 <HAL_UARTEx_ReceiveToIdle_DMA>
  // HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg_1, sizeof(tx_msg_1));
  // HAL_Delay(100);
  // char tx_msg[] = "AT+VER?\r\n"; 
  // HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg, sizeof(tx_msg));
  // HAL_Delay(100);
  char tx_msg4[] = "AT+DR=US915\r\n"; 
 80022d8:	2584      	movs	r5, #132	@ 0x84
 80022da:	197b      	adds	r3, r7, r5
 80022dc:	4a54      	ldr	r2, [pc, #336]	@ (8002430 <main+0x1d4>)
 80022de:	ca13      	ldmia	r2!, {r0, r1, r4}
 80022e0:	c313      	stmia	r3!, {r0, r1, r4}
 80022e2:	8812      	ldrh	r2, [r2, #0]
 80022e4:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg4, sizeof(tx_msg4));
 80022e6:	1979      	adds	r1, r7, r5
 80022e8:	4b50      	ldr	r3, [pc, #320]	@ (800242c <main+0x1d0>)
 80022ea:	220e      	movs	r2, #14
 80022ec:	0018      	movs	r0, r3
 80022ee:	f004 ff9b 	bl	8007228 <HAL_UART_Transmit_IT>
  HAL_Delay(100);
 80022f2:	2064      	movs	r0, #100	@ 0x64
 80022f4:	f000 ff44 	bl	8003180 <HAL_Delay>

  char tx_msg5[] = "AT+CH\r\n"; 
 80022f8:	247c      	movs	r4, #124	@ 0x7c
 80022fa:	193b      	adds	r3, r7, r4
 80022fc:	4a4d      	ldr	r2, [pc, #308]	@ (8002434 <main+0x1d8>)
 80022fe:	ca03      	ldmia	r2!, {r0, r1}
 8002300:	c303      	stmia	r3!, {r0, r1}
  HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg5, sizeof(tx_msg5));
 8002302:	1939      	adds	r1, r7, r4
 8002304:	4b49      	ldr	r3, [pc, #292]	@ (800242c <main+0x1d0>)
 8002306:	2208      	movs	r2, #8
 8002308:	0018      	movs	r0, r3
 800230a:	f004 ff8d 	bl	8007228 <HAL_UART_Transmit_IT>
  HAL_Delay(100);
 800230e:	2064      	movs	r0, #100	@ 0x64
 8002310:	f000 ff36 	bl	8003180 <HAL_Delay>

  for(int i = 0; i < 72; i++)
 8002314:	2300      	movs	r3, #0
 8002316:	2294      	movs	r2, #148	@ 0x94
 8002318:	18ba      	adds	r2, r7, r2
 800231a:	6013      	str	r3, [r2, #0]
 800231c:	e020      	b.n	8002360 <main+0x104>
  {
    if(i < 8 || i > 72)
 800231e:	2294      	movs	r2, #148	@ 0x94
 8002320:	18bb      	adds	r3, r7, r2
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2b07      	cmp	r3, #7
 8002326:	dd03      	ble.n	8002330 <main+0xd4>
 8002328:	18bb      	adds	r3, r7, r2
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2b48      	cmp	r3, #72	@ 0x48
 800232e:	dd0e      	ble.n	800234e <main+0xf2>
    {
      char tx_msg5_[14];
      sprintf(tx_msg5_, "AT+CH=%d, OFF", i);
 8002330:	2394      	movs	r3, #148	@ 0x94
 8002332:	18fb      	adds	r3, r7, r3
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	4940      	ldr	r1, [pc, #256]	@ (8002438 <main+0x1dc>)
 8002338:	2424      	movs	r4, #36	@ 0x24
 800233a:	193b      	adds	r3, r7, r4
 800233c:	0018      	movs	r0, r3
 800233e:	f00b facf 	bl	800d8e0 <siprintf>
      HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg5_, sizeof(tx_msg5_));
 8002342:	1939      	adds	r1, r7, r4
 8002344:	4b39      	ldr	r3, [pc, #228]	@ (800242c <main+0x1d0>)
 8002346:	220e      	movs	r2, #14
 8002348:	0018      	movs	r0, r3
 800234a:	f004 ff6d 	bl	8007228 <HAL_UART_Transmit_IT>
    }
    HAL_Delay(50);
 800234e:	2032      	movs	r0, #50	@ 0x32
 8002350:	f000 ff16 	bl	8003180 <HAL_Delay>
  for(int i = 0; i < 72; i++)
 8002354:	2294      	movs	r2, #148	@ 0x94
 8002356:	18bb      	adds	r3, r7, r2
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	3301      	adds	r3, #1
 800235c:	18ba      	adds	r2, r7, r2
 800235e:	6013      	str	r3, [r2, #0]
 8002360:	2394      	movs	r3, #148	@ 0x94
 8002362:	18fb      	adds	r3, r7, r3
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2b47      	cmp	r3, #71	@ 0x47
 8002368:	ddd9      	ble.n	800231e <main+0xc2>
  }

  char tx_msg0[] = "AT+KEY=APPKEY,\"B8AC2B18AE0F96A0FF83A63E33D0BA15\"\r\n"; 
 800236a:	2448      	movs	r4, #72	@ 0x48
 800236c:	193a      	adds	r2, r7, r4
 800236e:	4b33      	ldr	r3, [pc, #204]	@ (800243c <main+0x1e0>)
 8002370:	0010      	movs	r0, r2
 8002372:	0019      	movs	r1, r3
 8002374:	2333      	movs	r3, #51	@ 0x33
 8002376:	001a      	movs	r2, r3
 8002378:	f00b fbbe 	bl	800daf8 <memcpy>
  HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg0, sizeof(tx_msg0));
 800237c:	1939      	adds	r1, r7, r4
 800237e:	4b2b      	ldr	r3, [pc, #172]	@ (800242c <main+0x1d0>)
 8002380:	2233      	movs	r2, #51	@ 0x33
 8002382:	0018      	movs	r0, r3
 8002384:	f004 ff50 	bl	8007228 <HAL_UART_Transmit_IT>
  HAL_Delay(500);
 8002388:	23fa      	movs	r3, #250	@ 0xfa
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	0018      	movs	r0, r3
 800238e:	f000 fef7 	bl	8003180 <HAL_Delay>
  // HAL_Delay(100);  
  // // char tx_msg2[] = "AT+ID=AppEui,\"0000000000000000\"\r\n";
  // // HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg2, sizeof(tx_msg2));
  // // HAL_Delay(100);

  char tx_msg3[] = "AT+MODE= LWOTAA\r\n";
 8002392:	2534      	movs	r5, #52	@ 0x34
 8002394:	197b      	adds	r3, r7, r5
 8002396:	4a2a      	ldr	r2, [pc, #168]	@ (8002440 <main+0x1e4>)
 8002398:	ca13      	ldmia	r2!, {r0, r1, r4}
 800239a:	c313      	stmia	r3!, {r0, r1, r4}
 800239c:	6811      	ldr	r1, [r2, #0]
 800239e:	6019      	str	r1, [r3, #0]
 80023a0:	8892      	ldrh	r2, [r2, #4]
 80023a2:	809a      	strh	r2, [r3, #4]
  HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg3, sizeof(tx_msg3));
 80023a4:	1979      	adds	r1, r7, r5
 80023a6:	4b21      	ldr	r3, [pc, #132]	@ (800242c <main+0x1d0>)
 80023a8:	2212      	movs	r2, #18
 80023aa:	0018      	movs	r0, r3
 80023ac:	f004 ff3c 	bl	8007228 <HAL_UART_Transmit_IT>
  HAL_Delay(100);
 80023b0:	2064      	movs	r0, #100	@ 0x64
 80023b2:	f000 fee5 	bl	8003180 <HAL_Delay>
  // HAL_Delay(100);
  // char tx_msg7[] = "AT+PORT\r\n"; 
  // HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg7, sizeof(tx_msg7));
  // HAL_Delay(100);

  while(!joined)
 80023b6:	e016      	b.n	80023e6 <main+0x18a>
  {

    char tx_msg8[] = "AT+JOIN\r\n"; 
 80023b8:	2418      	movs	r4, #24
 80023ba:	193b      	adds	r3, r7, r4
 80023bc:	4a21      	ldr	r2, [pc, #132]	@ (8002444 <main+0x1e8>)
 80023be:	ca03      	ldmia	r2!, {r0, r1}
 80023c0:	c303      	stmia	r3!, {r0, r1}
 80023c2:	8812      	ldrh	r2, [r2, #0]
 80023c4:	801a      	strh	r2, [r3, #0]
    HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg8, sizeof(tx_msg8));
 80023c6:	1939      	adds	r1, r7, r4
 80023c8:	4b18      	ldr	r3, [pc, #96]	@ (800242c <main+0x1d0>)
 80023ca:	220a      	movs	r2, #10
 80023cc:	0018      	movs	r0, r3
 80023ce:	f004 ff2b 	bl	8007228 <HAL_UART_Transmit_IT>

    CDC_Transmit_FS("JOIN ATTEMPT\r\n", 14);
 80023d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002448 <main+0x1ec>)
 80023d4:	210e      	movs	r1, #14
 80023d6:	0018      	movs	r0, r3
 80023d8:	f00a f874 	bl	800c4c4 <CDC_Transmit_FS>

    HAL_Delay(1000);
 80023dc:	23fa      	movs	r3, #250	@ 0xfa
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	0018      	movs	r0, r3
 80023e2:	f000 fecd 	bl	8003180 <HAL_Delay>
  while(!joined)
 80023e6:	4b19      	ldr	r3, [pc, #100]	@ (800244c <main+0x1f0>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	2201      	movs	r2, #1
 80023ec:	4053      	eors	r3, r2
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d1e1      	bne.n	80023b8 <main+0x15c>

  }

  CDC_Transmit_FS("JOIN SUCCESS\r\n", 14);
 80023f4:	4b16      	ldr	r3, [pc, #88]	@ (8002450 <main+0x1f4>)
 80023f6:	210e      	movs	r1, #14
 80023f8:	0018      	movs	r0, r3
 80023fa:	f00a f863 	bl	800c4c4 <CDC_Transmit_FS>
  {
    // char tx_msg8[] = "AT+JOIN\r\n"; 
    // HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg8, sizeof(tx_msg8));
    // HAL_Delay(3000);
    
    char tx_msg[] = "AT+CMSG=\"Adi<3robot\"\r\n"; 
 80023fe:	003b      	movs	r3, r7
 8002400:	4a14      	ldr	r2, [pc, #80]	@ (8002454 <main+0x1f8>)
 8002402:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002404:	c313      	stmia	r3!, {r0, r1, r4}
 8002406:	ca03      	ldmia	r2!, {r0, r1}
 8002408:	c303      	stmia	r3!, {r0, r1}
 800240a:	8811      	ldrh	r1, [r2, #0]
 800240c:	8019      	strh	r1, [r3, #0]
 800240e:	7892      	ldrb	r2, [r2, #2]
 8002410:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit_IT(&huart1, (uint8_t*) &tx_msg, sizeof(tx_msg));
 8002412:	0039      	movs	r1, r7
 8002414:	4b05      	ldr	r3, [pc, #20]	@ (800242c <main+0x1d0>)
 8002416:	2217      	movs	r2, #23
 8002418:	0018      	movs	r0, r3
 800241a:	f004 ff05 	bl	8007228 <HAL_UART_Transmit_IT>
    HAL_Delay(10);
 800241e:	200a      	movs	r0, #10
 8002420:	f000 feae 	bl	8003180 <HAL_Delay>
  {
 8002424:	46c0      	nop			@ (mov r8, r8)
 8002426:	e7ea      	b.n	80023fe <main+0x1a2>
 8002428:	200005c4 	.word	0x200005c4
 800242c:	200004c8 	.word	0x200004c8
 8002430:	0800fd00 	.word	0x0800fd00
 8002434:	0800fd10 	.word	0x0800fd10
 8002438:	0800fcd0 	.word	0x0800fcd0
 800243c:	0800fd18 	.word	0x0800fd18
 8002440:	0800fd4c 	.word	0x0800fd4c
 8002444:	0800fd60 	.word	0x0800fd60
 8002448:	0800fce0 	.word	0x0800fce0
 800244c:	200009c4 	.word	0x200009c4
 8002450:	0800fcf0 	.word	0x0800fcf0
 8002454:	0800fd6c 	.word	0x0800fd6c

08002458 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002458:	b590      	push	{r4, r7, lr}
 800245a:	b099      	sub	sp, #100	@ 0x64
 800245c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800245e:	242c      	movs	r4, #44	@ 0x2c
 8002460:	193b      	adds	r3, r7, r4
 8002462:	0018      	movs	r0, r3
 8002464:	2334      	movs	r3, #52	@ 0x34
 8002466:	001a      	movs	r2, r3
 8002468:	2100      	movs	r1, #0
 800246a:	f00b fab3 	bl	800d9d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800246e:	231c      	movs	r3, #28
 8002470:	18fb      	adds	r3, r7, r3
 8002472:	0018      	movs	r0, r3
 8002474:	2310      	movs	r3, #16
 8002476:	001a      	movs	r2, r3
 8002478:	2100      	movs	r1, #0
 800247a:	f00b faab 	bl	800d9d4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800247e:	003b      	movs	r3, r7
 8002480:	0018      	movs	r0, r3
 8002482:	231c      	movs	r3, #28
 8002484:	001a      	movs	r2, r3
 8002486:	2100      	movs	r1, #0
 8002488:	f00b faa4 	bl	800d9d4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 800248c:	0021      	movs	r1, r4
 800248e:	187b      	adds	r3, r7, r1
 8002490:	2232      	movs	r2, #50	@ 0x32
 8002492:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002494:	187b      	adds	r3, r7, r1
 8002496:	2201      	movs	r2, #1
 8002498:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800249a:	187b      	adds	r3, r7, r1
 800249c:	2201      	movs	r2, #1
 800249e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80024a0:	187b      	adds	r3, r7, r1
 80024a2:	2201      	movs	r2, #1
 80024a4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024a6:	187b      	adds	r3, r7, r1
 80024a8:	2210      	movs	r2, #16
 80024aa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80024ac:	187b      	adds	r3, r7, r1
 80024ae:	2210      	movs	r2, #16
 80024b0:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024b2:	187b      	adds	r3, r7, r1
 80024b4:	2202      	movs	r2, #2
 80024b6:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024b8:	187b      	adds	r3, r7, r1
 80024ba:	2280      	movs	r2, #128	@ 0x80
 80024bc:	0212      	lsls	r2, r2, #8
 80024be:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80024c0:	187b      	adds	r3, r7, r1
 80024c2:	22e0      	movs	r2, #224	@ 0xe0
 80024c4:	0352      	lsls	r2, r2, #13
 80024c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80024c8:	187b      	adds	r3, r7, r1
 80024ca:	2201      	movs	r2, #1
 80024cc:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024ce:	187b      	adds	r3, r7, r1
 80024d0:	0018      	movs	r0, r3
 80024d2:	f003 fbcb 	bl	8005c6c <HAL_RCC_OscConfig>
 80024d6:	1e03      	subs	r3, r0, #0
 80024d8:	d001      	beq.n	80024de <SystemClock_Config+0x86>
  {
    Error_Handler();
 80024da:	f000 fae1 	bl	8002aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024de:	211c      	movs	r1, #28
 80024e0:	187b      	adds	r3, r7, r1
 80024e2:	2207      	movs	r2, #7
 80024e4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024e6:	187b      	adds	r3, r7, r1
 80024e8:	2202      	movs	r2, #2
 80024ea:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024ec:	187b      	adds	r3, r7, r1
 80024ee:	2200      	movs	r2, #0
 80024f0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024f2:	187b      	adds	r3, r7, r1
 80024f4:	2200      	movs	r2, #0
 80024f6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80024f8:	187b      	adds	r3, r7, r1
 80024fa:	2101      	movs	r1, #1
 80024fc:	0018      	movs	r0, r3
 80024fe:	f003 ff3b 	bl	8006378 <HAL_RCC_ClockConfig>
 8002502:	1e03      	subs	r3, r0, #0
 8002504:	d001      	beq.n	800250a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002506:	f000 facb 	bl	8002aa0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1;
 800250a:	003b      	movs	r3, r7
 800250c:	4a09      	ldr	r2, [pc, #36]	@ (8002534 <SystemClock_Config+0xdc>)
 800250e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002510:	003b      	movs	r3, r7
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002516:	003b      	movs	r3, r7
 8002518:	2200      	movs	r2, #0
 800251a:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800251c:	003b      	movs	r3, r7
 800251e:	0018      	movs	r0, r3
 8002520:	f004 f896 	bl	8006650 <HAL_RCCEx_PeriphCLKConfig>
 8002524:	1e03      	subs	r3, r0, #0
 8002526:	d001      	beq.n	800252c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002528:	f000 faba 	bl	8002aa0 <Error_Handler>
  }
}
 800252c:	46c0      	nop			@ (mov r8, r8)
 800252e:	46bd      	mov	sp, r7
 8002530:	b019      	add	sp, #100	@ 0x64
 8002532:	bd90      	pop	{r4, r7, pc}
 8002534:	00020001 	.word	0x00020001

08002538 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800253e:	1d3b      	adds	r3, r7, #4
 8002540:	0018      	movs	r0, r3
 8002542:	230c      	movs	r3, #12
 8002544:	001a      	movs	r2, r3
 8002546:	2100      	movs	r1, #0
 8002548:	f00b fa44 	bl	800d9d4 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800254c:	4b26      	ldr	r3, [pc, #152]	@ (80025e8 <MX_ADC_Init+0xb0>)
 800254e:	4a27      	ldr	r2, [pc, #156]	@ (80025ec <MX_ADC_Init+0xb4>)
 8002550:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002552:	4b25      	ldr	r3, [pc, #148]	@ (80025e8 <MX_ADC_Init+0xb0>)
 8002554:	2200      	movs	r2, #0
 8002556:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002558:	4b23      	ldr	r3, [pc, #140]	@ (80025e8 <MX_ADC_Init+0xb0>)
 800255a:	2200      	movs	r2, #0
 800255c:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800255e:	4b22      	ldr	r3, [pc, #136]	@ (80025e8 <MX_ADC_Init+0xb0>)
 8002560:	2200      	movs	r2, #0
 8002562:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002564:	4b20      	ldr	r3, [pc, #128]	@ (80025e8 <MX_ADC_Init+0xb0>)
 8002566:	2201      	movs	r2, #1
 8002568:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800256a:	4b1f      	ldr	r3, [pc, #124]	@ (80025e8 <MX_ADC_Init+0xb0>)
 800256c:	2204      	movs	r2, #4
 800256e:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002570:	4b1d      	ldr	r3, [pc, #116]	@ (80025e8 <MX_ADC_Init+0xb0>)
 8002572:	2200      	movs	r2, #0
 8002574:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002576:	4b1c      	ldr	r3, [pc, #112]	@ (80025e8 <MX_ADC_Init+0xb0>)
 8002578:	2200      	movs	r2, #0
 800257a:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800257c:	4b1a      	ldr	r3, [pc, #104]	@ (80025e8 <MX_ADC_Init+0xb0>)
 800257e:	2200      	movs	r2, #0
 8002580:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002582:	4b19      	ldr	r3, [pc, #100]	@ (80025e8 <MX_ADC_Init+0xb0>)
 8002584:	2200      	movs	r2, #0
 8002586:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002588:	4b17      	ldr	r3, [pc, #92]	@ (80025e8 <MX_ADC_Init+0xb0>)
 800258a:	22c2      	movs	r2, #194	@ 0xc2
 800258c:	32ff      	adds	r2, #255	@ 0xff
 800258e:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002590:	4b15      	ldr	r3, [pc, #84]	@ (80025e8 <MX_ADC_Init+0xb0>)
 8002592:	2200      	movs	r2, #0
 8002594:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002596:	4b14      	ldr	r3, [pc, #80]	@ (80025e8 <MX_ADC_Init+0xb0>)
 8002598:	2224      	movs	r2, #36	@ 0x24
 800259a:	2100      	movs	r1, #0
 800259c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800259e:	4b12      	ldr	r3, [pc, #72]	@ (80025e8 <MX_ADC_Init+0xb0>)
 80025a0:	2201      	movs	r2, #1
 80025a2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80025a4:	4b10      	ldr	r3, [pc, #64]	@ (80025e8 <MX_ADC_Init+0xb0>)
 80025a6:	0018      	movs	r0, r3
 80025a8:	f000 fe0e 	bl	80031c8 <HAL_ADC_Init>
 80025ac:	1e03      	subs	r3, r0, #0
 80025ae:	d001      	beq.n	80025b4 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80025b0:	f000 fa76 	bl	8002aa0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80025b4:	1d3b      	adds	r3, r7, #4
 80025b6:	2208      	movs	r2, #8
 80025b8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	2280      	movs	r2, #128	@ 0x80
 80025be:	0152      	lsls	r2, r2, #5
 80025c0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80025c2:	1d3b      	adds	r3, r7, #4
 80025c4:	2280      	movs	r2, #128	@ 0x80
 80025c6:	0552      	lsls	r2, r2, #21
 80025c8:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80025ca:	1d3a      	adds	r2, r7, #4
 80025cc:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <MX_ADC_Init+0xb0>)
 80025ce:	0011      	movs	r1, r2
 80025d0:	0018      	movs	r0, r3
 80025d2:	f000 ff39 	bl	8003448 <HAL_ADC_ConfigChannel>
 80025d6:	1e03      	subs	r3, r0, #0
 80025d8:	d001      	beq.n	80025de <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80025da:	f000 fa61 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80025de:	46c0      	nop			@ (mov r8, r8)
 80025e0:	46bd      	mov	sp, r7
 80025e2:	b004      	add	sp, #16
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	46c0      	nop			@ (mov r8, r8)
 80025e8:	20000378 	.word	0x20000378
 80025ec:	40012400 	.word	0x40012400

080025f0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80025f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002664 <MX_SPI1_Init+0x74>)
 80025f6:	4a1c      	ldr	r2, [pc, #112]	@ (8002668 <MX_SPI1_Init+0x78>)
 80025f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002664 <MX_SPI1_Init+0x74>)
 80025fc:	2282      	movs	r2, #130	@ 0x82
 80025fe:	0052      	lsls	r2, r2, #1
 8002600:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002602:	4b18      	ldr	r3, [pc, #96]	@ (8002664 <MX_SPI1_Init+0x74>)
 8002604:	2200      	movs	r2, #0
 8002606:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002608:	4b16      	ldr	r3, [pc, #88]	@ (8002664 <MX_SPI1_Init+0x74>)
 800260a:	22e0      	movs	r2, #224	@ 0xe0
 800260c:	00d2      	lsls	r2, r2, #3
 800260e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002610:	4b14      	ldr	r3, [pc, #80]	@ (8002664 <MX_SPI1_Init+0x74>)
 8002612:	2200      	movs	r2, #0
 8002614:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002616:	4b13      	ldr	r3, [pc, #76]	@ (8002664 <MX_SPI1_Init+0x74>)
 8002618:	2200      	movs	r2, #0
 800261a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800261c:	4b11      	ldr	r3, [pc, #68]	@ (8002664 <MX_SPI1_Init+0x74>)
 800261e:	2280      	movs	r2, #128	@ 0x80
 8002620:	0092      	lsls	r2, r2, #2
 8002622:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002624:	4b0f      	ldr	r3, [pc, #60]	@ (8002664 <MX_SPI1_Init+0x74>)
 8002626:	2208      	movs	r2, #8
 8002628:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800262a:	4b0e      	ldr	r3, [pc, #56]	@ (8002664 <MX_SPI1_Init+0x74>)
 800262c:	2200      	movs	r2, #0
 800262e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002630:	4b0c      	ldr	r3, [pc, #48]	@ (8002664 <MX_SPI1_Init+0x74>)
 8002632:	2200      	movs	r2, #0
 8002634:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002636:	4b0b      	ldr	r3, [pc, #44]	@ (8002664 <MX_SPI1_Init+0x74>)
 8002638:	2200      	movs	r2, #0
 800263a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800263c:	4b09      	ldr	r3, [pc, #36]	@ (8002664 <MX_SPI1_Init+0x74>)
 800263e:	2207      	movs	r2, #7
 8002640:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002642:	4b08      	ldr	r3, [pc, #32]	@ (8002664 <MX_SPI1_Init+0x74>)
 8002644:	2200      	movs	r2, #0
 8002646:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002648:	4b06      	ldr	r3, [pc, #24]	@ (8002664 <MX_SPI1_Init+0x74>)
 800264a:	2208      	movs	r2, #8
 800264c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800264e:	4b05      	ldr	r3, [pc, #20]	@ (8002664 <MX_SPI1_Init+0x74>)
 8002650:	0018      	movs	r0, r3
 8002652:	f004 f8fb 	bl	800684c <HAL_SPI_Init>
 8002656:	1e03      	subs	r3, r0, #0
 8002658:	d001      	beq.n	800265e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800265a:	f000 fa21 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800265e:	46c0      	nop			@ (mov r8, r8)
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	200003b8 	.word	0x200003b8
 8002668:	40013000 	.word	0x40013000

0800266c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002670:	4b1b      	ldr	r3, [pc, #108]	@ (80026e0 <MX_SPI2_Init+0x74>)
 8002672:	4a1c      	ldr	r2, [pc, #112]	@ (80026e4 <MX_SPI2_Init+0x78>)
 8002674:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002676:	4b1a      	ldr	r3, [pc, #104]	@ (80026e0 <MX_SPI2_Init+0x74>)
 8002678:	2282      	movs	r2, #130	@ 0x82
 800267a:	0052      	lsls	r2, r2, #1
 800267c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800267e:	4b18      	ldr	r3, [pc, #96]	@ (80026e0 <MX_SPI2_Init+0x74>)
 8002680:	2200      	movs	r2, #0
 8002682:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002684:	4b16      	ldr	r3, [pc, #88]	@ (80026e0 <MX_SPI2_Init+0x74>)
 8002686:	22c0      	movs	r2, #192	@ 0xc0
 8002688:	0092      	lsls	r2, r2, #2
 800268a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800268c:	4b14      	ldr	r3, [pc, #80]	@ (80026e0 <MX_SPI2_Init+0x74>)
 800268e:	2200      	movs	r2, #0
 8002690:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002692:	4b13      	ldr	r3, [pc, #76]	@ (80026e0 <MX_SPI2_Init+0x74>)
 8002694:	2200      	movs	r2, #0
 8002696:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002698:	4b11      	ldr	r3, [pc, #68]	@ (80026e0 <MX_SPI2_Init+0x74>)
 800269a:	2280      	movs	r2, #128	@ 0x80
 800269c:	02d2      	lsls	r2, r2, #11
 800269e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80026a0:	4b0f      	ldr	r3, [pc, #60]	@ (80026e0 <MX_SPI2_Init+0x74>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026a6:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <MX_SPI2_Init+0x74>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80026ac:	4b0c      	ldr	r3, [pc, #48]	@ (80026e0 <MX_SPI2_Init+0x74>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026b2:	4b0b      	ldr	r3, [pc, #44]	@ (80026e0 <MX_SPI2_Init+0x74>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80026b8:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <MX_SPI2_Init+0x74>)
 80026ba:	2207      	movs	r2, #7
 80026bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80026be:	4b08      	ldr	r3, [pc, #32]	@ (80026e0 <MX_SPI2_Init+0x74>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80026c4:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <MX_SPI2_Init+0x74>)
 80026c6:	2208      	movs	r2, #8
 80026c8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80026ca:	4b05      	ldr	r3, [pc, #20]	@ (80026e0 <MX_SPI2_Init+0x74>)
 80026cc:	0018      	movs	r0, r3
 80026ce:	f004 f8bd 	bl	800684c <HAL_SPI_Init>
 80026d2:	1e03      	subs	r3, r0, #0
 80026d4:	d001      	beq.n	80026da <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80026d6:	f000 f9e3 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80026da:	46c0      	nop			@ (mov r8, r8)
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	2000041c 	.word	0x2000041c
 80026e4:	40003800 	.word	0x40003800

080026e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ee:	2308      	movs	r3, #8
 80026f0:	18fb      	adds	r3, r7, r3
 80026f2:	0018      	movs	r0, r3
 80026f4:	2310      	movs	r3, #16
 80026f6:	001a      	movs	r2, r3
 80026f8:	2100      	movs	r1, #0
 80026fa:	f00b f96b 	bl	800d9d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026fe:	003b      	movs	r3, r7
 8002700:	0018      	movs	r0, r3
 8002702:	2308      	movs	r3, #8
 8002704:	001a      	movs	r2, r3
 8002706:	2100      	movs	r1, #0
 8002708:	f00b f964 	bl	800d9d4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800270c:	4b1f      	ldr	r3, [pc, #124]	@ (800278c <MX_TIM3_Init+0xa4>)
 800270e:	4a20      	ldr	r2, [pc, #128]	@ (8002790 <MX_TIM3_Init+0xa8>)
 8002710:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 500-1;
 8002712:	4b1e      	ldr	r3, [pc, #120]	@ (800278c <MX_TIM3_Init+0xa4>)
 8002714:	22f4      	movs	r2, #244	@ 0xf4
 8002716:	32ff      	adds	r2, #255	@ 0xff
 8002718:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800271a:	4b1c      	ldr	r3, [pc, #112]	@ (800278c <MX_TIM3_Init+0xa4>)
 800271c:	2200      	movs	r2, #0
 800271e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 360-1;
 8002720:	4b1a      	ldr	r3, [pc, #104]	@ (800278c <MX_TIM3_Init+0xa4>)
 8002722:	2268      	movs	r2, #104	@ 0x68
 8002724:	32ff      	adds	r2, #255	@ 0xff
 8002726:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002728:	4b18      	ldr	r3, [pc, #96]	@ (800278c <MX_TIM3_Init+0xa4>)
 800272a:	2200      	movs	r2, #0
 800272c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800272e:	4b17      	ldr	r3, [pc, #92]	@ (800278c <MX_TIM3_Init+0xa4>)
 8002730:	2200      	movs	r2, #0
 8002732:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002734:	4b15      	ldr	r3, [pc, #84]	@ (800278c <MX_TIM3_Init+0xa4>)
 8002736:	0018      	movs	r0, r3
 8002738:	f004 f940 	bl	80069bc <HAL_TIM_Base_Init>
 800273c:	1e03      	subs	r3, r0, #0
 800273e:	d001      	beq.n	8002744 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8002740:	f000 f9ae 	bl	8002aa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002744:	2108      	movs	r1, #8
 8002746:	187b      	adds	r3, r7, r1
 8002748:	2280      	movs	r2, #128	@ 0x80
 800274a:	0152      	lsls	r2, r2, #5
 800274c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800274e:	187a      	adds	r2, r7, r1
 8002750:	4b0e      	ldr	r3, [pc, #56]	@ (800278c <MX_TIM3_Init+0xa4>)
 8002752:	0011      	movs	r1, r2
 8002754:	0018      	movs	r0, r3
 8002756:	f004 fa6f 	bl	8006c38 <HAL_TIM_ConfigClockSource>
 800275a:	1e03      	subs	r3, r0, #0
 800275c:	d001      	beq.n	8002762 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800275e:	f000 f99f 	bl	8002aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002762:	003b      	movs	r3, r7
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002768:	003b      	movs	r3, r7
 800276a:	2200      	movs	r2, #0
 800276c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800276e:	003a      	movs	r2, r7
 8002770:	4b06      	ldr	r3, [pc, #24]	@ (800278c <MX_TIM3_Init+0xa4>)
 8002772:	0011      	movs	r1, r2
 8002774:	0018      	movs	r0, r3
 8002776:	f004 fc83 	bl	8007080 <HAL_TIMEx_MasterConfigSynchronization>
 800277a:	1e03      	subs	r3, r0, #0
 800277c:	d001      	beq.n	8002782 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800277e:	f000 f98f 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002782:	46c0      	nop			@ (mov r8, r8)
 8002784:	46bd      	mov	sp, r7
 8002786:	b006      	add	sp, #24
 8002788:	bd80      	pop	{r7, pc}
 800278a:	46c0      	nop			@ (mov r8, r8)
 800278c:	20000480 	.word	0x20000480
 8002790:	40000400 	.word	0x40000400

08002794 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002798:	4b16      	ldr	r3, [pc, #88]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 800279a:	4a17      	ldr	r2, [pc, #92]	@ (80027f8 <MX_USART1_UART_Init+0x64>)
 800279c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800279e:	4b15      	ldr	r3, [pc, #84]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027a0:	2296      	movs	r2, #150	@ 0x96
 80027a2:	0192      	lsls	r2, r2, #6
 80027a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027a6:	4b13      	ldr	r3, [pc, #76]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027ac:	4b11      	ldr	r3, [pc, #68]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027b2:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027b8:	4b0e      	ldr	r3, [pc, #56]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027ba:	220c      	movs	r2, #12
 80027bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027be:	4b0d      	ldr	r3, [pc, #52]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80027c4:	4b0b      	ldr	r3, [pc, #44]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027ca:	4b0a      	ldr	r3, [pc, #40]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80027d0:	4b08      	ldr	r3, [pc, #32]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027d2:	2210      	movs	r2, #16
 80027d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80027d6:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027d8:	2280      	movs	r2, #128	@ 0x80
 80027da:	0152      	lsls	r2, r2, #5
 80027dc:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027de:	4b05      	ldr	r3, [pc, #20]	@ (80027f4 <MX_USART1_UART_Init+0x60>)
 80027e0:	0018      	movs	r0, r3
 80027e2:	f004 fcbb 	bl	800715c <HAL_UART_Init>
 80027e6:	1e03      	subs	r3, r0, #0
 80027e8:	d001      	beq.n	80027ee <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80027ea:	f000 f959 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027ee:	46c0      	nop			@ (mov r8, r8)
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	200004c8 	.word	0x200004c8
 80027f8:	40013800 	.word	0x40013800

080027fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002802:	4b0c      	ldr	r3, [pc, #48]	@ (8002834 <MX_DMA_Init+0x38>)
 8002804:	695a      	ldr	r2, [r3, #20]
 8002806:	4b0b      	ldr	r3, [pc, #44]	@ (8002834 <MX_DMA_Init+0x38>)
 8002808:	2101      	movs	r1, #1
 800280a:	430a      	orrs	r2, r1
 800280c:	615a      	str	r2, [r3, #20]
 800280e:	4b09      	ldr	r3, [pc, #36]	@ (8002834 <MX_DMA_Init+0x38>)
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	2201      	movs	r2, #1
 8002814:	4013      	ands	r3, r2
 8002816:	607b      	str	r3, [r7, #4]
 8002818:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800281a:	2200      	movs	r2, #0
 800281c:	2100      	movs	r1, #0
 800281e:	200a      	movs	r0, #10
 8002820:	f000 ffcc 	bl	80037bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002824:	200a      	movs	r0, #10
 8002826:	f000 ffde 	bl	80037e6 <HAL_NVIC_EnableIRQ>

}
 800282a:	46c0      	nop			@ (mov r8, r8)
 800282c:	46bd      	mov	sp, r7
 800282e:	b002      	add	sp, #8
 8002830:	bd80      	pop	{r7, pc}
 8002832:	46c0      	nop			@ (mov r8, r8)
 8002834:	40021000 	.word	0x40021000

08002838 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002838:	b590      	push	{r4, r7, lr}
 800283a:	b089      	sub	sp, #36	@ 0x24
 800283c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800283e:	240c      	movs	r4, #12
 8002840:	193b      	adds	r3, r7, r4
 8002842:	0018      	movs	r0, r3
 8002844:	2314      	movs	r3, #20
 8002846:	001a      	movs	r2, r3
 8002848:	2100      	movs	r1, #0
 800284a:	f00b f8c3 	bl	800d9d4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800284e:	4b5b      	ldr	r3, [pc, #364]	@ (80029bc <MX_GPIO_Init+0x184>)
 8002850:	695a      	ldr	r2, [r3, #20]
 8002852:	4b5a      	ldr	r3, [pc, #360]	@ (80029bc <MX_GPIO_Init+0x184>)
 8002854:	2180      	movs	r1, #128	@ 0x80
 8002856:	03c9      	lsls	r1, r1, #15
 8002858:	430a      	orrs	r2, r1
 800285a:	615a      	str	r2, [r3, #20]
 800285c:	4b57      	ldr	r3, [pc, #348]	@ (80029bc <MX_GPIO_Init+0x184>)
 800285e:	695a      	ldr	r2, [r3, #20]
 8002860:	2380      	movs	r3, #128	@ 0x80
 8002862:	03db      	lsls	r3, r3, #15
 8002864:	4013      	ands	r3, r2
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800286a:	4b54      	ldr	r3, [pc, #336]	@ (80029bc <MX_GPIO_Init+0x184>)
 800286c:	695a      	ldr	r2, [r3, #20]
 800286e:	4b53      	ldr	r3, [pc, #332]	@ (80029bc <MX_GPIO_Init+0x184>)
 8002870:	2180      	movs	r1, #128	@ 0x80
 8002872:	0289      	lsls	r1, r1, #10
 8002874:	430a      	orrs	r2, r1
 8002876:	615a      	str	r2, [r3, #20]
 8002878:	4b50      	ldr	r3, [pc, #320]	@ (80029bc <MX_GPIO_Init+0x184>)
 800287a:	695a      	ldr	r2, [r3, #20]
 800287c:	2380      	movs	r3, #128	@ 0x80
 800287e:	029b      	lsls	r3, r3, #10
 8002880:	4013      	ands	r3, r2
 8002882:	607b      	str	r3, [r7, #4]
 8002884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002886:	4b4d      	ldr	r3, [pc, #308]	@ (80029bc <MX_GPIO_Init+0x184>)
 8002888:	695a      	ldr	r2, [r3, #20]
 800288a:	4b4c      	ldr	r3, [pc, #304]	@ (80029bc <MX_GPIO_Init+0x184>)
 800288c:	2180      	movs	r1, #128	@ 0x80
 800288e:	02c9      	lsls	r1, r1, #11
 8002890:	430a      	orrs	r2, r1
 8002892:	615a      	str	r2, [r3, #20]
 8002894:	4b49      	ldr	r3, [pc, #292]	@ (80029bc <MX_GPIO_Init+0x184>)
 8002896:	695a      	ldr	r2, [r3, #20]
 8002898:	2380      	movs	r3, #128	@ 0x80
 800289a:	02db      	lsls	r3, r3, #11
 800289c:	4013      	ands	r3, r2
 800289e:	603b      	str	r3, [r7, #0]
 80028a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, E5_NRST_Pin|DW_NSS_Pin, GPIO_PIN_RESET);
 80028a2:	2390      	movs	r3, #144	@ 0x90
 80028a4:	05db      	lsls	r3, r3, #23
 80028a6:	2200      	movs	r2, #0
 80028a8:	2111      	movs	r1, #17
 80028aa:	0018      	movs	r0, r3
 80028ac:	f001 fb63 	bl	8003f76 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SCREEN_EN_Pin|SD_CS_Pin|WAKE_Pin|TFT_DC_Pin
 80028b0:	4943      	ldr	r1, [pc, #268]	@ (80029c0 <MX_GPIO_Init+0x188>)
 80028b2:	4b44      	ldr	r3, [pc, #272]	@ (80029c4 <MX_GPIO_Init+0x18c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	0018      	movs	r0, r3
 80028b8:	f001 fb5d 	bl	8003f76 <HAL_GPIO_WritePin>
                          |TFT_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : E5_NRST_Pin */
  GPIO_InitStruct.Pin = E5_NRST_Pin;
 80028bc:	193b      	adds	r3, r7, r4
 80028be:	2201      	movs	r2, #1
 80028c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c2:	193b      	adds	r3, r7, r4
 80028c4:	2201      	movs	r2, #1
 80028c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	193b      	adds	r3, r7, r4
 80028ca:	2200      	movs	r2, #0
 80028cc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ce:	193b      	adds	r3, r7, r4
 80028d0:	2200      	movs	r2, #0
 80028d2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(E5_NRST_GPIO_Port, &GPIO_InitStruct);
 80028d4:	193a      	adds	r2, r7, r4
 80028d6:	2390      	movs	r3, #144	@ 0x90
 80028d8:	05db      	lsls	r3, r3, #23
 80028da:	0011      	movs	r1, r2
 80028dc:	0018      	movs	r0, r3
 80028de:	f001 f9b5 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_RESET_Pin */
  GPIO_InitStruct.Pin = DW_RESET_Pin;
 80028e2:	193b      	adds	r3, r7, r4
 80028e4:	2204      	movs	r2, #4
 80028e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028e8:	193b      	adds	r3, r7, r4
 80028ea:	2288      	movs	r2, #136	@ 0x88
 80028ec:	0352      	lsls	r2, r2, #13
 80028ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f0:	193b      	adds	r3, r7, r4
 80028f2:	2200      	movs	r2, #0
 80028f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 80028f6:	193a      	adds	r2, r7, r4
 80028f8:	2390      	movs	r3, #144	@ 0x90
 80028fa:	05db      	lsls	r3, r3, #23
 80028fc:	0011      	movs	r1, r2
 80028fe:	0018      	movs	r0, r3
 8002900:	f001 f9a4 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_NSS_Pin */
  GPIO_InitStruct.Pin = DW_NSS_Pin;
 8002904:	193b      	adds	r3, r7, r4
 8002906:	2210      	movs	r2, #16
 8002908:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800290a:	193b      	adds	r3, r7, r4
 800290c:	2201      	movs	r2, #1
 800290e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002910:	193b      	adds	r3, r7, r4
 8002912:	2200      	movs	r2, #0
 8002914:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002916:	193b      	adds	r3, r7, r4
 8002918:	2203      	movs	r2, #3
 800291a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DW_NSS_GPIO_Port, &GPIO_InitStruct);
 800291c:	193a      	adds	r2, r7, r4
 800291e:	2390      	movs	r3, #144	@ 0x90
 8002920:	05db      	lsls	r3, r3, #23
 8002922:	0011      	movs	r1, r2
 8002924:	0018      	movs	r0, r3
 8002926:	f001 f991 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : SCREEN_EN_Pin SD_CS_Pin WAKE_Pin TFT_DC_Pin
                           TFT_RST_Pin */
  GPIO_InitStruct.Pin = SCREEN_EN_Pin|SD_CS_Pin|WAKE_Pin|TFT_DC_Pin
 800292a:	193b      	adds	r3, r7, r4
 800292c:	4a24      	ldr	r2, [pc, #144]	@ (80029c0 <MX_GPIO_Init+0x188>)
 800292e:	601a      	str	r2, [r3, #0]
                          |TFT_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002930:	193b      	adds	r3, r7, r4
 8002932:	2201      	movs	r2, #1
 8002934:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002936:	193b      	adds	r3, r7, r4
 8002938:	2200      	movs	r2, #0
 800293a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293c:	193b      	adds	r3, r7, r4
 800293e:	2200      	movs	r2, #0
 8002940:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002942:	193b      	adds	r3, r7, r4
 8002944:	4a1f      	ldr	r2, [pc, #124]	@ (80029c4 <MX_GPIO_Init+0x18c>)
 8002946:	0019      	movs	r1, r3
 8002948:	0010      	movs	r0, r2
 800294a:	f001 f97f 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_DISP_Pin */
  GPIO_InitStruct.Pin = BTN_DISP_Pin;
 800294e:	0021      	movs	r1, r4
 8002950:	187b      	adds	r3, r7, r1
 8002952:	2280      	movs	r2, #128	@ 0x80
 8002954:	0192      	lsls	r2, r2, #6
 8002956:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002958:	000c      	movs	r4, r1
 800295a:	193b      	adds	r3, r7, r4
 800295c:	2200      	movs	r2, #0
 800295e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002960:	193b      	adds	r3, r7, r4
 8002962:	2200      	movs	r2, #0
 8002964:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_DISP_GPIO_Port, &GPIO_InitStruct);
 8002966:	193b      	adds	r3, r7, r4
 8002968:	4a16      	ldr	r2, [pc, #88]	@ (80029c4 <MX_GPIO_Init+0x18c>)
 800296a:	0019      	movs	r1, r3
 800296c:	0010      	movs	r0, r2
 800296e:	f001 f96d 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_IRQn_Pin */
  GPIO_InitStruct.Pin = DW_IRQn_Pin;
 8002972:	0021      	movs	r1, r4
 8002974:	187b      	adds	r3, r7, r1
 8002976:	2220      	movs	r2, #32
 8002978:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800297a:	187b      	adds	r3, r7, r1
 800297c:	2288      	movs	r2, #136	@ 0x88
 800297e:	0352      	lsls	r2, r2, #13
 8002980:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002982:	187b      	adds	r3, r7, r1
 8002984:	2202      	movs	r2, #2
 8002986:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DW_IRQn_GPIO_Port, &GPIO_InitStruct);
 8002988:	187b      	adds	r3, r7, r1
 800298a:	4a0e      	ldr	r2, [pc, #56]	@ (80029c4 <MX_GPIO_Init+0x18c>)
 800298c:	0019      	movs	r1, r3
 800298e:	0010      	movs	r0, r2
 8002990:	f001 f95c 	bl	8003c4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002994:	2200      	movs	r2, #0
 8002996:	2100      	movs	r1, #0
 8002998:	2006      	movs	r0, #6
 800299a:	f000 ff0f 	bl	80037bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800299e:	2006      	movs	r0, #6
 80029a0:	f000 ff21 	bl	80037e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80029a4:	2200      	movs	r2, #0
 80029a6:	2100      	movs	r1, #0
 80029a8:	2007      	movs	r0, #7
 80029aa:	f000 ff07 	bl	80037bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80029ae:	2007      	movs	r0, #7
 80029b0:	f000 ff19 	bl	80037e6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029b4:	46c0      	nop			@ (mov r8, r8)
 80029b6:	46bd      	mov	sp, r7
 80029b8:	b009      	add	sp, #36	@ 0x24
 80029ba:	bd90      	pop	{r4, r7, pc}
 80029bc:	40021000 	.word	0x40021000
 80029c0:	00000b44 	.word	0x00000b44
 80029c4:	48000400 	.word	0x48000400

080029c8 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t offset)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	000a      	movs	r2, r1
 80029d2:	1cbb      	adds	r3, r7, #2
 80029d4:	801a      	strh	r2, [r3, #0]

	static uint16_t last_offset = 0;

	// Ignore if called twice (which will happen on every half buffer)
	if (offset != last_offset) {
 80029d6:	4b2d      	ldr	r3, [pc, #180]	@ (8002a8c <HAL_UARTEx_RxEventCallback+0xc4>)
 80029d8:	881b      	ldrh	r3, [r3, #0]
 80029da:	1cba      	adds	r2, r7, #2
 80029dc:	8812      	ldrh	r2, [r2, #0]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d050      	beq.n	8002a84 <HAL_UARTEx_RxEventCallback+0xbc>

		// If wrap around reset last_size
		if (offset < last_offset)
 80029e2:	4b2a      	ldr	r3, [pc, #168]	@ (8002a8c <HAL_UARTEx_RxEventCallback+0xc4>)
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	1cba      	adds	r2, r7, #2
 80029e8:	8812      	ldrh	r2, [r2, #0]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d202      	bcs.n	80029f4 <HAL_UARTEx_RxEventCallback+0x2c>
			last_offset = 0;
 80029ee:	4b27      	ldr	r3, [pc, #156]	@ (8002a8c <HAL_UARTEx_RxEventCallback+0xc4>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	801a      	strh	r2, [r3, #0]

    CDC_Transmit_FS(uart_rx_buf + last_offset, offset - last_offset);
 80029f4:	4b25      	ldr	r3, [pc, #148]	@ (8002a8c <HAL_UARTEx_RxEventCallback+0xc4>)
 80029f6:	881b      	ldrh	r3, [r3, #0]
 80029f8:	001a      	movs	r2, r3
 80029fa:	4b25      	ldr	r3, [pc, #148]	@ (8002a90 <HAL_UARTEx_RxEventCallback+0xc8>)
 80029fc:	18d0      	adds	r0, r2, r3
 80029fe:	1cbb      	adds	r3, r7, #2
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	4a22      	ldr	r2, [pc, #136]	@ (8002a8c <HAL_UARTEx_RxEventCallback+0xc4>)
 8002a04:	8812      	ldrh	r2, [r2, #0]
 8002a06:	1a9b      	subs	r3, r3, r2
 8002a08:	0019      	movs	r1, r3
 8002a0a:	f009 fd5b 	bl	800c4c4 <CDC_Transmit_FS>
    
    static uint16_t response_offset = 0;
    
    for(uint16_t i = last_offset; i < offset; i++)
 8002a0e:	230e      	movs	r3, #14
 8002a10:	18fb      	adds	r3, r7, r3
 8002a12:	4a1e      	ldr	r2, [pc, #120]	@ (8002a8c <HAL_UARTEx_RxEventCallback+0xc4>)
 8002a14:	8812      	ldrh	r2, [r2, #0]
 8002a16:	801a      	strh	r2, [r3, #0]
 8002a18:	e029      	b.n	8002a6e <HAL_UARTEx_RxEventCallback+0xa6>
    {
      if(uart_rx_buf[i] == '+')
 8002a1a:	210e      	movs	r1, #14
 8002a1c:	187b      	adds	r3, r7, r1
 8002a1e:	881b      	ldrh	r3, [r3, #0]
 8002a20:	4a1b      	ldr	r2, [pc, #108]	@ (8002a90 <HAL_UARTEx_RxEventCallback+0xc8>)
 8002a22:	5cd3      	ldrb	r3, [r2, r3]
 8002a24:	2b2b      	cmp	r3, #43	@ 0x2b
 8002a26:	d11c      	bne.n	8002a62 <HAL_UARTEx_RxEventCallback+0x9a>
      {
        response_offset = i;
 8002a28:	4b1a      	ldr	r3, [pc, #104]	@ (8002a94 <HAL_UARTEx_RxEventCallback+0xcc>)
 8002a2a:	187a      	adds	r2, r7, r1
 8002a2c:	8812      	ldrh	r2, [r2, #0]
 8002a2e:	801a      	strh	r2, [r3, #0]
        if (offset < response_offset)
 8002a30:	4b18      	ldr	r3, [pc, #96]	@ (8002a94 <HAL_UARTEx_RxEventCallback+0xcc>)
 8002a32:	881b      	ldrh	r3, [r3, #0]
 8002a34:	1cba      	adds	r2, r7, #2
 8002a36:	8812      	ldrh	r2, [r2, #0]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d202      	bcs.n	8002a42 <HAL_UARTEx_RxEventCallback+0x7a>
          response_offset = 0;
 8002a3c:	4b15      	ldr	r3, [pc, #84]	@ (8002a94 <HAL_UARTEx_RxEventCallback+0xcc>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	801a      	strh	r2, [r3, #0]
        // for (int i = 0; i < sizeof(joined_msg) - 1; i++) {
        //   response[i] = (uart_rx_buf + response_offset)[i];
        // }
        // response[sizeof(joined_msg)] = '\0';
        // CDC_Transmit_FS(response, sizeof(response));
        if(memcmp(uart_rx_buf + response_offset, joined_msg, sizeof(joined_msg) - 1) == 0)
 8002a42:	4b14      	ldr	r3, [pc, #80]	@ (8002a94 <HAL_UARTEx_RxEventCallback+0xcc>)
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	001a      	movs	r2, r3
 8002a48:	4b11      	ldr	r3, [pc, #68]	@ (8002a90 <HAL_UARTEx_RxEventCallback+0xc8>)
 8002a4a:	18d3      	adds	r3, r2, r3
 8002a4c:	4912      	ldr	r1, [pc, #72]	@ (8002a98 <HAL_UARTEx_RxEventCallback+0xd0>)
 8002a4e:	2215      	movs	r2, #21
 8002a50:	0018      	movs	r0, r3
 8002a52:	f00a ffb1 	bl	800d9b8 <memcmp>
 8002a56:	1e03      	subs	r3, r0, #0
 8002a58:	d103      	bne.n	8002a62 <HAL_UARTEx_RxEventCallback+0x9a>
        {
          joined = 1;
 8002a5a:	4b10      	ldr	r3, [pc, #64]	@ (8002a9c <HAL_UARTEx_RxEventCallback+0xd4>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	701a      	strb	r2, [r3, #0]
          break;
 8002a60:	e00c      	b.n	8002a7c <HAL_UARTEx_RxEventCallback+0xb4>
    for(uint16_t i = last_offset; i < offset; i++)
 8002a62:	210e      	movs	r1, #14
 8002a64:	187b      	adds	r3, r7, r1
 8002a66:	881a      	ldrh	r2, [r3, #0]
 8002a68:	187b      	adds	r3, r7, r1
 8002a6a:	3201      	adds	r2, #1
 8002a6c:	801a      	strh	r2, [r3, #0]
 8002a6e:	230e      	movs	r3, #14
 8002a70:	18fa      	adds	r2, r7, r3
 8002a72:	1cbb      	adds	r3, r7, #2
 8002a74:	8812      	ldrh	r2, [r2, #0]
 8002a76:	881b      	ldrh	r3, [r3, #0]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d3ce      	bcc.n	8002a1a <HAL_UARTEx_RxEventCallback+0x52>
        }
      }
    }

    last_offset = offset;
 8002a7c:	4b03      	ldr	r3, [pc, #12]	@ (8002a8c <HAL_UARTEx_RxEventCallback+0xc4>)
 8002a7e:	1cba      	adds	r2, r7, #2
 8002a80:	8812      	ldrh	r2, [r2, #0]
 8002a82:	801a      	strh	r2, [r3, #0]


	}

}
 8002a84:	46c0      	nop			@ (mov r8, r8)
 8002a86:	46bd      	mov	sp, r7
 8002a88:	b004      	add	sp, #16
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	200009c6 	.word	0x200009c6
 8002a90:	200005c4 	.word	0x200005c4
 8002a94:	200009c8 	.word	0x200009c8
 8002a98:	20000000 	.word	0x20000000
 8002a9c:	200009c4 	.word	0x200009c4

08002aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002aa4:	b672      	cpsid	i
}
 8002aa6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002aa8:	46c0      	nop			@ (mov r8, r8)
 8002aaa:	e7fd      	b.n	8002aa8 <Error_Handler+0x8>

08002aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ab2:	4b13      	ldr	r3, [pc, #76]	@ (8002b00 <HAL_MspInit+0x54>)
 8002ab4:	699a      	ldr	r2, [r3, #24]
 8002ab6:	4b12      	ldr	r3, [pc, #72]	@ (8002b00 <HAL_MspInit+0x54>)
 8002ab8:	2101      	movs	r1, #1
 8002aba:	430a      	orrs	r2, r1
 8002abc:	619a      	str	r2, [r3, #24]
 8002abe:	4b10      	ldr	r3, [pc, #64]	@ (8002b00 <HAL_MspInit+0x54>)
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	607b      	str	r3, [r7, #4]
 8002ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aca:	4b0d      	ldr	r3, [pc, #52]	@ (8002b00 <HAL_MspInit+0x54>)
 8002acc:	69da      	ldr	r2, [r3, #28]
 8002ace:	4b0c      	ldr	r3, [pc, #48]	@ (8002b00 <HAL_MspInit+0x54>)
 8002ad0:	2180      	movs	r1, #128	@ 0x80
 8002ad2:	0549      	lsls	r1, r1, #21
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	61da      	str	r2, [r3, #28]
 8002ad8:	4b09      	ldr	r3, [pc, #36]	@ (8002b00 <HAL_MspInit+0x54>)
 8002ada:	69da      	ldr	r2, [r3, #28]
 8002adc:	2380      	movs	r3, #128	@ 0x80
 8002ade:	055b      	lsls	r3, r3, #21
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	603b      	str	r3, [r7, #0]
 8002ae4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_CRS_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_CRS_IRQn, 0, 0);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2100      	movs	r1, #0
 8002aea:	2004      	movs	r0, #4
 8002aec:	f000 fe66 	bl	80037bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_CRS_IRQn);
 8002af0:	2004      	movs	r0, #4
 8002af2:	f000 fe78 	bl	80037e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002af6:	46c0      	nop			@ (mov r8, r8)
 8002af8:	46bd      	mov	sp, r7
 8002afa:	b002      	add	sp, #8
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	46c0      	nop			@ (mov r8, r8)
 8002b00:	40021000 	.word	0x40021000

08002b04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b04:	b590      	push	{r4, r7, lr}
 8002b06:	b08b      	sub	sp, #44	@ 0x2c
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b0c:	2414      	movs	r4, #20
 8002b0e:	193b      	adds	r3, r7, r4
 8002b10:	0018      	movs	r0, r3
 8002b12:	2314      	movs	r3, #20
 8002b14:	001a      	movs	r2, r3
 8002b16:	2100      	movs	r1, #0
 8002b18:	f00a ff5c 	bl	800d9d4 <memset>
  if(hadc->Instance==ADC1)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a18      	ldr	r2, [pc, #96]	@ (8002b84 <HAL_ADC_MspInit+0x80>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d12a      	bne.n	8002b7c <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b26:	4b18      	ldr	r3, [pc, #96]	@ (8002b88 <HAL_ADC_MspInit+0x84>)
 8002b28:	699a      	ldr	r2, [r3, #24]
 8002b2a:	4b17      	ldr	r3, [pc, #92]	@ (8002b88 <HAL_ADC_MspInit+0x84>)
 8002b2c:	2180      	movs	r1, #128	@ 0x80
 8002b2e:	0089      	lsls	r1, r1, #2
 8002b30:	430a      	orrs	r2, r1
 8002b32:	619a      	str	r2, [r3, #24]
 8002b34:	4b14      	ldr	r3, [pc, #80]	@ (8002b88 <HAL_ADC_MspInit+0x84>)
 8002b36:	699a      	ldr	r2, [r3, #24]
 8002b38:	2380      	movs	r3, #128	@ 0x80
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	613b      	str	r3, [r7, #16]
 8002b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b42:	4b11      	ldr	r3, [pc, #68]	@ (8002b88 <HAL_ADC_MspInit+0x84>)
 8002b44:	695a      	ldr	r2, [r3, #20]
 8002b46:	4b10      	ldr	r3, [pc, #64]	@ (8002b88 <HAL_ADC_MspInit+0x84>)
 8002b48:	2180      	movs	r1, #128	@ 0x80
 8002b4a:	02c9      	lsls	r1, r1, #11
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	615a      	str	r2, [r3, #20]
 8002b50:	4b0d      	ldr	r3, [pc, #52]	@ (8002b88 <HAL_ADC_MspInit+0x84>)
 8002b52:	695a      	ldr	r2, [r3, #20]
 8002b54:	2380      	movs	r3, #128	@ 0x80
 8002b56:	02db      	lsls	r3, r3, #11
 8002b58:	4013      	ands	r3, r2
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = VBATT_ADC_Pin;
 8002b5e:	193b      	adds	r3, r7, r4
 8002b60:	2201      	movs	r2, #1
 8002b62:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b64:	193b      	adds	r3, r7, r4
 8002b66:	2203      	movs	r2, #3
 8002b68:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	193b      	adds	r3, r7, r4
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(VBATT_ADC_GPIO_Port, &GPIO_InitStruct);
 8002b70:	193b      	adds	r3, r7, r4
 8002b72:	4a06      	ldr	r2, [pc, #24]	@ (8002b8c <HAL_ADC_MspInit+0x88>)
 8002b74:	0019      	movs	r1, r3
 8002b76:	0010      	movs	r0, r2
 8002b78:	f001 f868 	bl	8003c4c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b7c:	46c0      	nop			@ (mov r8, r8)
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	b00b      	add	sp, #44	@ 0x2c
 8002b82:	bd90      	pop	{r4, r7, pc}
 8002b84:	40012400 	.word	0x40012400
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	48000400 	.word	0x48000400

08002b90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b90:	b590      	push	{r4, r7, lr}
 8002b92:	b08d      	sub	sp, #52	@ 0x34
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b98:	241c      	movs	r4, #28
 8002b9a:	193b      	adds	r3, r7, r4
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	2314      	movs	r3, #20
 8002ba0:	001a      	movs	r2, r3
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	f00a ff16 	bl	800d9d4 <memset>
  if(hspi->Instance==SPI1)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a45      	ldr	r2, [pc, #276]	@ (8002cc4 <HAL_SPI_MspInit+0x134>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d133      	bne.n	8002c1a <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bb2:	4b45      	ldr	r3, [pc, #276]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002bb4:	699a      	ldr	r2, [r3, #24]
 8002bb6:	4b44      	ldr	r3, [pc, #272]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002bb8:	2180      	movs	r1, #128	@ 0x80
 8002bba:	0149      	lsls	r1, r1, #5
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	619a      	str	r2, [r3, #24]
 8002bc0:	4b41      	ldr	r3, [pc, #260]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002bc2:	699a      	ldr	r2, [r3, #24]
 8002bc4:	2380      	movs	r3, #128	@ 0x80
 8002bc6:	015b      	lsls	r3, r3, #5
 8002bc8:	4013      	ands	r3, r2
 8002bca:	61bb      	str	r3, [r7, #24]
 8002bcc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bce:	4b3e      	ldr	r3, [pc, #248]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002bd0:	695a      	ldr	r2, [r3, #20]
 8002bd2:	4b3d      	ldr	r3, [pc, #244]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002bd4:	2180      	movs	r1, #128	@ 0x80
 8002bd6:	0289      	lsls	r1, r1, #10
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	615a      	str	r2, [r3, #20]
 8002bdc:	4b3a      	ldr	r3, [pc, #232]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002bde:	695a      	ldr	r2, [r3, #20]
 8002be0:	2380      	movs	r3, #128	@ 0x80
 8002be2:	029b      	lsls	r3, r3, #10
 8002be4:	4013      	ands	r3, r2
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DW_SCK_Pin|DW_MISO_Pin|DW_MOSI_Pin;
 8002bea:	0021      	movs	r1, r4
 8002bec:	187b      	adds	r3, r7, r1
 8002bee:	22e0      	movs	r2, #224	@ 0xe0
 8002bf0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	2202      	movs	r2, #2
 8002bf6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf8:	187b      	adds	r3, r7, r1
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bfe:	187b      	adds	r3, r7, r1
 8002c00:	2203      	movs	r2, #3
 8002c02:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002c04:	187b      	adds	r3, r7, r1
 8002c06:	2200      	movs	r2, #0
 8002c08:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0a:	187a      	adds	r2, r7, r1
 8002c0c:	2390      	movs	r3, #144	@ 0x90
 8002c0e:	05db      	lsls	r3, r3, #23
 8002c10:	0011      	movs	r1, r2
 8002c12:	0018      	movs	r0, r3
 8002c14:	f001 f81a 	bl	8003c4c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002c18:	e04f      	b.n	8002cba <HAL_SPI_MspInit+0x12a>
  else if(hspi->Instance==SPI2)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a2b      	ldr	r2, [pc, #172]	@ (8002ccc <HAL_SPI_MspInit+0x13c>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d14a      	bne.n	8002cba <HAL_SPI_MspInit+0x12a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002c24:	4b28      	ldr	r3, [pc, #160]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002c26:	69da      	ldr	r2, [r3, #28]
 8002c28:	4b27      	ldr	r3, [pc, #156]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002c2a:	2180      	movs	r1, #128	@ 0x80
 8002c2c:	01c9      	lsls	r1, r1, #7
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	61da      	str	r2, [r3, #28]
 8002c32:	4b25      	ldr	r3, [pc, #148]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002c34:	69da      	ldr	r2, [r3, #28]
 8002c36:	2380      	movs	r3, #128	@ 0x80
 8002c38:	01db      	lsls	r3, r3, #7
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]
 8002c3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c40:	4b21      	ldr	r3, [pc, #132]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002c42:	695a      	ldr	r2, [r3, #20]
 8002c44:	4b20      	ldr	r3, [pc, #128]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002c46:	2180      	movs	r1, #128	@ 0x80
 8002c48:	02c9      	lsls	r1, r1, #11
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	615a      	str	r2, [r3, #20]
 8002c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc8 <HAL_SPI_MspInit+0x138>)
 8002c50:	695a      	ldr	r2, [r3, #20]
 8002c52:	2380      	movs	r3, #128	@ 0x80
 8002c54:	02db      	lsls	r3, r3, #11
 8002c56:	4013      	ands	r3, r2
 8002c58:	60fb      	str	r3, [r7, #12]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c5c:	211c      	movs	r1, #28
 8002c5e:	187b      	adds	r3, r7, r1
 8002c60:	2280      	movs	r2, #128	@ 0x80
 8002c62:	00d2      	lsls	r2, r2, #3
 8002c64:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c66:	000c      	movs	r4, r1
 8002c68:	193b      	adds	r3, r7, r4
 8002c6a:	2202      	movs	r2, #2
 8002c6c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6e:	193b      	adds	r3, r7, r4
 8002c70:	2200      	movs	r2, #0
 8002c72:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c74:	193b      	adds	r3, r7, r4
 8002c76:	2203      	movs	r2, #3
 8002c78:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c7a:	193b      	adds	r3, r7, r4
 8002c7c:	2205      	movs	r2, #5
 8002c7e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c80:	193b      	adds	r3, r7, r4
 8002c82:	4a13      	ldr	r2, [pc, #76]	@ (8002cd0 <HAL_SPI_MspInit+0x140>)
 8002c84:	0019      	movs	r1, r3
 8002c86:	0010      	movs	r0, r2
 8002c88:	f000 ffe0 	bl	8003c4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TFT_CS_Pin|GPIO_PIN_14|GPIO_PIN_15;
 8002c8c:	0021      	movs	r1, r4
 8002c8e:	187b      	adds	r3, r7, r1
 8002c90:	22d0      	movs	r2, #208	@ 0xd0
 8002c92:	0212      	lsls	r2, r2, #8
 8002c94:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c96:	187b      	adds	r3, r7, r1
 8002c98:	2202      	movs	r2, #2
 8002c9a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9c:	187b      	adds	r3, r7, r1
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ca2:	187b      	adds	r3, r7, r1
 8002ca4:	2203      	movs	r2, #3
 8002ca6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8002ca8:	187b      	adds	r3, r7, r1
 8002caa:	2200      	movs	r2, #0
 8002cac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cae:	187b      	adds	r3, r7, r1
 8002cb0:	4a07      	ldr	r2, [pc, #28]	@ (8002cd0 <HAL_SPI_MspInit+0x140>)
 8002cb2:	0019      	movs	r1, r3
 8002cb4:	0010      	movs	r0, r2
 8002cb6:	f000 ffc9 	bl	8003c4c <HAL_GPIO_Init>
}
 8002cba:	46c0      	nop			@ (mov r8, r8)
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b00d      	add	sp, #52	@ 0x34
 8002cc0:	bd90      	pop	{r4, r7, pc}
 8002cc2:	46c0      	nop			@ (mov r8, r8)
 8002cc4:	40013000 	.word	0x40013000
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	40003800 	.word	0x40003800
 8002cd0:	48000400 	.word	0x48000400

08002cd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d18 <HAL_TIM_Base_MspInit+0x44>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d113      	bne.n	8002d0e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8002d1c <HAL_TIM_Base_MspInit+0x48>)
 8002ce8:	69da      	ldr	r2, [r3, #28]
 8002cea:	4b0c      	ldr	r3, [pc, #48]	@ (8002d1c <HAL_TIM_Base_MspInit+0x48>)
 8002cec:	2102      	movs	r1, #2
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	61da      	str	r2, [r3, #28]
 8002cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8002d1c <HAL_TIM_Base_MspInit+0x48>)
 8002cf4:	69db      	ldr	r3, [r3, #28]
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	60fb      	str	r3, [r7, #12]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2100      	movs	r1, #0
 8002d02:	2010      	movs	r0, #16
 8002d04:	f000 fd5a 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002d08:	2010      	movs	r0, #16
 8002d0a:	f000 fd6c 	bl	80037e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002d0e:	46c0      	nop			@ (mov r8, r8)
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b004      	add	sp, #16
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	46c0      	nop			@ (mov r8, r8)
 8002d18:	40000400 	.word	0x40000400
 8002d1c:	40021000 	.word	0x40021000

08002d20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d20:	b590      	push	{r4, r7, lr}
 8002d22:	b08b      	sub	sp, #44	@ 0x2c
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d28:	2414      	movs	r4, #20
 8002d2a:	193b      	adds	r3, r7, r4
 8002d2c:	0018      	movs	r0, r3
 8002d2e:	2314      	movs	r3, #20
 8002d30:	001a      	movs	r2, r3
 8002d32:	2100      	movs	r1, #0
 8002d34:	f00a fe4e 	bl	800d9d4 <memset>
  if(huart->Instance==USART1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a34      	ldr	r2, [pc, #208]	@ (8002e10 <HAL_UART_MspInit+0xf0>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d161      	bne.n	8002e06 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d42:	4b34      	ldr	r3, [pc, #208]	@ (8002e14 <HAL_UART_MspInit+0xf4>)
 8002d44:	699a      	ldr	r2, [r3, #24]
 8002d46:	4b33      	ldr	r3, [pc, #204]	@ (8002e14 <HAL_UART_MspInit+0xf4>)
 8002d48:	2180      	movs	r1, #128	@ 0x80
 8002d4a:	01c9      	lsls	r1, r1, #7
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	619a      	str	r2, [r3, #24]
 8002d50:	4b30      	ldr	r3, [pc, #192]	@ (8002e14 <HAL_UART_MspInit+0xf4>)
 8002d52:	699a      	ldr	r2, [r3, #24]
 8002d54:	2380      	movs	r3, #128	@ 0x80
 8002d56:	01db      	lsls	r3, r3, #7
 8002d58:	4013      	ands	r3, r2
 8002d5a:	613b      	str	r3, [r7, #16]
 8002d5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5e:	4b2d      	ldr	r3, [pc, #180]	@ (8002e14 <HAL_UART_MspInit+0xf4>)
 8002d60:	695a      	ldr	r2, [r3, #20]
 8002d62:	4b2c      	ldr	r3, [pc, #176]	@ (8002e14 <HAL_UART_MspInit+0xf4>)
 8002d64:	2180      	movs	r1, #128	@ 0x80
 8002d66:	0289      	lsls	r1, r1, #10
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	615a      	str	r2, [r3, #20]
 8002d6c:	4b29      	ldr	r3, [pc, #164]	@ (8002e14 <HAL_UART_MspInit+0xf4>)
 8002d6e:	695a      	ldr	r2, [r3, #20]
 8002d70:	2380      	movs	r3, #128	@ 0x80
 8002d72:	029b      	lsls	r3, r3, #10
 8002d74:	4013      	ands	r3, r2
 8002d76:	60fb      	str	r3, [r7, #12]
 8002d78:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d7a:	193b      	adds	r3, r7, r4
 8002d7c:	22c0      	movs	r2, #192	@ 0xc0
 8002d7e:	00d2      	lsls	r2, r2, #3
 8002d80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d82:	0021      	movs	r1, r4
 8002d84:	187b      	adds	r3, r7, r1
 8002d86:	2202      	movs	r2, #2
 8002d88:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8a:	187b      	adds	r3, r7, r1
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d90:	187b      	adds	r3, r7, r1
 8002d92:	2203      	movs	r2, #3
 8002d94:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002d96:	187b      	adds	r3, r7, r1
 8002d98:	2201      	movs	r2, #1
 8002d9a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9c:	187a      	adds	r2, r7, r1
 8002d9e:	2390      	movs	r3, #144	@ 0x90
 8002da0:	05db      	lsls	r3, r3, #23
 8002da2:	0011      	movs	r1, r2
 8002da4:	0018      	movs	r0, r3
 8002da6:	f000 ff51 	bl	8003c4c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8002daa:	4b1b      	ldr	r3, [pc, #108]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002dac:	4a1b      	ldr	r2, [pc, #108]	@ (8002e1c <HAL_UART_MspInit+0xfc>)
 8002dae:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002db0:	4b19      	ldr	r3, [pc, #100]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002db6:	4b18      	ldr	r3, [pc, #96]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002dbc:	4b16      	ldr	r3, [pc, #88]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002dbe:	2280      	movs	r2, #128	@ 0x80
 8002dc0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dc2:	4b15      	ldr	r3, [pc, #84]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dc8:	4b13      	ldr	r3, [pc, #76]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002dce:	4b12      	ldr	r3, [pc, #72]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002dd0:	2220      	movs	r2, #32
 8002dd2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002dd4:	4b10      	ldr	r3, [pc, #64]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002dda:	4b0f      	ldr	r3, [pc, #60]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002ddc:	0018      	movs	r0, r3
 8002dde:	f000 fd1f 	bl	8003820 <HAL_DMA_Init>
 8002de2:	1e03      	subs	r3, r0, #0
 8002de4:	d001      	beq.n	8002dea <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002de6:	f7ff fe5b 	bl	8002aa0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a0a      	ldr	r2, [pc, #40]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002dee:	675a      	str	r2, [r3, #116]	@ 0x74
 8002df0:	4b09      	ldr	r3, [pc, #36]	@ (8002e18 <HAL_UART_MspInit+0xf8>)
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002df6:	2200      	movs	r2, #0
 8002df8:	2100      	movs	r1, #0
 8002dfa:	201b      	movs	r0, #27
 8002dfc:	f000 fcde 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e00:	201b      	movs	r0, #27
 8002e02:	f000 fcf0 	bl	80037e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002e06:	46c0      	nop			@ (mov r8, r8)
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	b00b      	add	sp, #44	@ 0x2c
 8002e0c:	bd90      	pop	{r4, r7, pc}
 8002e0e:	46c0      	nop			@ (mov r8, r8)
 8002e10:	40013800 	.word	0x40013800
 8002e14:	40021000 	.word	0x40021000
 8002e18:	20000580 	.word	0x20000580
 8002e1c:	40020030 	.word	0x40020030

08002e20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e24:	46c0      	nop			@ (mov r8, r8)
 8002e26:	e7fd      	b.n	8002e24 <NMI_Handler+0x4>

08002e28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e2c:	46c0      	nop			@ (mov r8, r8)
 8002e2e:	e7fd      	b.n	8002e2c <HardFault_Handler+0x4>

08002e30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002e34:	46c0      	nop			@ (mov r8, r8)
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}

08002e3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e3e:	46c0      	nop			@ (mov r8, r8)
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e48:	f000 f97e 	bl	8003148 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e4c:	46c0      	nop			@ (mov r8, r8)
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <RCC_CRS_IRQHandler>:

/**
  * @brief This function handles RCC and CRS global interrupts.
  */
void RCC_CRS_IRQHandler(void)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_CRS_IRQn 0 */
  /* USER CODE BEGIN RCC_CRS_IRQn 1 */

  /* USER CODE END RCC_CRS_IRQn 1 */
}
 8002e56:	46c0      	nop			@ (mov r8, r8)
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_RESET_Pin);
 8002e60:	2004      	movs	r0, #4
 8002e62:	f001 f8a5 	bl	8003fb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002e66:	46c0      	nop			@ (mov r8, r8)
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_IRQn_Pin);
 8002e70:	2020      	movs	r0, #32
 8002e72:	f001 f89d 	bl	8003fb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002e76:	46c0      	nop			@ (mov r8, r8)
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002e80:	4b03      	ldr	r3, [pc, #12]	@ (8002e90 <DMA1_Channel2_3_IRQHandler+0x14>)
 8002e82:	0018      	movs	r0, r3
 8002e84:	f000 fdf7 	bl	8003a76 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002e88:	46c0      	nop			@ (mov r8, r8)
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	46c0      	nop			@ (mov r8, r8)
 8002e90:	20000580 	.word	0x20000580

08002e94 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e98:	4b03      	ldr	r3, [pc, #12]	@ (8002ea8 <TIM3_IRQHandler+0x14>)
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f003 fdde 	bl	8006a5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ea0:	46c0      	nop			@ (mov r8, r8)
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	46c0      	nop			@ (mov r8, r8)
 8002ea8:	20000480 	.word	0x20000480

08002eac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  //   __HAL_UART_CLEAR_IDLEFLAG(&huart1);
  //   UART1_IdleCallback();
  // }

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002eb0:	4b03      	ldr	r3, [pc, #12]	@ (8002ec0 <USART1_IRQHandler+0x14>)
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	f004 fa28 	bl	8007308 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002eb8:	46c0      	nop			@ (mov r8, r8)
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	46c0      	nop			@ (mov r8, r8)
 8002ec0:	200004c8 	.word	0x200004c8

08002ec4 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002ec8:	4b03      	ldr	r3, [pc, #12]	@ (8002ed8 <USB_IRQHandler+0x14>)
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f001 f9a6 	bl	800421c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8002ed0:	46c0      	nop			@ (mov r8, r8)
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	46c0      	nop			@ (mov r8, r8)
 8002ed8:	2000169c 	.word	0x2000169c

08002edc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  return 1;
 8002ee0:	2301      	movs	r3, #1
}
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <_kill>:

int _kill(int pid, int sig)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ef2:	f00a fdc9 	bl	800da88 <__errno>
 8002ef6:	0003      	movs	r3, r0
 8002ef8:	2216      	movs	r2, #22
 8002efa:	601a      	str	r2, [r3, #0]
  return -1;
 8002efc:	2301      	movs	r3, #1
 8002efe:	425b      	negs	r3, r3
}
 8002f00:	0018      	movs	r0, r3
 8002f02:	46bd      	mov	sp, r7
 8002f04:	b002      	add	sp, #8
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <_exit>:

void _exit (int status)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f10:	2301      	movs	r3, #1
 8002f12:	425a      	negs	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	0011      	movs	r1, r2
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f7ff ffe5 	bl	8002ee8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f1e:	46c0      	nop			@ (mov r8, r8)
 8002f20:	e7fd      	b.n	8002f1e <_exit+0x16>

08002f22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f22:	b580      	push	{r7, lr}
 8002f24:	b086      	sub	sp, #24
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	60f8      	str	r0, [r7, #12]
 8002f2a:	60b9      	str	r1, [r7, #8]
 8002f2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f2e:	2300      	movs	r3, #0
 8002f30:	617b      	str	r3, [r7, #20]
 8002f32:	e00a      	b.n	8002f4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f34:	e000      	b.n	8002f38 <_read+0x16>
 8002f36:	bf00      	nop
 8002f38:	0001      	movs	r1, r0
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	1c5a      	adds	r2, r3, #1
 8002f3e:	60ba      	str	r2, [r7, #8]
 8002f40:	b2ca      	uxtb	r2, r1
 8002f42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	3301      	adds	r3, #1
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	dbf0      	blt.n	8002f34 <_read+0x12>
  }

  return len;
 8002f52:	687b      	ldr	r3, [r7, #4]
}
 8002f54:	0018      	movs	r0, r3
 8002f56:	46bd      	mov	sp, r7
 8002f58:	b006      	add	sp, #24
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	e009      	b.n	8002f82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	1c5a      	adds	r2, r3, #1
 8002f72:	60ba      	str	r2, [r7, #8]
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	0018      	movs	r0, r3
 8002f78:	e000      	b.n	8002f7c <_write+0x20>
 8002f7a:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	617b      	str	r3, [r7, #20]
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	dbf1      	blt.n	8002f6e <_write+0x12>
  }
  return len;
 8002f8a:	687b      	ldr	r3, [r7, #4]
}
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	b006      	add	sp, #24
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <_close>:

int _close(int file)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	425b      	negs	r3, r3
}
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	b002      	add	sp, #8
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	2280      	movs	r2, #128	@ 0x80
 8002fb6:	0192      	lsls	r2, r2, #6
 8002fb8:	605a      	str	r2, [r3, #4]
  return 0;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	b002      	add	sp, #8
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <_isatty>:

int _isatty(int file)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fcc:	2301      	movs	r3, #1
}
 8002fce:	0018      	movs	r0, r3
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	b002      	add	sp, #8
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b084      	sub	sp, #16
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	60f8      	str	r0, [r7, #12]
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b004      	add	sp, #16
 8002fea:	bd80      	pop	{r7, pc}

08002fec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ff4:	4a14      	ldr	r2, [pc, #80]	@ (8003048 <_sbrk+0x5c>)
 8002ff6:	4b15      	ldr	r3, [pc, #84]	@ (800304c <_sbrk+0x60>)
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003000:	4b13      	ldr	r3, [pc, #76]	@ (8003050 <_sbrk+0x64>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d102      	bne.n	800300e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003008:	4b11      	ldr	r3, [pc, #68]	@ (8003050 <_sbrk+0x64>)
 800300a:	4a12      	ldr	r2, [pc, #72]	@ (8003054 <_sbrk+0x68>)
 800300c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800300e:	4b10      	ldr	r3, [pc, #64]	@ (8003050 <_sbrk+0x64>)
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	18d3      	adds	r3, r2, r3
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	429a      	cmp	r2, r3
 800301a:	d207      	bcs.n	800302c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800301c:	f00a fd34 	bl	800da88 <__errno>
 8003020:	0003      	movs	r3, r0
 8003022:	220c      	movs	r2, #12
 8003024:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003026:	2301      	movs	r3, #1
 8003028:	425b      	negs	r3, r3
 800302a:	e009      	b.n	8003040 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800302c:	4b08      	ldr	r3, [pc, #32]	@ (8003050 <_sbrk+0x64>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003032:	4b07      	ldr	r3, [pc, #28]	@ (8003050 <_sbrk+0x64>)
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	18d2      	adds	r2, r2, r3
 800303a:	4b05      	ldr	r3, [pc, #20]	@ (8003050 <_sbrk+0x64>)
 800303c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800303e:	68fb      	ldr	r3, [r7, #12]
}
 8003040:	0018      	movs	r0, r3
 8003042:	46bd      	mov	sp, r7
 8003044:	b006      	add	sp, #24
 8003046:	bd80      	pop	{r7, pc}
 8003048:	20004000 	.word	0x20004000
 800304c:	00000400 	.word	0x00000400
 8003050:	200009cc 	.word	0x200009cc
 8003054:	20001ce8 	.word	0x20001ce8

08003058 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800305c:	46c0      	nop			@ (mov r8, r8)
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
	...

08003064 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003064:	480d      	ldr	r0, [pc, #52]	@ (800309c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003066:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003068:	f7ff fff6 	bl	8003058 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800306c:	480c      	ldr	r0, [pc, #48]	@ (80030a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800306e:	490d      	ldr	r1, [pc, #52]	@ (80030a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003070:	4a0d      	ldr	r2, [pc, #52]	@ (80030a8 <LoopForever+0xe>)
  movs r3, #0
 8003072:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003074:	e002      	b.n	800307c <LoopCopyDataInit>

08003076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800307a:	3304      	adds	r3, #4

0800307c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800307c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800307e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003080:	d3f9      	bcc.n	8003076 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003082:	4a0a      	ldr	r2, [pc, #40]	@ (80030ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8003084:	4c0a      	ldr	r4, [pc, #40]	@ (80030b0 <LoopForever+0x16>)
  movs r3, #0
 8003086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003088:	e001      	b.n	800308e <LoopFillZerobss>

0800308a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800308a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800308c:	3204      	adds	r2, #4

0800308e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800308e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003090:	d3fb      	bcc.n	800308a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003092:	f00a fcff 	bl	800da94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003096:	f7ff f8e1 	bl	800225c <main>

0800309a <LoopForever>:

LoopForever:
    b LoopForever
 800309a:	e7fe      	b.n	800309a <LoopForever>
  ldr   r0, =_estack
 800309c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80030a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030a4:	2000035c 	.word	0x2000035c
  ldr r2, =_sidata
 80030a8:	080102b0 	.word	0x080102b0
  ldr r2, =_sbss
 80030ac:	2000035c 	.word	0x2000035c
  ldr r4, =_ebss
 80030b0:	20001ce8 	.word	0x20001ce8

080030b4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80030b4:	e7fe      	b.n	80030b4 <ADC1_COMP_IRQHandler>
	...

080030b8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030bc:	4b07      	ldr	r3, [pc, #28]	@ (80030dc <HAL_Init+0x24>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <HAL_Init+0x24>)
 80030c2:	2110      	movs	r1, #16
 80030c4:	430a      	orrs	r2, r1
 80030c6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80030c8:	2003      	movs	r0, #3
 80030ca:	f000 f809 	bl	80030e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030ce:	f7ff fced 	bl	8002aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	0018      	movs	r0, r3
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	46c0      	nop			@ (mov r8, r8)
 80030dc:	40022000 	.word	0x40022000

080030e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030e0:	b590      	push	{r4, r7, lr}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030e8:	4b14      	ldr	r3, [pc, #80]	@ (800313c <HAL_InitTick+0x5c>)
 80030ea:	681c      	ldr	r4, [r3, #0]
 80030ec:	4b14      	ldr	r3, [pc, #80]	@ (8003140 <HAL_InitTick+0x60>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	0019      	movs	r1, r3
 80030f2:	23fa      	movs	r3, #250	@ 0xfa
 80030f4:	0098      	lsls	r0, r3, #2
 80030f6:	f7fd f823 	bl	8000140 <__udivsi3>
 80030fa:	0003      	movs	r3, r0
 80030fc:	0019      	movs	r1, r3
 80030fe:	0020      	movs	r0, r4
 8003100:	f7fd f81e 	bl	8000140 <__udivsi3>
 8003104:	0003      	movs	r3, r0
 8003106:	0018      	movs	r0, r3
 8003108:	f000 fb7d 	bl	8003806 <HAL_SYSTICK_Config>
 800310c:	1e03      	subs	r3, r0, #0
 800310e:	d001      	beq.n	8003114 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e00f      	b.n	8003134 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b03      	cmp	r3, #3
 8003118:	d80b      	bhi.n	8003132 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	2301      	movs	r3, #1
 800311e:	425b      	negs	r3, r3
 8003120:	2200      	movs	r2, #0
 8003122:	0018      	movs	r0, r3
 8003124:	f000 fb4a 	bl	80037bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003128:	4b06      	ldr	r3, [pc, #24]	@ (8003144 <HAL_InitTick+0x64>)
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800312e:	2300      	movs	r3, #0
 8003130:	e000      	b.n	8003134 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
}
 8003134:	0018      	movs	r0, r3
 8003136:	46bd      	mov	sp, r7
 8003138:	b003      	add	sp, #12
 800313a:	bd90      	pop	{r4, r7, pc}
 800313c:	20000018 	.word	0x20000018
 8003140:	20000020 	.word	0x20000020
 8003144:	2000001c 	.word	0x2000001c

08003148 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800314c:	4b05      	ldr	r3, [pc, #20]	@ (8003164 <HAL_IncTick+0x1c>)
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	001a      	movs	r2, r3
 8003152:	4b05      	ldr	r3, [pc, #20]	@ (8003168 <HAL_IncTick+0x20>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	18d2      	adds	r2, r2, r3
 8003158:	4b03      	ldr	r3, [pc, #12]	@ (8003168 <HAL_IncTick+0x20>)
 800315a:	601a      	str	r2, [r3, #0]
}
 800315c:	46c0      	nop			@ (mov r8, r8)
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	46c0      	nop			@ (mov r8, r8)
 8003164:	20000020 	.word	0x20000020
 8003168:	200009d0 	.word	0x200009d0

0800316c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  return uwTick;
 8003170:	4b02      	ldr	r3, [pc, #8]	@ (800317c <HAL_GetTick+0x10>)
 8003172:	681b      	ldr	r3, [r3, #0]
}
 8003174:	0018      	movs	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	46c0      	nop			@ (mov r8, r8)
 800317c:	200009d0 	.word	0x200009d0

08003180 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003188:	f7ff fff0 	bl	800316c <HAL_GetTick>
 800318c:	0003      	movs	r3, r0
 800318e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	3301      	adds	r3, #1
 8003198:	d005      	beq.n	80031a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800319a:	4b0a      	ldr	r3, [pc, #40]	@ (80031c4 <HAL_Delay+0x44>)
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	001a      	movs	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	189b      	adds	r3, r3, r2
 80031a4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80031a6:	46c0      	nop			@ (mov r8, r8)
 80031a8:	f7ff ffe0 	bl	800316c <HAL_GetTick>
 80031ac:	0002      	movs	r2, r0
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d8f7      	bhi.n	80031a8 <HAL_Delay+0x28>
  {
  }
}
 80031b8:	46c0      	nop			@ (mov r8, r8)
 80031ba:	46c0      	nop			@ (mov r8, r8)
 80031bc:	46bd      	mov	sp, r7
 80031be:	b004      	add	sp, #16
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	46c0      	nop			@ (mov r8, r8)
 80031c4:	20000020 	.word	0x20000020

080031c8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031d0:	230f      	movs	r3, #15
 80031d2:	18fb      	adds	r3, r7, r3
 80031d4:	2200      	movs	r2, #0
 80031d6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80031d8:	2300      	movs	r3, #0
 80031da:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d101      	bne.n	80031e6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e125      	b.n	8003432 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10a      	bne.n	8003204 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2234      	movs	r2, #52	@ 0x34
 80031f8:	2100      	movs	r1, #0
 80031fa:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	0018      	movs	r0, r3
 8003200:	f7ff fc80 	bl	8002b04 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003208:	2210      	movs	r2, #16
 800320a:	4013      	ands	r3, r2
 800320c:	d000      	beq.n	8003210 <HAL_ADC_Init+0x48>
 800320e:	e103      	b.n	8003418 <HAL_ADC_Init+0x250>
 8003210:	230f      	movs	r3, #15
 8003212:	18fb      	adds	r3, r7, r3
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d000      	beq.n	800321c <HAL_ADC_Init+0x54>
 800321a:	e0fd      	b.n	8003418 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	2204      	movs	r2, #4
 8003224:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8003226:	d000      	beq.n	800322a <HAL_ADC_Init+0x62>
 8003228:	e0f6      	b.n	8003418 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800322e:	4a83      	ldr	r2, [pc, #524]	@ (800343c <HAL_ADC_Init+0x274>)
 8003230:	4013      	ands	r3, r2
 8003232:	2202      	movs	r2, #2
 8003234:	431a      	orrs	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	2203      	movs	r2, #3
 8003242:	4013      	ands	r3, r2
 8003244:	2b01      	cmp	r3, #1
 8003246:	d112      	bne.n	800326e <HAL_ADC_Init+0xa6>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2201      	movs	r2, #1
 8003250:	4013      	ands	r3, r2
 8003252:	2b01      	cmp	r3, #1
 8003254:	d009      	beq.n	800326a <HAL_ADC_Init+0xa2>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68da      	ldr	r2, [r3, #12]
 800325c:	2380      	movs	r3, #128	@ 0x80
 800325e:	021b      	lsls	r3, r3, #8
 8003260:	401a      	ands	r2, r3
 8003262:	2380      	movs	r3, #128	@ 0x80
 8003264:	021b      	lsls	r3, r3, #8
 8003266:	429a      	cmp	r2, r3
 8003268:	d101      	bne.n	800326e <HAL_ADC_Init+0xa6>
 800326a:	2301      	movs	r3, #1
 800326c:	e000      	b.n	8003270 <HAL_ADC_Init+0xa8>
 800326e:	2300      	movs	r3, #0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d116      	bne.n	80032a2 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	2218      	movs	r2, #24
 800327c:	4393      	bics	r3, r2
 800327e:	0019      	movs	r1, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	0899      	lsrs	r1, r3, #2
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685a      	ldr	r2, [r3, #4]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68da      	ldr	r2, [r3, #12]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4964      	ldr	r1, [pc, #400]	@ (8003440 <HAL_ADC_Init+0x278>)
 80032ae:	400a      	ands	r2, r1
 80032b0:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	7e1b      	ldrb	r3, [r3, #24]
 80032b6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	7e5b      	ldrb	r3, [r3, #25]
 80032bc:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032be:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	7e9b      	ldrb	r3, [r3, #26]
 80032c4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80032c6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d002      	beq.n	80032d6 <HAL_ADC_Init+0x10e>
 80032d0:	2380      	movs	r3, #128	@ 0x80
 80032d2:	015b      	lsls	r3, r3, #5
 80032d4:	e000      	b.n	80032d8 <HAL_ADC_Init+0x110>
 80032d6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80032d8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80032de:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d101      	bne.n	80032ec <HAL_ADC_Init+0x124>
 80032e8:	2304      	movs	r3, #4
 80032ea:	e000      	b.n	80032ee <HAL_ADC_Init+0x126>
 80032ec:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80032ee:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2124      	movs	r1, #36	@ 0x24
 80032f4:	5c5b      	ldrb	r3, [r3, r1]
 80032f6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80032f8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	7edb      	ldrb	r3, [r3, #27]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d115      	bne.n	8003334 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	7e9b      	ldrb	r3, [r3, #26]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d105      	bne.n	800331c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	2280      	movs	r2, #128	@ 0x80
 8003314:	0252      	lsls	r2, r2, #9
 8003316:	4313      	orrs	r3, r2
 8003318:	60bb      	str	r3, [r7, #8]
 800331a:	e00b      	b.n	8003334 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003320:	2220      	movs	r2, #32
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800332c:	2201      	movs	r2, #1
 800332e:	431a      	orrs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	69da      	ldr	r2, [r3, #28]
 8003338:	23c2      	movs	r3, #194	@ 0xc2
 800333a:	33ff      	adds	r3, #255	@ 0xff
 800333c:	429a      	cmp	r2, r3
 800333e:	d007      	beq.n	8003350 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003348:	4313      	orrs	r3, r2
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	4313      	orrs	r3, r2
 800334e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68d9      	ldr	r1, [r3, #12]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	430a      	orrs	r2, r1
 800335e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003364:	2380      	movs	r3, #128	@ 0x80
 8003366:	055b      	lsls	r3, r3, #21
 8003368:	429a      	cmp	r2, r3
 800336a:	d01b      	beq.n	80033a4 <HAL_ADC_Init+0x1dc>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003370:	2b01      	cmp	r3, #1
 8003372:	d017      	beq.n	80033a4 <HAL_ADC_Init+0x1dc>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003378:	2b02      	cmp	r3, #2
 800337a:	d013      	beq.n	80033a4 <HAL_ADC_Init+0x1dc>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003380:	2b03      	cmp	r3, #3
 8003382:	d00f      	beq.n	80033a4 <HAL_ADC_Init+0x1dc>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003388:	2b04      	cmp	r3, #4
 800338a:	d00b      	beq.n	80033a4 <HAL_ADC_Init+0x1dc>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003390:	2b05      	cmp	r3, #5
 8003392:	d007      	beq.n	80033a4 <HAL_ADC_Init+0x1dc>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003398:	2b06      	cmp	r3, #6
 800339a:	d003      	beq.n	80033a4 <HAL_ADC_Init+0x1dc>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a0:	2b07      	cmp	r3, #7
 80033a2:	d112      	bne.n	80033ca <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	695a      	ldr	r2, [r3, #20]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2107      	movs	r1, #7
 80033b0:	438a      	bics	r2, r1
 80033b2:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	6959      	ldr	r1, [r3, #20]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033be:	2207      	movs	r2, #7
 80033c0:	401a      	ands	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	4a1c      	ldr	r2, [pc, #112]	@ (8003444 <HAL_ADC_Init+0x27c>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d10b      	bne.n	80033f2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e4:	2203      	movs	r2, #3
 80033e6:	4393      	bics	r3, r2
 80033e8:	2201      	movs	r2, #1
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80033f0:	e01c      	b.n	800342c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033f6:	2212      	movs	r2, #18
 80033f8:	4393      	bics	r3, r2
 80033fa:	2210      	movs	r2, #16
 80033fc:	431a      	orrs	r2, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003406:	2201      	movs	r2, #1
 8003408:	431a      	orrs	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800340e:	230f      	movs	r3, #15
 8003410:	18fb      	adds	r3, r7, r3
 8003412:	2201      	movs	r2, #1
 8003414:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003416:	e009      	b.n	800342c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800341c:	2210      	movs	r2, #16
 800341e:	431a      	orrs	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8003424:	230f      	movs	r3, #15
 8003426:	18fb      	adds	r3, r7, r3
 8003428:	2201      	movs	r2, #1
 800342a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800342c:	230f      	movs	r3, #15
 800342e:	18fb      	adds	r3, r7, r3
 8003430:	781b      	ldrb	r3, [r3, #0]
}
 8003432:	0018      	movs	r0, r3
 8003434:	46bd      	mov	sp, r7
 8003436:	b004      	add	sp, #16
 8003438:	bd80      	pop	{r7, pc}
 800343a:	46c0      	nop			@ (mov r8, r8)
 800343c:	fffffefd 	.word	0xfffffefd
 8003440:	fffe0219 	.word	0xfffe0219
 8003444:	833fffe7 	.word	0x833fffe7

08003448 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003452:	230f      	movs	r3, #15
 8003454:	18fb      	adds	r3, r7, r3
 8003456:	2200      	movs	r2, #0
 8003458:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800345a:	2300      	movs	r3, #0
 800345c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003462:	2380      	movs	r3, #128	@ 0x80
 8003464:	055b      	lsls	r3, r3, #21
 8003466:	429a      	cmp	r2, r3
 8003468:	d011      	beq.n	800348e <HAL_ADC_ConfigChannel+0x46>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346e:	2b01      	cmp	r3, #1
 8003470:	d00d      	beq.n	800348e <HAL_ADC_ConfigChannel+0x46>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003476:	2b02      	cmp	r3, #2
 8003478:	d009      	beq.n	800348e <HAL_ADC_ConfigChannel+0x46>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347e:	2b03      	cmp	r3, #3
 8003480:	d005      	beq.n	800348e <HAL_ADC_ConfigChannel+0x46>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003486:	2b04      	cmp	r3, #4
 8003488:	d001      	beq.n	800348e <HAL_ADC_ConfigChannel+0x46>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2234      	movs	r2, #52	@ 0x34
 8003492:	5c9b      	ldrb	r3, [r3, r2]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d101      	bne.n	800349c <HAL_ADC_ConfigChannel+0x54>
 8003498:	2302      	movs	r3, #2
 800349a:	e0d0      	b.n	800363e <HAL_ADC_ConfigChannel+0x1f6>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2234      	movs	r2, #52	@ 0x34
 80034a0:	2101      	movs	r1, #1
 80034a2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	2204      	movs	r2, #4
 80034ac:	4013      	ands	r3, r2
 80034ae:	d000      	beq.n	80034b2 <HAL_ADC_ConfigChannel+0x6a>
 80034b0:	e0b4      	b.n	800361c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	4a64      	ldr	r2, [pc, #400]	@ (8003648 <HAL_ADC_ConfigChannel+0x200>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d100      	bne.n	80034be <HAL_ADC_ConfigChannel+0x76>
 80034bc:	e082      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2201      	movs	r2, #1
 80034ca:	409a      	lsls	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034d8:	2380      	movs	r3, #128	@ 0x80
 80034da:	055b      	lsls	r3, r3, #21
 80034dc:	429a      	cmp	r2, r3
 80034de:	d037      	beq.n	8003550 <HAL_ADC_ConfigChannel+0x108>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d033      	beq.n	8003550 <HAL_ADC_ConfigChannel+0x108>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d02f      	beq.n	8003550 <HAL_ADC_ConfigChannel+0x108>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f4:	2b03      	cmp	r3, #3
 80034f6:	d02b      	beq.n	8003550 <HAL_ADC_ConfigChannel+0x108>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fc:	2b04      	cmp	r3, #4
 80034fe:	d027      	beq.n	8003550 <HAL_ADC_ConfigChannel+0x108>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003504:	2b05      	cmp	r3, #5
 8003506:	d023      	beq.n	8003550 <HAL_ADC_ConfigChannel+0x108>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350c:	2b06      	cmp	r3, #6
 800350e:	d01f      	beq.n	8003550 <HAL_ADC_ConfigChannel+0x108>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003514:	2b07      	cmp	r3, #7
 8003516:	d01b      	beq.n	8003550 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	689a      	ldr	r2, [r3, #8]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	2107      	movs	r1, #7
 8003524:	400b      	ands	r3, r1
 8003526:	429a      	cmp	r2, r3
 8003528:	d012      	beq.n	8003550 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	695a      	ldr	r2, [r3, #20]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2107      	movs	r1, #7
 8003536:	438a      	bics	r2, r1
 8003538:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6959      	ldr	r1, [r3, #20]
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	2207      	movs	r2, #7
 8003546:	401a      	ands	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2b10      	cmp	r3, #16
 8003556:	d007      	beq.n	8003568 <HAL_ADC_ConfigChannel+0x120>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2b11      	cmp	r3, #17
 800355e:	d003      	beq.n	8003568 <HAL_ADC_ConfigChannel+0x120>
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b12      	cmp	r3, #18
 8003566:	d163      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003568:	4b38      	ldr	r3, [pc, #224]	@ (800364c <HAL_ADC_ConfigChannel+0x204>)
 800356a:	6819      	ldr	r1, [r3, #0]
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2b10      	cmp	r3, #16
 8003572:	d009      	beq.n	8003588 <HAL_ADC_ConfigChannel+0x140>
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2b11      	cmp	r3, #17
 800357a:	d102      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x13a>
 800357c:	2380      	movs	r3, #128	@ 0x80
 800357e:	03db      	lsls	r3, r3, #15
 8003580:	e004      	b.n	800358c <HAL_ADC_ConfigChannel+0x144>
 8003582:	2380      	movs	r3, #128	@ 0x80
 8003584:	045b      	lsls	r3, r3, #17
 8003586:	e001      	b.n	800358c <HAL_ADC_ConfigChannel+0x144>
 8003588:	2380      	movs	r3, #128	@ 0x80
 800358a:	041b      	lsls	r3, r3, #16
 800358c:	4a2f      	ldr	r2, [pc, #188]	@ (800364c <HAL_ADC_ConfigChannel+0x204>)
 800358e:	430b      	orrs	r3, r1
 8003590:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2b10      	cmp	r3, #16
 8003598:	d14a      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800359a:	4b2d      	ldr	r3, [pc, #180]	@ (8003650 <HAL_ADC_ConfigChannel+0x208>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	492d      	ldr	r1, [pc, #180]	@ (8003654 <HAL_ADC_ConfigChannel+0x20c>)
 80035a0:	0018      	movs	r0, r3
 80035a2:	f7fc fdcd 	bl	8000140 <__udivsi3>
 80035a6:	0003      	movs	r3, r0
 80035a8:	001a      	movs	r2, r3
 80035aa:	0013      	movs	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	189b      	adds	r3, r3, r2
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80035b4:	e002      	b.n	80035bc <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	3b01      	subs	r3, #1
 80035ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1f9      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x16e>
 80035c2:	e035      	b.n	8003630 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2101      	movs	r1, #1
 80035d0:	4099      	lsls	r1, r3
 80035d2:	000b      	movs	r3, r1
 80035d4:	43d9      	mvns	r1, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	400a      	ands	r2, r1
 80035dc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2b10      	cmp	r3, #16
 80035e4:	d007      	beq.n	80035f6 <HAL_ADC_ConfigChannel+0x1ae>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2b11      	cmp	r3, #17
 80035ec:	d003      	beq.n	80035f6 <HAL_ADC_ConfigChannel+0x1ae>
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2b12      	cmp	r3, #18
 80035f4:	d11c      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80035f6:	4b15      	ldr	r3, [pc, #84]	@ (800364c <HAL_ADC_ConfigChannel+0x204>)
 80035f8:	6819      	ldr	r1, [r3, #0]
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2b10      	cmp	r3, #16
 8003600:	d007      	beq.n	8003612 <HAL_ADC_ConfigChannel+0x1ca>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2b11      	cmp	r3, #17
 8003608:	d101      	bne.n	800360e <HAL_ADC_ConfigChannel+0x1c6>
 800360a:	4b13      	ldr	r3, [pc, #76]	@ (8003658 <HAL_ADC_ConfigChannel+0x210>)
 800360c:	e002      	b.n	8003614 <HAL_ADC_ConfigChannel+0x1cc>
 800360e:	4b13      	ldr	r3, [pc, #76]	@ (800365c <HAL_ADC_ConfigChannel+0x214>)
 8003610:	e000      	b.n	8003614 <HAL_ADC_ConfigChannel+0x1cc>
 8003612:	4b13      	ldr	r3, [pc, #76]	@ (8003660 <HAL_ADC_ConfigChannel+0x218>)
 8003614:	4a0d      	ldr	r2, [pc, #52]	@ (800364c <HAL_ADC_ConfigChannel+0x204>)
 8003616:	400b      	ands	r3, r1
 8003618:	6013      	str	r3, [r2, #0]
 800361a:	e009      	b.n	8003630 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003620:	2220      	movs	r2, #32
 8003622:	431a      	orrs	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003628:	230f      	movs	r3, #15
 800362a:	18fb      	adds	r3, r7, r3
 800362c:	2201      	movs	r2, #1
 800362e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2234      	movs	r2, #52	@ 0x34
 8003634:	2100      	movs	r1, #0
 8003636:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003638:	230f      	movs	r3, #15
 800363a:	18fb      	adds	r3, r7, r3
 800363c:	781b      	ldrb	r3, [r3, #0]
}
 800363e:	0018      	movs	r0, r3
 8003640:	46bd      	mov	sp, r7
 8003642:	b004      	add	sp, #16
 8003644:	bd80      	pop	{r7, pc}
 8003646:	46c0      	nop			@ (mov r8, r8)
 8003648:	00001001 	.word	0x00001001
 800364c:	40012708 	.word	0x40012708
 8003650:	20000018 	.word	0x20000018
 8003654:	000f4240 	.word	0x000f4240
 8003658:	ffbfffff 	.word	0xffbfffff
 800365c:	feffffff 	.word	0xfeffffff
 8003660:	ff7fffff 	.word	0xff7fffff

08003664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	0002      	movs	r2, r0
 800366c:	1dfb      	adds	r3, r7, #7
 800366e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003670:	1dfb      	adds	r3, r7, #7
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	2b7f      	cmp	r3, #127	@ 0x7f
 8003676:	d809      	bhi.n	800368c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003678:	1dfb      	adds	r3, r7, #7
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	001a      	movs	r2, r3
 800367e:	231f      	movs	r3, #31
 8003680:	401a      	ands	r2, r3
 8003682:	4b04      	ldr	r3, [pc, #16]	@ (8003694 <__NVIC_EnableIRQ+0x30>)
 8003684:	2101      	movs	r1, #1
 8003686:	4091      	lsls	r1, r2
 8003688:	000a      	movs	r2, r1
 800368a:	601a      	str	r2, [r3, #0]
  }
}
 800368c:	46c0      	nop			@ (mov r8, r8)
 800368e:	46bd      	mov	sp, r7
 8003690:	b002      	add	sp, #8
 8003692:	bd80      	pop	{r7, pc}
 8003694:	e000e100 	.word	0xe000e100

08003698 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003698:	b590      	push	{r4, r7, lr}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	0002      	movs	r2, r0
 80036a0:	6039      	str	r1, [r7, #0]
 80036a2:	1dfb      	adds	r3, r7, #7
 80036a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80036a6:	1dfb      	adds	r3, r7, #7
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80036ac:	d828      	bhi.n	8003700 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036ae:	4a2f      	ldr	r2, [pc, #188]	@ (800376c <__NVIC_SetPriority+0xd4>)
 80036b0:	1dfb      	adds	r3, r7, #7
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	b25b      	sxtb	r3, r3
 80036b6:	089b      	lsrs	r3, r3, #2
 80036b8:	33c0      	adds	r3, #192	@ 0xc0
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	589b      	ldr	r3, [r3, r2]
 80036be:	1dfa      	adds	r2, r7, #7
 80036c0:	7812      	ldrb	r2, [r2, #0]
 80036c2:	0011      	movs	r1, r2
 80036c4:	2203      	movs	r2, #3
 80036c6:	400a      	ands	r2, r1
 80036c8:	00d2      	lsls	r2, r2, #3
 80036ca:	21ff      	movs	r1, #255	@ 0xff
 80036cc:	4091      	lsls	r1, r2
 80036ce:	000a      	movs	r2, r1
 80036d0:	43d2      	mvns	r2, r2
 80036d2:	401a      	ands	r2, r3
 80036d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	019b      	lsls	r3, r3, #6
 80036da:	22ff      	movs	r2, #255	@ 0xff
 80036dc:	401a      	ands	r2, r3
 80036de:	1dfb      	adds	r3, r7, #7
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	0018      	movs	r0, r3
 80036e4:	2303      	movs	r3, #3
 80036e6:	4003      	ands	r3, r0
 80036e8:	00db      	lsls	r3, r3, #3
 80036ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036ec:	481f      	ldr	r0, [pc, #124]	@ (800376c <__NVIC_SetPriority+0xd4>)
 80036ee:	1dfb      	adds	r3, r7, #7
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	b25b      	sxtb	r3, r3
 80036f4:	089b      	lsrs	r3, r3, #2
 80036f6:	430a      	orrs	r2, r1
 80036f8:	33c0      	adds	r3, #192	@ 0xc0
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80036fe:	e031      	b.n	8003764 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003700:	4a1b      	ldr	r2, [pc, #108]	@ (8003770 <__NVIC_SetPriority+0xd8>)
 8003702:	1dfb      	adds	r3, r7, #7
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	0019      	movs	r1, r3
 8003708:	230f      	movs	r3, #15
 800370a:	400b      	ands	r3, r1
 800370c:	3b08      	subs	r3, #8
 800370e:	089b      	lsrs	r3, r3, #2
 8003710:	3306      	adds	r3, #6
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	18d3      	adds	r3, r2, r3
 8003716:	3304      	adds	r3, #4
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	1dfa      	adds	r2, r7, #7
 800371c:	7812      	ldrb	r2, [r2, #0]
 800371e:	0011      	movs	r1, r2
 8003720:	2203      	movs	r2, #3
 8003722:	400a      	ands	r2, r1
 8003724:	00d2      	lsls	r2, r2, #3
 8003726:	21ff      	movs	r1, #255	@ 0xff
 8003728:	4091      	lsls	r1, r2
 800372a:	000a      	movs	r2, r1
 800372c:	43d2      	mvns	r2, r2
 800372e:	401a      	ands	r2, r3
 8003730:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	019b      	lsls	r3, r3, #6
 8003736:	22ff      	movs	r2, #255	@ 0xff
 8003738:	401a      	ands	r2, r3
 800373a:	1dfb      	adds	r3, r7, #7
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	0018      	movs	r0, r3
 8003740:	2303      	movs	r3, #3
 8003742:	4003      	ands	r3, r0
 8003744:	00db      	lsls	r3, r3, #3
 8003746:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003748:	4809      	ldr	r0, [pc, #36]	@ (8003770 <__NVIC_SetPriority+0xd8>)
 800374a:	1dfb      	adds	r3, r7, #7
 800374c:	781b      	ldrb	r3, [r3, #0]
 800374e:	001c      	movs	r4, r3
 8003750:	230f      	movs	r3, #15
 8003752:	4023      	ands	r3, r4
 8003754:	3b08      	subs	r3, #8
 8003756:	089b      	lsrs	r3, r3, #2
 8003758:	430a      	orrs	r2, r1
 800375a:	3306      	adds	r3, #6
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	18c3      	adds	r3, r0, r3
 8003760:	3304      	adds	r3, #4
 8003762:	601a      	str	r2, [r3, #0]
}
 8003764:	46c0      	nop			@ (mov r8, r8)
 8003766:	46bd      	mov	sp, r7
 8003768:	b003      	add	sp, #12
 800376a:	bd90      	pop	{r4, r7, pc}
 800376c:	e000e100 	.word	0xe000e100
 8003770:	e000ed00 	.word	0xe000ed00

08003774 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	1e5a      	subs	r2, r3, #1
 8003780:	2380      	movs	r3, #128	@ 0x80
 8003782:	045b      	lsls	r3, r3, #17
 8003784:	429a      	cmp	r2, r3
 8003786:	d301      	bcc.n	800378c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003788:	2301      	movs	r3, #1
 800378a:	e010      	b.n	80037ae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800378c:	4b0a      	ldr	r3, [pc, #40]	@ (80037b8 <SysTick_Config+0x44>)
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	3a01      	subs	r2, #1
 8003792:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003794:	2301      	movs	r3, #1
 8003796:	425b      	negs	r3, r3
 8003798:	2103      	movs	r1, #3
 800379a:	0018      	movs	r0, r3
 800379c:	f7ff ff7c 	bl	8003698 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037a0:	4b05      	ldr	r3, [pc, #20]	@ (80037b8 <SysTick_Config+0x44>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037a6:	4b04      	ldr	r3, [pc, #16]	@ (80037b8 <SysTick_Config+0x44>)
 80037a8:	2207      	movs	r2, #7
 80037aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	0018      	movs	r0, r3
 80037b0:	46bd      	mov	sp, r7
 80037b2:	b002      	add	sp, #8
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	46c0      	nop			@ (mov r8, r8)
 80037b8:	e000e010 	.word	0xe000e010

080037bc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60b9      	str	r1, [r7, #8]
 80037c4:	607a      	str	r2, [r7, #4]
 80037c6:	210f      	movs	r1, #15
 80037c8:	187b      	adds	r3, r7, r1
 80037ca:	1c02      	adds	r2, r0, #0
 80037cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80037ce:	68ba      	ldr	r2, [r7, #8]
 80037d0:	187b      	adds	r3, r7, r1
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	b25b      	sxtb	r3, r3
 80037d6:	0011      	movs	r1, r2
 80037d8:	0018      	movs	r0, r3
 80037da:	f7ff ff5d 	bl	8003698 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80037de:	46c0      	nop			@ (mov r8, r8)
 80037e0:	46bd      	mov	sp, r7
 80037e2:	b004      	add	sp, #16
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037e6:	b580      	push	{r7, lr}
 80037e8:	b082      	sub	sp, #8
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	0002      	movs	r2, r0
 80037ee:	1dfb      	adds	r3, r7, #7
 80037f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037f2:	1dfb      	adds	r3, r7, #7
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	b25b      	sxtb	r3, r3
 80037f8:	0018      	movs	r0, r3
 80037fa:	f7ff ff33 	bl	8003664 <__NVIC_EnableIRQ>
}
 80037fe:	46c0      	nop			@ (mov r8, r8)
 8003800:	46bd      	mov	sp, r7
 8003802:	b002      	add	sp, #8
 8003804:	bd80      	pop	{r7, pc}

08003806 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b082      	sub	sp, #8
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	0018      	movs	r0, r3
 8003812:	f7ff ffaf 	bl	8003774 <SysTick_Config>
 8003816:	0003      	movs	r3, r0
}
 8003818:	0018      	movs	r0, r3
 800381a:	46bd      	mov	sp, r7
 800381c:	b002      	add	sp, #8
 800381e:	bd80      	pop	{r7, pc}

08003820 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003828:	2300      	movs	r3, #0
 800382a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e036      	b.n	80038a4 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2221      	movs	r2, #33	@ 0x21
 800383a:	2102      	movs	r1, #2
 800383c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	4a18      	ldr	r2, [pc, #96]	@ (80038ac <HAL_DMA_Init+0x8c>)
 800384a:	4013      	ands	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003856:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003862:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	695b      	ldr	r3, [r3, #20]
 8003868:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800386e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	69db      	ldr	r3, [r3, #28]
 8003874:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	4313      	orrs	r3, r2
 800387a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	0018      	movs	r0, r3
 8003888:	f000 f9c4 	bl	8003c14 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2221      	movs	r2, #33	@ 0x21
 8003896:	2101      	movs	r1, #1
 8003898:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2220      	movs	r2, #32
 800389e:	2100      	movs	r1, #0
 80038a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	0018      	movs	r0, r3
 80038a6:	46bd      	mov	sp, r7
 80038a8:	b004      	add	sp, #16
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	ffffc00f 	.word	0xffffc00f

080038b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
 80038bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038be:	2317      	movs	r3, #23
 80038c0:	18fb      	adds	r3, r7, r3
 80038c2:	2200      	movs	r2, #0
 80038c4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2220      	movs	r2, #32
 80038ca:	5c9b      	ldrb	r3, [r3, r2]
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d101      	bne.n	80038d4 <HAL_DMA_Start_IT+0x24>
 80038d0:	2302      	movs	r3, #2
 80038d2:	e04f      	b.n	8003974 <HAL_DMA_Start_IT+0xc4>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2220      	movs	r2, #32
 80038d8:	2101      	movs	r1, #1
 80038da:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2221      	movs	r2, #33	@ 0x21
 80038e0:	5c9b      	ldrb	r3, [r3, r2]
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d13a      	bne.n	800395e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2221      	movs	r2, #33	@ 0x21
 80038ec:	2102      	movs	r1, #2
 80038ee:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2101      	movs	r1, #1
 8003902:	438a      	bics	r2, r1
 8003904:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	68b9      	ldr	r1, [r7, #8]
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f000 f954 	bl	8003bba <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003916:	2b00      	cmp	r3, #0
 8003918:	d008      	beq.n	800392c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	210e      	movs	r1, #14
 8003926:	430a      	orrs	r2, r1
 8003928:	601a      	str	r2, [r3, #0]
 800392a:	e00f      	b.n	800394c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	210a      	movs	r1, #10
 8003938:	430a      	orrs	r2, r1
 800393a:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2104      	movs	r1, #4
 8003948:	438a      	bics	r2, r1
 800394a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2101      	movs	r1, #1
 8003958:	430a      	orrs	r2, r1
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	e007      	b.n	800396e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2220      	movs	r2, #32
 8003962:	2100      	movs	r1, #0
 8003964:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003966:	2317      	movs	r3, #23
 8003968:	18fb      	adds	r3, r7, r3
 800396a:	2202      	movs	r2, #2
 800396c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800396e:	2317      	movs	r3, #23
 8003970:	18fb      	adds	r3, r7, r3
 8003972:	781b      	ldrb	r3, [r3, #0]
}
 8003974:	0018      	movs	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	b006      	add	sp, #24
 800397a:	bd80      	pop	{r7, pc}

0800397c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2221      	movs	r2, #33	@ 0x21
 8003988:	5c9b      	ldrb	r3, [r3, r2]
 800398a:	b2db      	uxtb	r3, r3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d008      	beq.n	80039a2 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2204      	movs	r2, #4
 8003994:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2220      	movs	r2, #32
 800399a:	2100      	movs	r1, #0
 800399c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e020      	b.n	80039e4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	210e      	movs	r1, #14
 80039ae:	438a      	bics	r2, r1
 80039b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2101      	movs	r1, #1
 80039be:	438a      	bics	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ca:	2101      	movs	r1, #1
 80039cc:	4091      	lsls	r1, r2
 80039ce:	000a      	movs	r2, r1
 80039d0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2221      	movs	r2, #33	@ 0x21
 80039d6:	2101      	movs	r1, #1
 80039d8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2220      	movs	r2, #32
 80039de:	2100      	movs	r1, #0
 80039e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039e2:	2300      	movs	r3, #0
}
 80039e4:	0018      	movs	r0, r3
 80039e6:	46bd      	mov	sp, r7
 80039e8:	b002      	add	sp, #8
 80039ea:	bd80      	pop	{r7, pc}

080039ec <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039f4:	210f      	movs	r1, #15
 80039f6:	187b      	adds	r3, r7, r1
 80039f8:	2200      	movs	r2, #0
 80039fa:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2221      	movs	r2, #33	@ 0x21
 8003a00:	5c9b      	ldrb	r3, [r3, r2]
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d006      	beq.n	8003a16 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2204      	movs	r2, #4
 8003a0c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8003a0e:	187b      	adds	r3, r7, r1
 8003a10:	2201      	movs	r2, #1
 8003a12:	701a      	strb	r2, [r3, #0]
 8003a14:	e028      	b.n	8003a68 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	210e      	movs	r1, #14
 8003a22:	438a      	bics	r2, r1
 8003a24:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2101      	movs	r1, #1
 8003a32:	438a      	bics	r2, r1
 8003a34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a3e:	2101      	movs	r1, #1
 8003a40:	4091      	lsls	r1, r2
 8003a42:	000a      	movs	r2, r1
 8003a44:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2221      	movs	r2, #33	@ 0x21
 8003a4a:	2101      	movs	r1, #1
 8003a4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2220      	movs	r2, #32
 8003a52:	2100      	movs	r1, #0
 8003a54:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d004      	beq.n	8003a68 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	0010      	movs	r0, r2
 8003a66:	4798      	blx	r3
    }
  }
  return status;
 8003a68:	230f      	movs	r3, #15
 8003a6a:	18fb      	adds	r3, r7, r3
 8003a6c:	781b      	ldrb	r3, [r3, #0]
}
 8003a6e:	0018      	movs	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b004      	add	sp, #16
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b084      	sub	sp, #16
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	2204      	movs	r2, #4
 8003a94:	409a      	lsls	r2, r3
 8003a96:	0013      	movs	r3, r2
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	d024      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x72>
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2204      	movs	r2, #4
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	d020      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2220      	movs	r2, #32
 8003aae:	4013      	ands	r3, r2
 8003ab0:	d107      	bne.n	8003ac2 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2104      	movs	r1, #4
 8003abe:	438a      	bics	r2, r1
 8003ac0:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aca:	2104      	movs	r1, #4
 8003acc:	4091      	lsls	r1, r2
 8003ace:	000a      	movs	r2, r1
 8003ad0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d100      	bne.n	8003adc <HAL_DMA_IRQHandler+0x66>
 8003ada:	e06a      	b.n	8003bb2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	0010      	movs	r0, r2
 8003ae4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003ae6:	e064      	b.n	8003bb2 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aec:	2202      	movs	r2, #2
 8003aee:	409a      	lsls	r2, r3
 8003af0:	0013      	movs	r3, r2
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	4013      	ands	r3, r2
 8003af6:	d02b      	beq.n	8003b50 <HAL_DMA_IRQHandler+0xda>
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2202      	movs	r2, #2
 8003afc:	4013      	ands	r3, r2
 8003afe:	d027      	beq.n	8003b50 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2220      	movs	r2, #32
 8003b08:	4013      	ands	r3, r2
 8003b0a:	d10b      	bne.n	8003b24 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	210a      	movs	r1, #10
 8003b18:	438a      	bics	r2, r1
 8003b1a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2221      	movs	r2, #33	@ 0x21
 8003b20:	2101      	movs	r1, #1
 8003b22:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b2c:	2102      	movs	r1, #2
 8003b2e:	4091      	lsls	r1, r2
 8003b30:	000a      	movs	r2, r1
 8003b32:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2220      	movs	r2, #32
 8003b38:	2100      	movs	r1, #0
 8003b3a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d036      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	0010      	movs	r0, r2
 8003b4c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003b4e:	e030      	b.n	8003bb2 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b54:	2208      	movs	r2, #8
 8003b56:	409a      	lsls	r2, r3
 8003b58:	0013      	movs	r3, r2
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	d028      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x13c>
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	2208      	movs	r2, #8
 8003b64:	4013      	ands	r3, r2
 8003b66:	d024      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	210e      	movs	r1, #14
 8003b74:	438a      	bics	r2, r1
 8003b76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b80:	2101      	movs	r1, #1
 8003b82:	4091      	lsls	r1, r2
 8003b84:	000a      	movs	r2, r1
 8003b86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2221      	movs	r2, #33	@ 0x21
 8003b92:	2101      	movs	r1, #1
 8003b94:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2220      	movs	r2, #32
 8003b9a:	2100      	movs	r1, #0
 8003b9c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d005      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	0010      	movs	r0, r2
 8003bae:	4798      	blx	r3
    }
  }
}
 8003bb0:	e7ff      	b.n	8003bb2 <HAL_DMA_IRQHandler+0x13c>
 8003bb2:	46c0      	nop			@ (mov r8, r8)
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	b004      	add	sp, #16
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b084      	sub	sp, #16
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	60f8      	str	r0, [r7, #12]
 8003bc2:	60b9      	str	r1, [r7, #8]
 8003bc4:	607a      	str	r2, [r7, #4]
 8003bc6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bd0:	2101      	movs	r1, #1
 8003bd2:	4091      	lsls	r1, r2
 8003bd4:	000a      	movs	r2, r1
 8003bd6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	2b10      	cmp	r3, #16
 8003be6:	d108      	bne.n	8003bfa <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003bf8:	e007      	b.n	8003c0a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68ba      	ldr	r2, [r7, #8]
 8003c00:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	60da      	str	r2, [r3, #12]
}
 8003c0a:	46c0      	nop			@ (mov r8, r8)
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	b004      	add	sp, #16
 8003c10:	bd80      	pop	{r7, pc}
	...

08003c14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a08      	ldr	r2, [pc, #32]	@ (8003c44 <DMA_CalcBaseAndBitshift+0x30>)
 8003c22:	4694      	mov	ip, r2
 8003c24:	4463      	add	r3, ip
 8003c26:	2114      	movs	r1, #20
 8003c28:	0018      	movs	r0, r3
 8003c2a:	f7fc fa89 	bl	8000140 <__udivsi3>
 8003c2e:	0003      	movs	r3, r0
 8003c30:	009a      	lsls	r2, r3, #2
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a03      	ldr	r2, [pc, #12]	@ (8003c48 <DMA_CalcBaseAndBitshift+0x34>)
 8003c3a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8003c3c:	46c0      	nop			@ (mov r8, r8)
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b002      	add	sp, #8
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	bffdfff8 	.word	0xbffdfff8
 8003c48:	40020000 	.word	0x40020000

08003c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b086      	sub	sp, #24
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c56:	2300      	movs	r3, #0
 8003c58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c5a:	e155      	b.n	8003f08 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2101      	movs	r1, #1
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	4091      	lsls	r1, r2
 8003c66:	000a      	movs	r2, r1
 8003c68:	4013      	ands	r3, r2
 8003c6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d100      	bne.n	8003c74 <HAL_GPIO_Init+0x28>
 8003c72:	e146      	b.n	8003f02 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	2203      	movs	r2, #3
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d005      	beq.n	8003c8c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	2203      	movs	r2, #3
 8003c86:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d130      	bne.n	8003cee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	2203      	movs	r2, #3
 8003c98:	409a      	lsls	r2, r3
 8003c9a:	0013      	movs	r3, r2
 8003c9c:	43da      	mvns	r2, r3
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	409a      	lsls	r2, r3
 8003cae:	0013      	movs	r3, r2
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	409a      	lsls	r2, r3
 8003cc8:	0013      	movs	r3, r2
 8003cca:	43da      	mvns	r2, r3
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	091b      	lsrs	r3, r3, #4
 8003cd8:	2201      	movs	r2, #1
 8003cda:	401a      	ands	r2, r3
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	409a      	lsls	r2, r3
 8003ce0:	0013      	movs	r3, r2
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	2203      	movs	r2, #3
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	2b03      	cmp	r3, #3
 8003cf8:	d017      	beq.n	8003d2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	005b      	lsls	r3, r3, #1
 8003d04:	2203      	movs	r2, #3
 8003d06:	409a      	lsls	r2, r3
 8003d08:	0013      	movs	r3, r2
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	689a      	ldr	r2, [r3, #8]
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	409a      	lsls	r2, r3
 8003d1c:	0013      	movs	r3, r2
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	2203      	movs	r2, #3
 8003d30:	4013      	ands	r3, r2
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d123      	bne.n	8003d7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	08da      	lsrs	r2, r3, #3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	3208      	adds	r2, #8
 8003d3e:	0092      	lsls	r2, r2, #2
 8003d40:	58d3      	ldr	r3, [r2, r3]
 8003d42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	2207      	movs	r2, #7
 8003d48:	4013      	ands	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	220f      	movs	r2, #15
 8003d4e:	409a      	lsls	r2, r3
 8003d50:	0013      	movs	r3, r2
 8003d52:	43da      	mvns	r2, r3
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	4013      	ands	r3, r2
 8003d58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	691a      	ldr	r2, [r3, #16]
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	2107      	movs	r1, #7
 8003d62:	400b      	ands	r3, r1
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	409a      	lsls	r2, r3
 8003d68:	0013      	movs	r3, r2
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	08da      	lsrs	r2, r3, #3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	3208      	adds	r2, #8
 8003d78:	0092      	lsls	r2, r2, #2
 8003d7a:	6939      	ldr	r1, [r7, #16]
 8003d7c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	2203      	movs	r2, #3
 8003d8a:	409a      	lsls	r2, r3
 8003d8c:	0013      	movs	r3, r2
 8003d8e:	43da      	mvns	r2, r3
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	4013      	ands	r3, r2
 8003d94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	2203      	movs	r2, #3
 8003d9c:	401a      	ands	r2, r3
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	409a      	lsls	r2, r3
 8003da4:	0013      	movs	r3, r2
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685a      	ldr	r2, [r3, #4]
 8003db6:	23c0      	movs	r3, #192	@ 0xc0
 8003db8:	029b      	lsls	r3, r3, #10
 8003dba:	4013      	ands	r3, r2
 8003dbc:	d100      	bne.n	8003dc0 <HAL_GPIO_Init+0x174>
 8003dbe:	e0a0      	b.n	8003f02 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dc0:	4b57      	ldr	r3, [pc, #348]	@ (8003f20 <HAL_GPIO_Init+0x2d4>)
 8003dc2:	699a      	ldr	r2, [r3, #24]
 8003dc4:	4b56      	ldr	r3, [pc, #344]	@ (8003f20 <HAL_GPIO_Init+0x2d4>)
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	619a      	str	r2, [r3, #24]
 8003dcc:	4b54      	ldr	r3, [pc, #336]	@ (8003f20 <HAL_GPIO_Init+0x2d4>)
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	60bb      	str	r3, [r7, #8]
 8003dd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003dd8:	4a52      	ldr	r2, [pc, #328]	@ (8003f24 <HAL_GPIO_Init+0x2d8>)
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	089b      	lsrs	r3, r3, #2
 8003dde:	3302      	adds	r3, #2
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	589b      	ldr	r3, [r3, r2]
 8003de4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	2203      	movs	r2, #3
 8003dea:	4013      	ands	r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	220f      	movs	r2, #15
 8003df0:	409a      	lsls	r2, r3
 8003df2:	0013      	movs	r3, r2
 8003df4:	43da      	mvns	r2, r3
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	2390      	movs	r3, #144	@ 0x90
 8003e00:	05db      	lsls	r3, r3, #23
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d019      	beq.n	8003e3a <HAL_GPIO_Init+0x1ee>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a47      	ldr	r2, [pc, #284]	@ (8003f28 <HAL_GPIO_Init+0x2dc>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d013      	beq.n	8003e36 <HAL_GPIO_Init+0x1ea>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a46      	ldr	r2, [pc, #280]	@ (8003f2c <HAL_GPIO_Init+0x2e0>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d00d      	beq.n	8003e32 <HAL_GPIO_Init+0x1e6>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a45      	ldr	r2, [pc, #276]	@ (8003f30 <HAL_GPIO_Init+0x2e4>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d007      	beq.n	8003e2e <HAL_GPIO_Init+0x1e2>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a44      	ldr	r2, [pc, #272]	@ (8003f34 <HAL_GPIO_Init+0x2e8>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d101      	bne.n	8003e2a <HAL_GPIO_Init+0x1de>
 8003e26:	2304      	movs	r3, #4
 8003e28:	e008      	b.n	8003e3c <HAL_GPIO_Init+0x1f0>
 8003e2a:	2305      	movs	r3, #5
 8003e2c:	e006      	b.n	8003e3c <HAL_GPIO_Init+0x1f0>
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e004      	b.n	8003e3c <HAL_GPIO_Init+0x1f0>
 8003e32:	2302      	movs	r3, #2
 8003e34:	e002      	b.n	8003e3c <HAL_GPIO_Init+0x1f0>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e000      	b.n	8003e3c <HAL_GPIO_Init+0x1f0>
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	2103      	movs	r1, #3
 8003e40:	400a      	ands	r2, r1
 8003e42:	0092      	lsls	r2, r2, #2
 8003e44:	4093      	lsls	r3, r2
 8003e46:	693a      	ldr	r2, [r7, #16]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e4c:	4935      	ldr	r1, [pc, #212]	@ (8003f24 <HAL_GPIO_Init+0x2d8>)
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	089b      	lsrs	r3, r3, #2
 8003e52:	3302      	adds	r3, #2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e5a:	4b37      	ldr	r3, [pc, #220]	@ (8003f38 <HAL_GPIO_Init+0x2ec>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	43da      	mvns	r2, r3
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	4013      	ands	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	2380      	movs	r3, #128	@ 0x80
 8003e70:	035b      	lsls	r3, r3, #13
 8003e72:	4013      	ands	r3, r2
 8003e74:	d003      	beq.n	8003e7e <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003e7e:	4b2e      	ldr	r3, [pc, #184]	@ (8003f38 <HAL_GPIO_Init+0x2ec>)
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003e84:	4b2c      	ldr	r3, [pc, #176]	@ (8003f38 <HAL_GPIO_Init+0x2ec>)
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	43da      	mvns	r2, r3
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	4013      	ands	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685a      	ldr	r2, [r3, #4]
 8003e98:	2380      	movs	r3, #128	@ 0x80
 8003e9a:	039b      	lsls	r3, r3, #14
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	d003      	beq.n	8003ea8 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003ea8:	4b23      	ldr	r3, [pc, #140]	@ (8003f38 <HAL_GPIO_Init+0x2ec>)
 8003eaa:	693a      	ldr	r2, [r7, #16]
 8003eac:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003eae:	4b22      	ldr	r3, [pc, #136]	@ (8003f38 <HAL_GPIO_Init+0x2ec>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	43da      	mvns	r2, r3
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685a      	ldr	r2, [r3, #4]
 8003ec2:	2380      	movs	r3, #128	@ 0x80
 8003ec4:	029b      	lsls	r3, r3, #10
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	d003      	beq.n	8003ed2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003ed2:	4b19      	ldr	r3, [pc, #100]	@ (8003f38 <HAL_GPIO_Init+0x2ec>)
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003ed8:	4b17      	ldr	r3, [pc, #92]	@ (8003f38 <HAL_GPIO_Init+0x2ec>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	43da      	mvns	r2, r3
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	2380      	movs	r3, #128	@ 0x80
 8003eee:	025b      	lsls	r3, r3, #9
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	d003      	beq.n	8003efc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003efc:	4b0e      	ldr	r3, [pc, #56]	@ (8003f38 <HAL_GPIO_Init+0x2ec>)
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	3301      	adds	r3, #1
 8003f06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	40da      	lsrs	r2, r3
 8003f10:	1e13      	subs	r3, r2, #0
 8003f12:	d000      	beq.n	8003f16 <HAL_GPIO_Init+0x2ca>
 8003f14:	e6a2      	b.n	8003c5c <HAL_GPIO_Init+0x10>
  } 
}
 8003f16:	46c0      	nop			@ (mov r8, r8)
 8003f18:	46c0      	nop			@ (mov r8, r8)
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	b006      	add	sp, #24
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	40021000 	.word	0x40021000
 8003f24:	40010000 	.word	0x40010000
 8003f28:	48000400 	.word	0x48000400
 8003f2c:	48000800 	.word	0x48000800
 8003f30:	48000c00 	.word	0x48000c00
 8003f34:	48001000 	.word	0x48001000
 8003f38:	40010400 	.word	0x40010400

08003f3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	000a      	movs	r2, r1
 8003f46:	1cbb      	adds	r3, r7, #2
 8003f48:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	1cba      	adds	r2, r7, #2
 8003f50:	8812      	ldrh	r2, [r2, #0]
 8003f52:	4013      	ands	r3, r2
 8003f54:	d004      	beq.n	8003f60 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003f56:	230f      	movs	r3, #15
 8003f58:	18fb      	adds	r3, r7, r3
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	701a      	strb	r2, [r3, #0]
 8003f5e:	e003      	b.n	8003f68 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f60:	230f      	movs	r3, #15
 8003f62:	18fb      	adds	r3, r7, r3
 8003f64:	2200      	movs	r2, #0
 8003f66:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003f68:	230f      	movs	r3, #15
 8003f6a:	18fb      	adds	r3, r7, r3
 8003f6c:	781b      	ldrb	r3, [r3, #0]
  }
 8003f6e:	0018      	movs	r0, r3
 8003f70:	46bd      	mov	sp, r7
 8003f72:	b004      	add	sp, #16
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b082      	sub	sp, #8
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
 8003f7e:	0008      	movs	r0, r1
 8003f80:	0011      	movs	r1, r2
 8003f82:	1cbb      	adds	r3, r7, #2
 8003f84:	1c02      	adds	r2, r0, #0
 8003f86:	801a      	strh	r2, [r3, #0]
 8003f88:	1c7b      	adds	r3, r7, #1
 8003f8a:	1c0a      	adds	r2, r1, #0
 8003f8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f8e:	1c7b      	adds	r3, r7, #1
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d004      	beq.n	8003fa0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f96:	1cbb      	adds	r3, r7, #2
 8003f98:	881a      	ldrh	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f9e:	e003      	b.n	8003fa8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003fa0:	1cbb      	adds	r3, r7, #2
 8003fa2:	881a      	ldrh	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003fa8:	46c0      	nop			@ (mov r8, r8)
 8003faa:	46bd      	mov	sp, r7
 8003fac:	b002      	add	sp, #8
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	0002      	movs	r2, r0
 8003fb8:	1dbb      	adds	r3, r7, #6
 8003fba:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003fbc:	4b09      	ldr	r3, [pc, #36]	@ (8003fe4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	1dba      	adds	r2, r7, #6
 8003fc2:	8812      	ldrh	r2, [r2, #0]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	d008      	beq.n	8003fda <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fc8:	4b06      	ldr	r3, [pc, #24]	@ (8003fe4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003fca:	1dba      	adds	r2, r7, #6
 8003fcc:	8812      	ldrh	r2, [r2, #0]
 8003fce:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fd0:	1dbb      	adds	r3, r7, #6
 8003fd2:	881b      	ldrh	r3, [r3, #0]
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f008 ff2f 	bl	800ce38 <HAL_GPIO_EXTI_Callback>
  }
}
 8003fda:	46c0      	nop			@ (mov r8, r8)
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	b002      	add	sp, #8
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	46c0      	nop			@ (mov r8, r8)
 8003fe4:	40010400 	.word	0x40010400

08003fe8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003fe8:	b590      	push	{r4, r7, lr}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e0e4      	b.n	80041c4 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a73      	ldr	r2, [pc, #460]	@ (80041cc <HAL_PCD_Init+0x1e4>)
 8003ffe:	5c9b      	ldrb	r3, [r3, r2]
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d108      	bne.n	8004018 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	23a4      	movs	r3, #164	@ 0xa4
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	2100      	movs	r1, #0
 800400e:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	0018      	movs	r0, r3
 8004014:	f008 fbb4 	bl	800c780 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4a6c      	ldr	r2, [pc, #432]	@ (80041cc <HAL_PCD_Init+0x1e4>)
 800401c:	2103      	movs	r1, #3
 800401e:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	0018      	movs	r0, r3
 8004026:	f004 fbdd 	bl	80087e4 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800402a:	230f      	movs	r3, #15
 800402c:	18fb      	adds	r3, r7, r3
 800402e:	2200      	movs	r2, #0
 8004030:	701a      	strb	r2, [r3, #0]
 8004032:	e047      	b.n	80040c4 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004034:	200f      	movs	r0, #15
 8004036:	183b      	adds	r3, r7, r0
 8004038:	781a      	ldrb	r2, [r3, #0]
 800403a:	6879      	ldr	r1, [r7, #4]
 800403c:	0013      	movs	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	189b      	adds	r3, r3, r2
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	18cb      	adds	r3, r1, r3
 8004046:	3311      	adds	r3, #17
 8004048:	2201      	movs	r2, #1
 800404a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800404c:	183b      	adds	r3, r7, r0
 800404e:	781a      	ldrb	r2, [r3, #0]
 8004050:	6879      	ldr	r1, [r7, #4]
 8004052:	0013      	movs	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	189b      	adds	r3, r3, r2
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	18cb      	adds	r3, r1, r3
 800405c:	3310      	adds	r3, #16
 800405e:	183a      	adds	r2, r7, r0
 8004060:	7812      	ldrb	r2, [r2, #0]
 8004062:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004064:	183b      	adds	r3, r7, r0
 8004066:	781a      	ldrb	r2, [r3, #0]
 8004068:	6879      	ldr	r1, [r7, #4]
 800406a:	0013      	movs	r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	189b      	adds	r3, r3, r2
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	18cb      	adds	r3, r1, r3
 8004074:	3313      	adds	r3, #19
 8004076:	2200      	movs	r2, #0
 8004078:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800407a:	183b      	adds	r3, r7, r0
 800407c:	781a      	ldrb	r2, [r3, #0]
 800407e:	6879      	ldr	r1, [r7, #4]
 8004080:	0013      	movs	r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	189b      	adds	r3, r3, r2
 8004086:	00db      	lsls	r3, r3, #3
 8004088:	18cb      	adds	r3, r1, r3
 800408a:	3320      	adds	r3, #32
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004090:	183b      	adds	r3, r7, r0
 8004092:	781a      	ldrb	r2, [r3, #0]
 8004094:	6879      	ldr	r1, [r7, #4]
 8004096:	0013      	movs	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	189b      	adds	r3, r3, r2
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	18cb      	adds	r3, r1, r3
 80040a0:	3324      	adds	r3, #36	@ 0x24
 80040a2:	2200      	movs	r2, #0
 80040a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80040a6:	183b      	adds	r3, r7, r0
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	6879      	ldr	r1, [r7, #4]
 80040ac:	1c5a      	adds	r2, r3, #1
 80040ae:	0013      	movs	r3, r2
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	189b      	adds	r3, r3, r2
 80040b4:	00db      	lsls	r3, r3, #3
 80040b6:	2200      	movs	r2, #0
 80040b8:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040ba:	183b      	adds	r3, r7, r0
 80040bc:	781a      	ldrb	r2, [r3, #0]
 80040be:	183b      	adds	r3, r7, r0
 80040c0:	3201      	adds	r2, #1
 80040c2:	701a      	strb	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	791b      	ldrb	r3, [r3, #4]
 80040c8:	210f      	movs	r1, #15
 80040ca:	187a      	adds	r2, r7, r1
 80040cc:	7812      	ldrb	r2, [r2, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d3b0      	bcc.n	8004034 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040d2:	187b      	adds	r3, r7, r1
 80040d4:	2200      	movs	r2, #0
 80040d6:	701a      	strb	r2, [r3, #0]
 80040d8:	e056      	b.n	8004188 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80040da:	240f      	movs	r4, #15
 80040dc:	193b      	adds	r3, r7, r4
 80040de:	781a      	ldrb	r2, [r3, #0]
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	2352      	movs	r3, #82	@ 0x52
 80040e4:	33ff      	adds	r3, #255	@ 0xff
 80040e6:	0019      	movs	r1, r3
 80040e8:	0013      	movs	r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	189b      	adds	r3, r3, r2
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	18c3      	adds	r3, r0, r3
 80040f2:	185b      	adds	r3, r3, r1
 80040f4:	2200      	movs	r2, #0
 80040f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80040f8:	193b      	adds	r3, r7, r4
 80040fa:	781a      	ldrb	r2, [r3, #0]
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	23a8      	movs	r3, #168	@ 0xa8
 8004100:	0059      	lsls	r1, r3, #1
 8004102:	0013      	movs	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	189b      	adds	r3, r3, r2
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	18c3      	adds	r3, r0, r3
 800410c:	185b      	adds	r3, r3, r1
 800410e:	193a      	adds	r2, r7, r4
 8004110:	7812      	ldrb	r2, [r2, #0]
 8004112:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004114:	193b      	adds	r3, r7, r4
 8004116:	781a      	ldrb	r2, [r3, #0]
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	2354      	movs	r3, #84	@ 0x54
 800411c:	33ff      	adds	r3, #255	@ 0xff
 800411e:	0019      	movs	r1, r3
 8004120:	0013      	movs	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	189b      	adds	r3, r3, r2
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	18c3      	adds	r3, r0, r3
 800412a:	185b      	adds	r3, r3, r1
 800412c:	2200      	movs	r2, #0
 800412e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004130:	193b      	adds	r3, r7, r4
 8004132:	781a      	ldrb	r2, [r3, #0]
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	23b0      	movs	r3, #176	@ 0xb0
 8004138:	0059      	lsls	r1, r3, #1
 800413a:	0013      	movs	r3, r2
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	189b      	adds	r3, r3, r2
 8004140:	00db      	lsls	r3, r3, #3
 8004142:	18c3      	adds	r3, r0, r3
 8004144:	185b      	adds	r3, r3, r1
 8004146:	2200      	movs	r2, #0
 8004148:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800414a:	193b      	adds	r3, r7, r4
 800414c:	781a      	ldrb	r2, [r3, #0]
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	23b2      	movs	r3, #178	@ 0xb2
 8004152:	0059      	lsls	r1, r3, #1
 8004154:	0013      	movs	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	189b      	adds	r3, r3, r2
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	18c3      	adds	r3, r0, r3
 800415e:	185b      	adds	r3, r3, r1
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004164:	193b      	adds	r3, r7, r4
 8004166:	781a      	ldrb	r2, [r3, #0]
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	23b4      	movs	r3, #180	@ 0xb4
 800416c:	0059      	lsls	r1, r3, #1
 800416e:	0013      	movs	r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	189b      	adds	r3, r3, r2
 8004174:	00db      	lsls	r3, r3, #3
 8004176:	18c3      	adds	r3, r0, r3
 8004178:	185b      	adds	r3, r3, r1
 800417a:	2200      	movs	r2, #0
 800417c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800417e:	193b      	adds	r3, r7, r4
 8004180:	781a      	ldrb	r2, [r3, #0]
 8004182:	193b      	adds	r3, r7, r4
 8004184:	3201      	adds	r2, #1
 8004186:	701a      	strb	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	791b      	ldrb	r3, [r3, #4]
 800418c:	220f      	movs	r2, #15
 800418e:	18ba      	adds	r2, r7, r2
 8004190:	7812      	ldrb	r2, [r2, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d3a1      	bcc.n	80040da <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6818      	ldr	r0, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6859      	ldr	r1, [r3, #4]
 800419e:	689a      	ldr	r2, [r3, #8]
 80041a0:	f004 fb3a 	bl	8008818 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a07      	ldr	r2, [pc, #28]	@ (80041cc <HAL_PCD_Init+0x1e4>)
 80041ae:	2101      	movs	r1, #1
 80041b0:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	7a9b      	ldrb	r3, [r3, #10]
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d103      	bne.n	80041c2 <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	0018      	movs	r0, r3
 80041be:	f001 fd1f 	bl	8005c00 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	0018      	movs	r0, r3
 80041c6:	46bd      	mov	sp, r7
 80041c8:	b005      	add	sp, #20
 80041ca:	bd90      	pop	{r4, r7, pc}
 80041cc:	00000291 	.word	0x00000291

080041d0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	23a4      	movs	r3, #164	@ 0xa4
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	5cd3      	ldrb	r3, [r2, r3]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d101      	bne.n	80041e8 <HAL_PCD_Start+0x18>
 80041e4:	2302      	movs	r3, #2
 80041e6:	e014      	b.n	8004212 <HAL_PCD_Start+0x42>
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	23a4      	movs	r3, #164	@ 0xa4
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	2101      	movs	r1, #1
 80041f0:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	0018      	movs	r0, r3
 80041f8:	f004 fade 	bl	80087b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	0018      	movs	r0, r3
 8004202:	f006 fad3 	bl	800a7ac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	23a4      	movs	r3, #164	@ 0xa4
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	2100      	movs	r1, #0
 800420e:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	0018      	movs	r0, r3
 8004214:	46bd      	mov	sp, r7
 8004216:	b002      	add	sp, #8
 8004218:	bd80      	pop	{r7, pc}
	...

0800421c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	0018      	movs	r0, r3
 800422a:	f006 fad5 	bl	800a7d8 <USB_ReadInterrupts>
 800422e:	0003      	movs	r3, r0
 8004230:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	2380      	movs	r3, #128	@ 0x80
 8004236:	021b      	lsls	r3, r3, #8
 8004238:	4013      	ands	r3, r2
 800423a:	d004      	beq.n	8004246 <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	0018      	movs	r0, r3
 8004240:	f000 fb60 	bl	8004904 <PCD_EP_ISR_Handler>

    return;
 8004244:	e11d      	b.n	8004482 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	2380      	movs	r3, #128	@ 0x80
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	4013      	ands	r3, r2
 800424e:	d015      	beq.n	800427c <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2244      	movs	r2, #68	@ 0x44
 8004256:	5a9b      	ldrh	r3, [r3, r2]
 8004258:	b29a      	uxth	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	498a      	ldr	r1, [pc, #552]	@ (8004488 <HAL_PCD_IRQHandler+0x26c>)
 8004260:	400a      	ands	r2, r1
 8004262:	b291      	uxth	r1, r2
 8004264:	2244      	movs	r2, #68	@ 0x44
 8004266:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	0018      	movs	r0, r3
 800426c:	f008 fb13 	bl	800c896 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2100      	movs	r1, #0
 8004274:	0018      	movs	r0, r3
 8004276:	f000 f915 	bl	80044a4 <HAL_PCD_SetAddress>

    return;
 800427a:	e102      	b.n	8004482 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	2380      	movs	r3, #128	@ 0x80
 8004280:	01db      	lsls	r3, r3, #7
 8004282:	4013      	ands	r3, r2
 8004284:	d00c      	beq.n	80042a0 <HAL_PCD_IRQHandler+0x84>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2244      	movs	r2, #68	@ 0x44
 800428c:	5a9b      	ldrh	r3, [r3, r2]
 800428e:	b29a      	uxth	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	497d      	ldr	r1, [pc, #500]	@ (800448c <HAL_PCD_IRQHandler+0x270>)
 8004296:	400a      	ands	r2, r1
 8004298:	b291      	uxth	r1, r2
 800429a:	2244      	movs	r2, #68	@ 0x44
 800429c:	5299      	strh	r1, [r3, r2]

    return;
 800429e:	e0f0      	b.n	8004482 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	2380      	movs	r3, #128	@ 0x80
 80042a4:	019b      	lsls	r3, r3, #6
 80042a6:	4013      	ands	r3, r2
 80042a8:	d00c      	beq.n	80042c4 <HAL_PCD_IRQHandler+0xa8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2244      	movs	r2, #68	@ 0x44
 80042b0:	5a9b      	ldrh	r3, [r3, r2]
 80042b2:	b29a      	uxth	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4975      	ldr	r1, [pc, #468]	@ (8004490 <HAL_PCD_IRQHandler+0x274>)
 80042ba:	400a      	ands	r2, r1
 80042bc:	b291      	uxth	r1, r2
 80042be:	2244      	movs	r2, #68	@ 0x44
 80042c0:	5299      	strh	r1, [r3, r2]

    return;
 80042c2:	e0de      	b.n	8004482 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	2380      	movs	r3, #128	@ 0x80
 80042c8:	015b      	lsls	r3, r3, #5
 80042ca:	4013      	ands	r3, r2
 80042cc:	d038      	beq.n	8004340 <HAL_PCD_IRQHandler+0x124>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2240      	movs	r2, #64	@ 0x40
 80042d4:	5a9b      	ldrh	r3, [r3, r2]
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2104      	movs	r1, #4
 80042de:	438a      	bics	r2, r1
 80042e0:	b291      	uxth	r1, r2
 80042e2:	2240      	movs	r2, #64	@ 0x40
 80042e4:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2240      	movs	r2, #64	@ 0x40
 80042ec:	5a9b      	ldrh	r3, [r3, r2]
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2108      	movs	r1, #8
 80042f6:	438a      	bics	r2, r1
 80042f8:	b291      	uxth	r1, r2
 80042fa:	2240      	movs	r2, #64	@ 0x40
 80042fc:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	23b2      	movs	r3, #178	@ 0xb2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	5cd3      	ldrb	r3, [r2, r3]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d109      	bne.n	800431e <HAL_PCD_IRQHandler+0x102>
    {
      hpcd->LPM_State = LPM_L0;
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	23b2      	movs	r3, #178	@ 0xb2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	2100      	movs	r1, #0
 8004312:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2100      	movs	r1, #0
 8004318:	0018      	movs	r0, r3
 800431a:	f001 fc9b 	bl	8005c54 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	0018      	movs	r0, r3
 8004322:	f008 faf9 	bl	800c918 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2244      	movs	r2, #68	@ 0x44
 800432c:	5a9b      	ldrh	r3, [r3, r2]
 800432e:	b29a      	uxth	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4957      	ldr	r1, [pc, #348]	@ (8004494 <HAL_PCD_IRQHandler+0x278>)
 8004336:	400a      	ands	r2, r1
 8004338:	b291      	uxth	r1, r2
 800433a:	2244      	movs	r2, #68	@ 0x44
 800433c:	5299      	strh	r1, [r3, r2]

    return;
 800433e:	e0a0      	b.n	8004482 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	2380      	movs	r3, #128	@ 0x80
 8004344:	011b      	lsls	r3, r3, #4
 8004346:	4013      	ands	r3, r2
 8004348:	d028      	beq.n	800439c <HAL_PCD_IRQHandler+0x180>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2240      	movs	r2, #64	@ 0x40
 8004350:	5a9b      	ldrh	r3, [r3, r2]
 8004352:	b29a      	uxth	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2108      	movs	r1, #8
 800435a:	430a      	orrs	r2, r1
 800435c:	b291      	uxth	r1, r2
 800435e:	2240      	movs	r2, #64	@ 0x40
 8004360:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2244      	movs	r2, #68	@ 0x44
 8004368:	5a9b      	ldrh	r3, [r3, r2]
 800436a:	b29a      	uxth	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4949      	ldr	r1, [pc, #292]	@ (8004498 <HAL_PCD_IRQHandler+0x27c>)
 8004372:	400a      	ands	r2, r1
 8004374:	b291      	uxth	r1, r2
 8004376:	2244      	movs	r2, #68	@ 0x44
 8004378:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2240      	movs	r2, #64	@ 0x40
 8004380:	5a9b      	ldrh	r3, [r3, r2]
 8004382:	b29a      	uxth	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2104      	movs	r1, #4
 800438a:	430a      	orrs	r2, r1
 800438c:	b291      	uxth	r1, r2
 800438e:	2240      	movs	r2, #64	@ 0x40
 8004390:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	0018      	movs	r0, r3
 8004396:	f008 faa3 	bl	800c8e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800439a:	e072      	b.n	8004482 <HAL_PCD_IRQHandler+0x266>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2280      	movs	r2, #128	@ 0x80
 80043a0:	4013      	ands	r3, r2
 80043a2:	d046      	beq.n	8004432 <HAL_PCD_IRQHandler+0x216>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2244      	movs	r2, #68	@ 0x44
 80043aa:	5a9b      	ldrh	r3, [r3, r2]
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2180      	movs	r1, #128	@ 0x80
 80043b4:	438a      	bics	r2, r1
 80043b6:	b291      	uxth	r1, r2
 80043b8:	2244      	movs	r2, #68	@ 0x44
 80043ba:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	23b2      	movs	r3, #178	@ 0xb2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	5cd3      	ldrb	r3, [r2, r3]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d12f      	bne.n	8004428 <HAL_PCD_IRQHandler+0x20c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2240      	movs	r2, #64	@ 0x40
 80043ce:	5a9b      	ldrh	r3, [r3, r2]
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2104      	movs	r1, #4
 80043d8:	430a      	orrs	r2, r1
 80043da:	b291      	uxth	r1, r2
 80043dc:	2240      	movs	r2, #64	@ 0x40
 80043de:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2240      	movs	r2, #64	@ 0x40
 80043e6:	5a9b      	ldrh	r3, [r3, r2]
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2108      	movs	r1, #8
 80043f0:	430a      	orrs	r2, r1
 80043f2:	b291      	uxth	r1, r2
 80043f4:	2240      	movs	r2, #64	@ 0x40
 80043f6:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	23b2      	movs	r3, #178	@ 0xb2
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	2101      	movs	r1, #1
 8004400:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2254      	movs	r2, #84	@ 0x54
 8004408:	5a9b      	ldrh	r3, [r3, r2]
 800440a:	b29b      	uxth	r3, r3
 800440c:	089b      	lsrs	r3, r3, #2
 800440e:	223c      	movs	r2, #60	@ 0x3c
 8004410:	4013      	ands	r3, r2
 8004412:	0019      	movs	r1, r3
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	23b3      	movs	r3, #179	@ 0xb3
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2101      	movs	r1, #1
 8004420:	0018      	movs	r0, r3
 8004422:	f001 fc17 	bl	8005c54 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8004426:	e02c      	b.n	8004482 <HAL_PCD_IRQHandler+0x266>
      HAL_PCD_SuspendCallback(hpcd);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	0018      	movs	r0, r3
 800442c:	f008 fa58 	bl	800c8e0 <HAL_PCD_SuspendCallback>
    return;
 8004430:	e027      	b.n	8004482 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	2380      	movs	r3, #128	@ 0x80
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	4013      	ands	r3, r2
 800443a:	d010      	beq.n	800445e <HAL_PCD_IRQHandler+0x242>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2244      	movs	r2, #68	@ 0x44
 8004442:	5a9b      	ldrh	r3, [r3, r2]
 8004444:	b29a      	uxth	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4914      	ldr	r1, [pc, #80]	@ (800449c <HAL_PCD_IRQHandler+0x280>)
 800444c:	400a      	ands	r2, r1
 800444e:	b291      	uxth	r1, r2
 8004450:	2244      	movs	r2, #68	@ 0x44
 8004452:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	0018      	movs	r0, r3
 8004458:	f008 fa0e 	bl	800c878 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800445c:	e011      	b.n	8004482 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800445e:	68fa      	ldr	r2, [r7, #12]
 8004460:	2380      	movs	r3, #128	@ 0x80
 8004462:	005b      	lsls	r3, r3, #1
 8004464:	4013      	ands	r3, r2
 8004466:	d00c      	beq.n	8004482 <HAL_PCD_IRQHandler+0x266>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2244      	movs	r2, #68	@ 0x44
 800446e:	5a9b      	ldrh	r3, [r3, r2]
 8004470:	b29a      	uxth	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	490a      	ldr	r1, [pc, #40]	@ (80044a0 <HAL_PCD_IRQHandler+0x284>)
 8004478:	400a      	ands	r2, r1
 800447a:	b291      	uxth	r1, r2
 800447c:	2244      	movs	r2, #68	@ 0x44
 800447e:	5299      	strh	r1, [r3, r2]

    return;
 8004480:	46c0      	nop			@ (mov r8, r8)
  }
}
 8004482:	46bd      	mov	sp, r7
 8004484:	b004      	add	sp, #16
 8004486:	bd80      	pop	{r7, pc}
 8004488:	fffffbff 	.word	0xfffffbff
 800448c:	ffffbfff 	.word	0xffffbfff
 8004490:	ffffdfff 	.word	0xffffdfff
 8004494:	ffffefff 	.word	0xffffefff
 8004498:	fffff7ff 	.word	0xfffff7ff
 800449c:	fffffdff 	.word	0xfffffdff
 80044a0:	fffffeff 	.word	0xfffffeff

080044a4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	000a      	movs	r2, r1
 80044ae:	1cfb      	adds	r3, r7, #3
 80044b0:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	23a4      	movs	r3, #164	@ 0xa4
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	5cd3      	ldrb	r3, [r2, r3]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <HAL_PCD_SetAddress+0x1e>
 80044be:	2302      	movs	r3, #2
 80044c0:	e016      	b.n	80044f0 <HAL_PCD_SetAddress+0x4c>
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	23a4      	movs	r3, #164	@ 0xa4
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	2101      	movs	r1, #1
 80044ca:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	1cfa      	adds	r2, r7, #3
 80044d0:	7812      	ldrb	r2, [r2, #0]
 80044d2:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	1cfb      	adds	r3, r7, #3
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	0019      	movs	r1, r3
 80044de:	0010      	movs	r0, r2
 80044e0:	f006 f950 	bl	800a784 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	23a4      	movs	r3, #164	@ 0xa4
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	2100      	movs	r1, #0
 80044ec:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	0018      	movs	r0, r3
 80044f2:	46bd      	mov	sp, r7
 80044f4:	b002      	add	sp, #8
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80044f8:	b590      	push	{r4, r7, lr}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	000c      	movs	r4, r1
 8004502:	0010      	movs	r0, r2
 8004504:	0019      	movs	r1, r3
 8004506:	1cfb      	adds	r3, r7, #3
 8004508:	1c22      	adds	r2, r4, #0
 800450a:	701a      	strb	r2, [r3, #0]
 800450c:	003b      	movs	r3, r7
 800450e:	1c02      	adds	r2, r0, #0
 8004510:	801a      	strh	r2, [r3, #0]
 8004512:	1cbb      	adds	r3, r7, #2
 8004514:	1c0a      	adds	r2, r1, #0
 8004516:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004518:	230b      	movs	r3, #11
 800451a:	18fb      	adds	r3, r7, r3
 800451c:	2200      	movs	r2, #0
 800451e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004520:	1cfb      	adds	r3, r7, #3
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	b25b      	sxtb	r3, r3
 8004526:	2b00      	cmp	r3, #0
 8004528:	da0f      	bge.n	800454a <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800452a:	1cfb      	adds	r3, r7, #3
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	2207      	movs	r2, #7
 8004530:	401a      	ands	r2, r3
 8004532:	0013      	movs	r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	189b      	adds	r3, r3, r2
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	3310      	adds	r3, #16
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	18d3      	adds	r3, r2, r3
 8004540:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2201      	movs	r2, #1
 8004546:	705a      	strb	r2, [r3, #1]
 8004548:	e00f      	b.n	800456a <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800454a:	1cfb      	adds	r3, r7, #3
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	2207      	movs	r2, #7
 8004550:	401a      	ands	r2, r3
 8004552:	0013      	movs	r3, r2
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	189b      	adds	r3, r3, r2
 8004558:	00db      	lsls	r3, r3, #3
 800455a:	3351      	adds	r3, #81	@ 0x51
 800455c:	33ff      	adds	r3, #255	@ 0xff
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	18d3      	adds	r3, r2, r3
 8004562:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800456a:	1cfb      	adds	r3, r7, #3
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	2207      	movs	r2, #7
 8004570:	4013      	ands	r3, r2
 8004572:	b2da      	uxtb	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004578:	003b      	movs	r3, r7
 800457a:	881a      	ldrh	r2, [r3, #0]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	1cba      	adds	r2, r7, #2
 8004584:	7812      	ldrb	r2, [r2, #0]
 8004586:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004588:	1cbb      	adds	r3, r7, #2
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	2b02      	cmp	r3, #2
 800458e:	d102      	bne.n	8004596 <HAL_PCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0U;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	23a4      	movs	r3, #164	@ 0xa4
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	5cd3      	ldrb	r3, [r2, r3]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d101      	bne.n	80045a6 <HAL_PCD_EP_Open+0xae>
 80045a2:	2302      	movs	r3, #2
 80045a4:	e013      	b.n	80045ce <HAL_PCD_EP_Open+0xd6>
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	23a4      	movs	r3, #164	@ 0xa4
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	2101      	movs	r1, #1
 80045ae:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	0011      	movs	r1, r2
 80045b8:	0018      	movs	r0, r3
 80045ba:	f004 f949 	bl	8008850 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	23a4      	movs	r3, #164	@ 0xa4
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	2100      	movs	r1, #0
 80045c6:	54d1      	strb	r1, [r2, r3]

  return ret;
 80045c8:	230b      	movs	r3, #11
 80045ca:	18fb      	adds	r3, r7, r3
 80045cc:	781b      	ldrb	r3, [r3, #0]
}
 80045ce:	0018      	movs	r0, r3
 80045d0:	46bd      	mov	sp, r7
 80045d2:	b005      	add	sp, #20
 80045d4:	bd90      	pop	{r4, r7, pc}

080045d6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045d6:	b580      	push	{r7, lr}
 80045d8:	b084      	sub	sp, #16
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
 80045de:	000a      	movs	r2, r1
 80045e0:	1cfb      	adds	r3, r7, #3
 80045e2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80045e4:	1cfb      	adds	r3, r7, #3
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	b25b      	sxtb	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	da0f      	bge.n	800460e <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045ee:	1cfb      	adds	r3, r7, #3
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	2207      	movs	r2, #7
 80045f4:	401a      	ands	r2, r3
 80045f6:	0013      	movs	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	189b      	adds	r3, r3, r2
 80045fc:	00db      	lsls	r3, r3, #3
 80045fe:	3310      	adds	r3, #16
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	18d3      	adds	r3, r2, r3
 8004604:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2201      	movs	r2, #1
 800460a:	705a      	strb	r2, [r3, #1]
 800460c:	e00f      	b.n	800462e <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800460e:	1cfb      	adds	r3, r7, #3
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	2207      	movs	r2, #7
 8004614:	401a      	ands	r2, r3
 8004616:	0013      	movs	r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	189b      	adds	r3, r3, r2
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	3351      	adds	r3, #81	@ 0x51
 8004620:	33ff      	adds	r3, #255	@ 0xff
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	18d3      	adds	r3, r2, r3
 8004626:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800462e:	1cfb      	adds	r3, r7, #3
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	2207      	movs	r2, #7
 8004634:	4013      	ands	r3, r2
 8004636:	b2da      	uxtb	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	23a4      	movs	r3, #164	@ 0xa4
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	5cd3      	ldrb	r3, [r2, r3]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d101      	bne.n	800464c <HAL_PCD_EP_Close+0x76>
 8004648:	2302      	movs	r3, #2
 800464a:	e011      	b.n	8004670 <HAL_PCD_EP_Close+0x9a>
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	23a4      	movs	r3, #164	@ 0xa4
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	2101      	movs	r1, #1
 8004654:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	0011      	movs	r1, r2
 800465e:	0018      	movs	r0, r3
 8004660:	f004 fc9e 	bl	8008fa0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	23a4      	movs	r3, #164	@ 0xa4
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	2100      	movs	r1, #0
 800466c:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 800466e:	2300      	movs	r3, #0
}
 8004670:	0018      	movs	r0, r3
 8004672:	46bd      	mov	sp, r7
 8004674:	b004      	add	sp, #16
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	607a      	str	r2, [r7, #4]
 8004682:	603b      	str	r3, [r7, #0]
 8004684:	200b      	movs	r0, #11
 8004686:	183b      	adds	r3, r7, r0
 8004688:	1c0a      	adds	r2, r1, #0
 800468a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800468c:	0001      	movs	r1, r0
 800468e:	187b      	adds	r3, r7, r1
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	2207      	movs	r2, #7
 8004694:	401a      	ands	r2, r3
 8004696:	0013      	movs	r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	189b      	adds	r3, r3, r2
 800469c:	00db      	lsls	r3, r3, #3
 800469e:	3351      	adds	r3, #81	@ 0x51
 80046a0:	33ff      	adds	r3, #255	@ 0xff
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	18d3      	adds	r3, r2, r3
 80046a6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	2200      	movs	r2, #0
 80046b8:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	2200      	movs	r2, #0
 80046be:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046c0:	187b      	adds	r3, r7, r1
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	2207      	movs	r2, #7
 80046c6:	4013      	ands	r3, r2
 80046c8:	b2da      	uxtb	r2, r3
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	697a      	ldr	r2, [r7, #20]
 80046d4:	0011      	movs	r1, r2
 80046d6:	0018      	movs	r0, r3
 80046d8:	f004 fe22 	bl	8009320 <USB_EPStartXfer>

  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	0018      	movs	r0, r3
 80046e0:	46bd      	mov	sp, r7
 80046e2:	b006      	add	sp, #24
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80046e6:	b580      	push	{r7, lr}
 80046e8:	b082      	sub	sp, #8
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
 80046ee:	000a      	movs	r2, r1
 80046f0:	1cfb      	adds	r3, r7, #3
 80046f2:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80046f4:	1cfb      	adds	r3, r7, #3
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	2207      	movs	r2, #7
 80046fa:	401a      	ands	r2, r3
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	23b6      	movs	r3, #182	@ 0xb6
 8004700:	0059      	lsls	r1, r3, #1
 8004702:	0013      	movs	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	189b      	adds	r3, r3, r2
 8004708:	00db      	lsls	r3, r3, #3
 800470a:	18c3      	adds	r3, r0, r3
 800470c:	185b      	adds	r3, r3, r1
 800470e:	681b      	ldr	r3, [r3, #0]
}
 8004710:	0018      	movs	r0, r3
 8004712:	46bd      	mov	sp, r7
 8004714:	b002      	add	sp, #8
 8004716:	bd80      	pop	{r7, pc}

08004718 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	607a      	str	r2, [r7, #4]
 8004722:	603b      	str	r3, [r7, #0]
 8004724:	200b      	movs	r0, #11
 8004726:	183b      	adds	r3, r7, r0
 8004728:	1c0a      	adds	r2, r1, #0
 800472a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800472c:	183b      	adds	r3, r7, r0
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	2207      	movs	r2, #7
 8004732:	401a      	ands	r2, r3
 8004734:	0013      	movs	r3, r2
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	189b      	adds	r3, r3, r2
 800473a:	00db      	lsls	r3, r3, #3
 800473c:	3310      	adds	r3, #16
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	18d3      	adds	r3, r2, r3
 8004742:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	683a      	ldr	r2, [r7, #0]
 800474e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	2224      	movs	r2, #36	@ 0x24
 8004754:	2101      	movs	r1, #1
 8004756:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	683a      	ldr	r2, [r7, #0]
 800475c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2200      	movs	r2, #0
 8004762:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	2201      	movs	r2, #1
 8004768:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800476a:	183b      	adds	r3, r7, r0
 800476c:	781b      	ldrb	r3, [r3, #0]
 800476e:	2207      	movs	r2, #7
 8004770:	4013      	ands	r3, r2
 8004772:	b2da      	uxtb	r2, r3
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	697a      	ldr	r2, [r7, #20]
 800477e:	0011      	movs	r1, r2
 8004780:	0018      	movs	r0, r3
 8004782:	f004 fdcd 	bl	8009320 <USB_EPStartXfer>

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	0018      	movs	r0, r3
 800478a:	46bd      	mov	sp, r7
 800478c:	b006      	add	sp, #24
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	000a      	movs	r2, r1
 800479a:	1cfb      	adds	r3, r7, #3
 800479c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800479e:	1cfb      	adds	r3, r7, #3
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	2207      	movs	r2, #7
 80047a4:	4013      	ands	r3, r2
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	7912      	ldrb	r2, [r2, #4]
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d901      	bls.n	80047b2 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e046      	b.n	8004840 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80047b2:	1cfb      	adds	r3, r7, #3
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	b25b      	sxtb	r3, r3
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	da0f      	bge.n	80047dc <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047bc:	1cfb      	adds	r3, r7, #3
 80047be:	781b      	ldrb	r3, [r3, #0]
 80047c0:	2207      	movs	r2, #7
 80047c2:	401a      	ands	r2, r3
 80047c4:	0013      	movs	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	189b      	adds	r3, r3, r2
 80047ca:	00db      	lsls	r3, r3, #3
 80047cc:	3310      	adds	r3, #16
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	18d3      	adds	r3, r2, r3
 80047d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2201      	movs	r2, #1
 80047d8:	705a      	strb	r2, [r3, #1]
 80047da:	e00d      	b.n	80047f8 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80047dc:	1cfb      	adds	r3, r7, #3
 80047de:	781a      	ldrb	r2, [r3, #0]
 80047e0:	0013      	movs	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	189b      	adds	r3, r3, r2
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	3351      	adds	r3, #81	@ 0x51
 80047ea:	33ff      	adds	r3, #255	@ 0xff
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	18d3      	adds	r3, r2, r3
 80047f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2201      	movs	r2, #1
 80047fc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047fe:	1cfb      	adds	r3, r7, #3
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	2207      	movs	r2, #7
 8004804:	4013      	ands	r3, r2
 8004806:	b2da      	uxtb	r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	23a4      	movs	r3, #164	@ 0xa4
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	5cd3      	ldrb	r3, [r2, r3]
 8004814:	2b01      	cmp	r3, #1
 8004816:	d101      	bne.n	800481c <HAL_PCD_EP_SetStall+0x8c>
 8004818:	2302      	movs	r3, #2
 800481a:	e011      	b.n	8004840 <HAL_PCD_EP_SetStall+0xb0>
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	23a4      	movs	r3, #164	@ 0xa4
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	2101      	movs	r1, #1
 8004824:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	0011      	movs	r1, r2
 800482e:	0018      	movs	r0, r3
 8004830:	f005 fea6 	bl	800a580 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	23a4      	movs	r3, #164	@ 0xa4
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	2100      	movs	r1, #0
 800483c:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	0018      	movs	r0, r3
 8004842:	46bd      	mov	sp, r7
 8004844:	b004      	add	sp, #16
 8004846:	bd80      	pop	{r7, pc}

08004848 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	000a      	movs	r2, r1
 8004852:	1cfb      	adds	r3, r7, #3
 8004854:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004856:	1cfb      	adds	r3, r7, #3
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	220f      	movs	r2, #15
 800485c:	4013      	ands	r3, r2
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	7912      	ldrb	r2, [r2, #4]
 8004862:	4293      	cmp	r3, r2
 8004864:	d901      	bls.n	800486a <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e048      	b.n	80048fc <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800486a:	1cfb      	adds	r3, r7, #3
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	b25b      	sxtb	r3, r3
 8004870:	2b00      	cmp	r3, #0
 8004872:	da0f      	bge.n	8004894 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004874:	1cfb      	adds	r3, r7, #3
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	2207      	movs	r2, #7
 800487a:	401a      	ands	r2, r3
 800487c:	0013      	movs	r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	189b      	adds	r3, r3, r2
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	3310      	adds	r3, #16
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	18d3      	adds	r3, r2, r3
 800488a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2201      	movs	r2, #1
 8004890:	705a      	strb	r2, [r3, #1]
 8004892:	e00f      	b.n	80048b4 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004894:	1cfb      	adds	r3, r7, #3
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	2207      	movs	r2, #7
 800489a:	401a      	ands	r2, r3
 800489c:	0013      	movs	r3, r2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	189b      	adds	r3, r3, r2
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	3351      	adds	r3, #81	@ 0x51
 80048a6:	33ff      	adds	r3, #255	@ 0xff
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	18d3      	adds	r3, r2, r3
 80048ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2200      	movs	r2, #0
 80048b8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048ba:	1cfb      	adds	r3, r7, #3
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	2207      	movs	r2, #7
 80048c0:	4013      	ands	r3, r2
 80048c2:	b2da      	uxtb	r2, r3
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	23a4      	movs	r3, #164	@ 0xa4
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	5cd3      	ldrb	r3, [r2, r3]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d101      	bne.n	80048d8 <HAL_PCD_EP_ClrStall+0x90>
 80048d4:	2302      	movs	r3, #2
 80048d6:	e011      	b.n	80048fc <HAL_PCD_EP_ClrStall+0xb4>
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	23a4      	movs	r3, #164	@ 0xa4
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	2101      	movs	r1, #1
 80048e0:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	0011      	movs	r1, r2
 80048ea:	0018      	movs	r0, r3
 80048ec:	f005 fe98 	bl	800a620 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	23a4      	movs	r3, #164	@ 0xa4
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	2100      	movs	r1, #0
 80048f8:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	0018      	movs	r0, r3
 80048fe:	46bd      	mov	sp, r7
 8004900:	b004      	add	sp, #16
 8004902:	bd80      	pop	{r7, pc}

08004904 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004904:	b5b0      	push	{r4, r5, r7, lr}
 8004906:	b096      	sub	sp, #88	@ 0x58
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800490c:	f000 fbea 	bl	80050e4 <PCD_EP_ISR_Handler+0x7e0>
  {
    wIstr = hpcd->Instance->ISTR;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	2048      	movs	r0, #72	@ 0x48
 8004916:	183b      	adds	r3, r7, r0
 8004918:	2144      	movs	r1, #68	@ 0x44
 800491a:	5a52      	ldrh	r2, [r2, r1]
 800491c:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800491e:	183b      	adds	r3, r7, r0
 8004920:	881b      	ldrh	r3, [r3, #0]
 8004922:	b2da      	uxtb	r2, r3
 8004924:	244f      	movs	r4, #79	@ 0x4f
 8004926:	193b      	adds	r3, r7, r4
 8004928:	210f      	movs	r1, #15
 800492a:	400a      	ands	r2, r1
 800492c:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 800492e:	193b      	adds	r3, r7, r4
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d000      	beq.n	8004938 <PCD_EP_ISR_Handler+0x34>
 8004936:	e18d      	b.n	8004c54 <PCD_EP_ISR_Handler+0x350>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004938:	183b      	adds	r3, r7, r0
 800493a:	881b      	ldrh	r3, [r3, #0]
 800493c:	2210      	movs	r2, #16
 800493e:	4013      	ands	r3, r2
 8004940:	d152      	bne.n	80049e8 <PCD_EP_ISR_Handler+0xe4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	881b      	ldrh	r3, [r3, #0]
 8004948:	b29a      	uxth	r2, r3
 800494a:	200e      	movs	r0, #14
 800494c:	183b      	adds	r3, r7, r0
 800494e:	49ba      	ldr	r1, [pc, #744]	@ (8004c38 <PCD_EP_ISR_Handler+0x334>)
 8004950:	400a      	ands	r2, r1
 8004952:	801a      	strh	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	183a      	adds	r2, r7, r0
 800495a:	8812      	ldrh	r2, [r2, #0]
 800495c:	49b7      	ldr	r1, [pc, #732]	@ (8004c3c <PCD_EP_ISR_Handler+0x338>)
 800495e:	430a      	orrs	r2, r1
 8004960:	b292      	uxth	r2, r2
 8004962:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	3310      	adds	r3, #16
 8004968:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2250      	movs	r2, #80	@ 0x50
 8004970:	5a9b      	ldrh	r3, [r3, r2]
 8004972:	b29b      	uxth	r3, r3
 8004974:	001a      	movs	r2, r3
 8004976:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	18d2      	adds	r2, r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	18d3      	adds	r3, r2, r3
 8004984:	4aae      	ldr	r2, [pc, #696]	@ (8004c40 <PCD_EP_ISR_Handler+0x33c>)
 8004986:	4694      	mov	ip, r2
 8004988:	4463      	add	r3, ip
 800498a:	881b      	ldrh	r3, [r3, #0]
 800498c:	059b      	lsls	r3, r3, #22
 800498e:	0d9a      	lsrs	r2, r3, #22
 8004990:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004992:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004994:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004996:	695a      	ldr	r2, [r3, #20]
 8004998:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800499a:	69db      	ldr	r3, [r3, #28]
 800499c:	18d2      	adds	r2, r2, r3
 800499e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049a0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2100      	movs	r1, #0
 80049a6:	0018      	movs	r0, r3
 80049a8:	f007 ff48 	bl	800c83c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	7b1b      	ldrb	r3, [r3, #12]
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <PCD_EP_ISR_Handler+0xb6>
 80049b6:	f000 fb95 	bl	80050e4 <PCD_EP_ISR_Handler+0x7e0>
 80049ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049bc:	699b      	ldr	r3, [r3, #24]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <PCD_EP_ISR_Handler+0xc2>
 80049c2:	f000 fb8f 	bl	80050e4 <PCD_EP_ISR_Handler+0x7e0>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	7b1b      	ldrb	r3, [r3, #12]
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	2280      	movs	r2, #128	@ 0x80
 80049ce:	4252      	negs	r2, r2
 80049d0:	4313      	orrs	r3, r2
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	0011      	movs	r1, r2
 80049da:	224c      	movs	r2, #76	@ 0x4c
 80049dc:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	731a      	strb	r2, [r3, #12]
 80049e4:	f000 fb7e 	bl	80050e4 <PCD_EP_ISR_Handler+0x7e0>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	3351      	adds	r3, #81	@ 0x51
 80049ec:	33ff      	adds	r3, #255	@ 0xff
 80049ee:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	214c      	movs	r1, #76	@ 0x4c
 80049f6:	187b      	adds	r3, r7, r1
 80049f8:	8812      	ldrh	r2, [r2, #0]
 80049fa:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80049fc:	187b      	adds	r3, r7, r1
 80049fe:	881a      	ldrh	r2, [r3, #0]
 8004a00:	2380      	movs	r3, #128	@ 0x80
 8004a02:	011b      	lsls	r3, r3, #4
 8004a04:	4013      	ands	r3, r2
 8004a06:	d037      	beq.n	8004a78 <PCD_EP_ISR_Handler+0x174>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2250      	movs	r2, #80	@ 0x50
 8004a0e:	5a9b      	ldrh	r3, [r3, r2]
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	001a      	movs	r2, r3
 8004a14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a16:	781b      	ldrb	r3, [r3, #0]
 8004a18:	00db      	lsls	r3, r3, #3
 8004a1a:	18d2      	adds	r2, r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	18d3      	adds	r3, r2, r3
 8004a22:	4a88      	ldr	r2, [pc, #544]	@ (8004c44 <PCD_EP_ISR_Handler+0x340>)
 8004a24:	4694      	mov	ip, r2
 8004a26:	4463      	add	r3, ip
 8004a28:	881b      	ldrh	r3, [r3, #0]
 8004a2a:	059b      	lsls	r3, r3, #22
 8004a2c:	0d9a      	lsrs	r2, r3, #22
 8004a2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a30:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6818      	ldr	r0, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	22a6      	movs	r2, #166	@ 0xa6
 8004a3a:	0092      	lsls	r2, r2, #2
 8004a3c:	1899      	adds	r1, r3, r2
 8004a3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a40:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004a42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a44:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	f005 ff1d 	bl	800a886 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	881b      	ldrh	r3, [r3, #0]
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	2010      	movs	r0, #16
 8004a56:	183b      	adds	r3, r7, r0
 8004a58:	497b      	ldr	r1, [pc, #492]	@ (8004c48 <PCD_EP_ISR_Handler+0x344>)
 8004a5a:	400a      	ands	r2, r1
 8004a5c:	801a      	strh	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	183a      	adds	r2, r7, r0
 8004a64:	8812      	ldrh	r2, [r2, #0]
 8004a66:	2180      	movs	r1, #128	@ 0x80
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	b292      	uxth	r2, r2
 8004a6c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	0018      	movs	r0, r3
 8004a72:	f007 fead 	bl	800c7d0 <HAL_PCD_SetupStageCallback>
 8004a76:	e335      	b.n	80050e4 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004a78:	234c      	movs	r3, #76	@ 0x4c
 8004a7a:	18fb      	adds	r3, r7, r3
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	5e9b      	ldrsh	r3, [r3, r2]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	db00      	blt.n	8004a86 <PCD_EP_ISR_Handler+0x182>
 8004a84:	e32e      	b.n	80050e4 <PCD_EP_ISR_Handler+0x7e0>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	881b      	ldrh	r3, [r3, #0]
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	201e      	movs	r0, #30
 8004a90:	183b      	adds	r3, r7, r0
 8004a92:	496d      	ldr	r1, [pc, #436]	@ (8004c48 <PCD_EP_ISR_Handler+0x344>)
 8004a94:	400a      	ands	r2, r1
 8004a96:	801a      	strh	r2, [r3, #0]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	183a      	adds	r2, r7, r0
 8004a9e:	8812      	ldrh	r2, [r2, #0]
 8004aa0:	2180      	movs	r1, #128	@ 0x80
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	b292      	uxth	r2, r2
 8004aa6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2250      	movs	r2, #80	@ 0x50
 8004aae:	5a9b      	ldrh	r3, [r3, r2]
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	001a      	movs	r2, r3
 8004ab4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	00db      	lsls	r3, r3, #3
 8004aba:	18d2      	adds	r2, r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	18d3      	adds	r3, r2, r3
 8004ac2:	4a60      	ldr	r2, [pc, #384]	@ (8004c44 <PCD_EP_ISR_Handler+0x340>)
 8004ac4:	4694      	mov	ip, r2
 8004ac6:	4463      	add	r3, ip
 8004ac8:	881b      	ldrh	r3, [r3, #0]
 8004aca:	059b      	lsls	r3, r3, #22
 8004acc:	0d9a      	lsrs	r2, r3, #22
 8004ace:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ad0:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004ad2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ad4:	69db      	ldr	r3, [r3, #28]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d01a      	beq.n	8004b10 <PCD_EP_ISR_Handler+0x20c>
 8004ada:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d016      	beq.n	8004b10 <PCD_EP_ISR_Handler+0x20c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6818      	ldr	r0, [r3, #0]
 8004ae6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ae8:	6959      	ldr	r1, [r3, #20]
 8004aea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004aec:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004aee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004af0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	f005 fec7 	bl	800a886 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004af8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004afa:	695a      	ldr	r2, [r3, #20]
 8004afc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004afe:	69db      	ldr	r3, [r3, #28]
 8004b00:	18d2      	adds	r2, r2, r3
 8004b02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b04:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2100      	movs	r1, #0
 8004b0a:	0018      	movs	r0, r3
 8004b0c:	f007 fe75 	bl	800c7fa <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	214c      	movs	r1, #76	@ 0x4c
 8004b16:	187b      	adds	r3, r7, r1
 8004b18:	8812      	ldrh	r2, [r2, #0]
 8004b1a:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8004b1c:	187b      	adds	r3, r7, r1
 8004b1e:	881a      	ldrh	r2, [r3, #0]
 8004b20:	2380      	movs	r3, #128	@ 0x80
 8004b22:	011b      	lsls	r3, r3, #4
 8004b24:	4013      	ands	r3, r2
 8004b26:	d000      	beq.n	8004b2a <PCD_EP_ISR_Handler+0x226>
 8004b28:	e2dc      	b.n	80050e4 <PCD_EP_ISR_Handler+0x7e0>
 8004b2a:	187b      	adds	r3, r7, r1
 8004b2c:	881a      	ldrh	r2, [r3, #0]
 8004b2e:	23c0      	movs	r3, #192	@ 0xc0
 8004b30:	019b      	lsls	r3, r3, #6
 8004b32:	401a      	ands	r2, r3
 8004b34:	23c0      	movs	r3, #192	@ 0xc0
 8004b36:	019b      	lsls	r3, r3, #6
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d100      	bne.n	8004b3e <PCD_EP_ISR_Handler+0x23a>
 8004b3c:	e2d2      	b.n	80050e4 <PCD_EP_ISR_Handler+0x7e0>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	61bb      	str	r3, [r7, #24]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2250      	movs	r2, #80	@ 0x50
 8004b4a:	5a9b      	ldrh	r3, [r3, r2]
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	001a      	movs	r2, r3
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	189b      	adds	r3, r3, r2
 8004b54:	61bb      	str	r3, [r7, #24]
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	4a3a      	ldr	r2, [pc, #232]	@ (8004c44 <PCD_EP_ISR_Handler+0x340>)
 8004b5a:	4694      	mov	ip, r2
 8004b5c:	4463      	add	r3, ip
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	881b      	ldrh	r3, [r3, #0]
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	059b      	lsls	r3, r3, #22
 8004b68:	0d9b      	lsrs	r3, r3, #22
 8004b6a:	b29a      	uxth	r2, r3
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	801a      	strh	r2, [r3, #0]
 8004b70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d108      	bne.n	8004b8a <PCD_EP_ISR_Handler+0x286>
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	881b      	ldrh	r3, [r3, #0]
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	4a2f      	ldr	r2, [pc, #188]	@ (8004c3c <PCD_EP_ISR_Handler+0x338>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	801a      	strh	r2, [r3, #0]
 8004b88:	e035      	b.n	8004bf6 <PCD_EP_ISR_Handler+0x2f2>
 8004b8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004b90:	d817      	bhi.n	8004bc2 <PCD_EP_ISR_Handler+0x2be>
 8004b92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	085b      	lsrs	r3, r3, #1
 8004b98:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	d002      	beq.n	8004baa <PCD_EP_ISR_Handler+0x2a6>
 8004ba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	881b      	ldrh	r3, [r3, #0]
 8004bae:	b29a      	uxth	r2, r3
 8004bb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	029b      	lsls	r3, r3, #10
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	b29a      	uxth	r2, r3
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	801a      	strh	r2, [r3, #0]
 8004bc0:	e019      	b.n	8004bf6 <PCD_EP_ISR_Handler+0x2f2>
 8004bc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	095b      	lsrs	r3, r3, #5
 8004bc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	221f      	movs	r2, #31
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	d102      	bne.n	8004bda <PCD_EP_ISR_Handler+0x2d6>
 8004bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	881b      	ldrh	r3, [r3, #0]
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	029b      	lsls	r3, r3, #10
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	4313      	orrs	r3, r2
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	4a13      	ldr	r2, [pc, #76]	@ (8004c3c <PCD_EP_ISR_Handler+0x338>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	881b      	ldrh	r3, [r3, #0]
 8004bfc:	b29a      	uxth	r2, r3
 8004bfe:	2012      	movs	r0, #18
 8004c00:	183b      	adds	r3, r7, r0
 8004c02:	4912      	ldr	r1, [pc, #72]	@ (8004c4c <PCD_EP_ISR_Handler+0x348>)
 8004c04:	400a      	ands	r2, r1
 8004c06:	801a      	strh	r2, [r3, #0]
 8004c08:	183b      	adds	r3, r7, r0
 8004c0a:	183a      	adds	r2, r7, r0
 8004c0c:	8812      	ldrh	r2, [r2, #0]
 8004c0e:	2180      	movs	r1, #128	@ 0x80
 8004c10:	0149      	lsls	r1, r1, #5
 8004c12:	404a      	eors	r2, r1
 8004c14:	801a      	strh	r2, [r3, #0]
 8004c16:	183b      	adds	r3, r7, r0
 8004c18:	183a      	adds	r2, r7, r0
 8004c1a:	8812      	ldrh	r2, [r2, #0]
 8004c1c:	2180      	movs	r1, #128	@ 0x80
 8004c1e:	0189      	lsls	r1, r1, #6
 8004c20:	404a      	eors	r2, r1
 8004c22:	801a      	strh	r2, [r3, #0]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	183a      	adds	r2, r7, r0
 8004c2a:	8812      	ldrh	r2, [r2, #0]
 8004c2c:	4908      	ldr	r1, [pc, #32]	@ (8004c50 <PCD_EP_ISR_Handler+0x34c>)
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	b292      	uxth	r2, r2
 8004c32:	801a      	strh	r2, [r3, #0]
 8004c34:	e256      	b.n	80050e4 <PCD_EP_ISR_Handler+0x7e0>
 8004c36:	46c0      	nop			@ (mov r8, r8)
 8004c38:	ffff8f0f 	.word	0xffff8f0f
 8004c3c:	ffff8000 	.word	0xffff8000
 8004c40:	00000402 	.word	0x00000402
 8004c44:	00000406 	.word	0x00000406
 8004c48:	00000f8f 	.word	0x00000f8f
 8004c4c:	ffffbf8f 	.word	0xffffbf8f
 8004c50:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	001a      	movs	r2, r3
 8004c5a:	204f      	movs	r0, #79	@ 0x4f
 8004c5c:	183b      	adds	r3, r7, r0
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	18d2      	adds	r2, r2, r3
 8004c64:	214c      	movs	r1, #76	@ 0x4c
 8004c66:	187b      	adds	r3, r7, r1
 8004c68:	8812      	ldrh	r2, [r2, #0]
 8004c6a:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004c6c:	187b      	adds	r3, r7, r1
 8004c6e:	2200      	movs	r2, #0
 8004c70:	5e9b      	ldrsh	r3, [r3, r2]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	db00      	blt.n	8004c78 <PCD_EP_ISR_Handler+0x374>
 8004c76:	e0fa      	b.n	8004e6e <PCD_EP_ISR_Handler+0x56a>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	001a      	movs	r2, r3
 8004c7e:	183b      	adds	r3, r7, r0
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	18d3      	adds	r3, r2, r3
 8004c86:	881b      	ldrh	r3, [r3, #0]
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	244a      	movs	r4, #74	@ 0x4a
 8004c8c:	193b      	adds	r3, r7, r4
 8004c8e:	49d1      	ldr	r1, [pc, #836]	@ (8004fd4 <PCD_EP_ISR_Handler+0x6d0>)
 8004c90:	400a      	ands	r2, r1
 8004c92:	801a      	strh	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	001a      	movs	r2, r3
 8004c9a:	183b      	adds	r3, r7, r0
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	18d3      	adds	r3, r2, r3
 8004ca2:	193a      	adds	r2, r7, r4
 8004ca4:	8812      	ldrh	r2, [r2, #0]
 8004ca6:	2180      	movs	r1, #128	@ 0x80
 8004ca8:	430a      	orrs	r2, r1
 8004caa:	b292      	uxth	r2, r2
 8004cac:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004cae:	183b      	adds	r3, r7, r0
 8004cb0:	781a      	ldrb	r2, [r3, #0]
 8004cb2:	0013      	movs	r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	189b      	adds	r3, r3, r2
 8004cb8:	00db      	lsls	r3, r3, #3
 8004cba:	3351      	adds	r3, #81	@ 0x51
 8004cbc:	33ff      	adds	r3, #255	@ 0xff
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	18d3      	adds	r3, r2, r3
 8004cc2:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004cc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cc6:	7b1b      	ldrb	r3, [r3, #12]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d125      	bne.n	8004d18 <PCD_EP_ISR_Handler+0x414>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2250      	movs	r2, #80	@ 0x50
 8004cd2:	5a9b      	ldrh	r3, [r3, r2]
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	001a      	movs	r2, r3
 8004cd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	00db      	lsls	r3, r3, #3
 8004cde:	18d2      	adds	r2, r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	18d3      	adds	r3, r2, r3
 8004ce6:	4abc      	ldr	r2, [pc, #752]	@ (8004fd8 <PCD_EP_ISR_Handler+0x6d4>)
 8004ce8:	4694      	mov	ip, r2
 8004cea:	4463      	add	r3, ip
 8004cec:	881a      	ldrh	r2, [r3, #0]
 8004cee:	2450      	movs	r4, #80	@ 0x50
 8004cf0:	193b      	adds	r3, r7, r4
 8004cf2:	0592      	lsls	r2, r2, #22
 8004cf4:	0d92      	lsrs	r2, r2, #22
 8004cf6:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 8004cf8:	193b      	adds	r3, r7, r4
 8004cfa:	881b      	ldrh	r3, [r3, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d100      	bne.n	8004d02 <PCD_EP_ISR_Handler+0x3fe>
 8004d00:	e08d      	b.n	8004e1e <PCD_EP_ISR_Handler+0x51a>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6818      	ldr	r0, [r3, #0]
 8004d06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d08:	6959      	ldr	r1, [r3, #20]
 8004d0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d0c:	88da      	ldrh	r2, [r3, #6]
 8004d0e:	193b      	adds	r3, r7, r4
 8004d10:	881b      	ldrh	r3, [r3, #0]
 8004d12:	f005 fdb8 	bl	800a886 <USB_ReadPMA>
 8004d16:	e082      	b.n	8004e1e <PCD_EP_ISR_Handler+0x51a>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8004d18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d1a:	78db      	ldrb	r3, [r3, #3]
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d10c      	bne.n	8004d3a <PCD_EP_ISR_Handler+0x436>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004d20:	2350      	movs	r3, #80	@ 0x50
 8004d22:	18fc      	adds	r4, r7, r3
 8004d24:	234c      	movs	r3, #76	@ 0x4c
 8004d26:	18fb      	adds	r3, r7, r3
 8004d28:	881a      	ldrh	r2, [r3, #0]
 8004d2a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	0018      	movs	r0, r3
 8004d30:	f000 f9ec 	bl	800510c <HAL_PCD_EP_DB_Receive>
 8004d34:	0003      	movs	r3, r0
 8004d36:	8023      	strh	r3, [r4, #0]
 8004d38:	e071      	b.n	8004e1e <PCD_EP_ISR_Handler+0x51a>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	001a      	movs	r2, r3
 8004d40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	18d3      	adds	r3, r2, r3
 8004d48:	881b      	ldrh	r3, [r3, #0]
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	2052      	movs	r0, #82	@ 0x52
 8004d4e:	183b      	adds	r3, r7, r0
 8004d50:	49a2      	ldr	r1, [pc, #648]	@ (8004fdc <PCD_EP_ISR_Handler+0x6d8>)
 8004d52:	400a      	ands	r2, r1
 8004d54:	801a      	strh	r2, [r3, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	001a      	movs	r2, r3
 8004d5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	18d3      	adds	r3, r2, r3
 8004d64:	183a      	adds	r2, r7, r0
 8004d66:	8812      	ldrh	r2, [r2, #0]
 8004d68:	499d      	ldr	r1, [pc, #628]	@ (8004fe0 <PCD_EP_ISR_Handler+0x6dc>)
 8004d6a:	430a      	orrs	r2, r1
 8004d6c:	b292      	uxth	r2, r2
 8004d6e:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	001a      	movs	r2, r3
 8004d76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d78:	781b      	ldrb	r3, [r3, #0]
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	18d3      	adds	r3, r2, r3
 8004d7e:	881b      	ldrh	r3, [r3, #0]
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	001a      	movs	r2, r3
 8004d84:	2380      	movs	r3, #128	@ 0x80
 8004d86:	01db      	lsls	r3, r3, #7
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d024      	beq.n	8004dd6 <PCD_EP_ISR_Handler+0x4d2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2250      	movs	r2, #80	@ 0x50
 8004d92:	5a9b      	ldrh	r3, [r3, r2]
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	001a      	movs	r2, r3
 8004d98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d9a:	781b      	ldrb	r3, [r3, #0]
 8004d9c:	00db      	lsls	r3, r3, #3
 8004d9e:	18d2      	adds	r2, r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	18d3      	adds	r3, r2, r3
 8004da6:	4a8f      	ldr	r2, [pc, #572]	@ (8004fe4 <PCD_EP_ISR_Handler+0x6e0>)
 8004da8:	4694      	mov	ip, r2
 8004daa:	4463      	add	r3, ip
 8004dac:	881a      	ldrh	r2, [r3, #0]
 8004dae:	2450      	movs	r4, #80	@ 0x50
 8004db0:	193b      	adds	r3, r7, r4
 8004db2:	0592      	lsls	r2, r2, #22
 8004db4:	0d92      	lsrs	r2, r2, #22
 8004db6:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8004db8:	193b      	adds	r3, r7, r4
 8004dba:	881b      	ldrh	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d02e      	beq.n	8004e1e <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6818      	ldr	r0, [r3, #0]
 8004dc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dc6:	6959      	ldr	r1, [r3, #20]
 8004dc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dca:	891a      	ldrh	r2, [r3, #8]
 8004dcc:	193b      	adds	r3, r7, r4
 8004dce:	881b      	ldrh	r3, [r3, #0]
 8004dd0:	f005 fd59 	bl	800a886 <USB_ReadPMA>
 8004dd4:	e023      	b.n	8004e1e <PCD_EP_ISR_Handler+0x51a>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2250      	movs	r2, #80	@ 0x50
 8004ddc:	5a9b      	ldrh	r3, [r3, r2]
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	001a      	movs	r2, r3
 8004de2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	00db      	lsls	r3, r3, #3
 8004de8:	18d2      	adds	r2, r2, r3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	18d3      	adds	r3, r2, r3
 8004df0:	4a79      	ldr	r2, [pc, #484]	@ (8004fd8 <PCD_EP_ISR_Handler+0x6d4>)
 8004df2:	4694      	mov	ip, r2
 8004df4:	4463      	add	r3, ip
 8004df6:	881a      	ldrh	r2, [r3, #0]
 8004df8:	2450      	movs	r4, #80	@ 0x50
 8004dfa:	193b      	adds	r3, r7, r4
 8004dfc:	0592      	lsls	r2, r2, #22
 8004dfe:	0d92      	lsrs	r2, r2, #22
 8004e00:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8004e02:	193b      	adds	r3, r7, r4
 8004e04:	881b      	ldrh	r3, [r3, #0]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d009      	beq.n	8004e1e <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6818      	ldr	r0, [r3, #0]
 8004e0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e10:	6959      	ldr	r1, [r3, #20]
 8004e12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e14:	895a      	ldrh	r2, [r3, #10]
 8004e16:	193b      	adds	r3, r7, r4
 8004e18:	881b      	ldrh	r3, [r3, #0]
 8004e1a:	f005 fd34 	bl	800a886 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004e1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e20:	69da      	ldr	r2, [r3, #28]
 8004e22:	2150      	movs	r1, #80	@ 0x50
 8004e24:	187b      	adds	r3, r7, r1
 8004e26:	881b      	ldrh	r3, [r3, #0]
 8004e28:	18d2      	adds	r2, r2, r3
 8004e2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e2c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004e2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e30:	695a      	ldr	r2, [r3, #20]
 8004e32:	187b      	adds	r3, r7, r1
 8004e34:	881b      	ldrh	r3, [r3, #0]
 8004e36:	18d2      	adds	r2, r2, r3
 8004e38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e3a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004e3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e3e:	699b      	ldr	r3, [r3, #24]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d005      	beq.n	8004e50 <PCD_EP_ISR_Handler+0x54c>
 8004e44:	187b      	adds	r3, r7, r1
 8004e46:	881a      	ldrh	r2, [r3, #0]
 8004e48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d207      	bcs.n	8004e60 <PCD_EP_ISR_Handler+0x55c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004e50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e52:	781a      	ldrb	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	0011      	movs	r1, r2
 8004e58:	0018      	movs	r0, r3
 8004e5a:	f007 fcce 	bl	800c7fa <HAL_PCD_DataOutStageCallback>
 8004e5e:	e006      	b.n	8004e6e <PCD_EP_ISR_Handler+0x56a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004e66:	0011      	movs	r1, r2
 8004e68:	0018      	movs	r0, r3
 8004e6a:	f004 fa59 	bl	8009320 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004e6e:	244c      	movs	r4, #76	@ 0x4c
 8004e70:	193b      	adds	r3, r7, r4
 8004e72:	881b      	ldrh	r3, [r3, #0]
 8004e74:	2280      	movs	r2, #128	@ 0x80
 8004e76:	4013      	ands	r3, r2
 8004e78:	d100      	bne.n	8004e7c <PCD_EP_ISR_Handler+0x578>
 8004e7a:	e133      	b.n	80050e4 <PCD_EP_ISR_Handler+0x7e0>
      {
        ep = &hpcd->IN_ep[epindex];
 8004e7c:	204f      	movs	r0, #79	@ 0x4f
 8004e7e:	183b      	adds	r3, r7, r0
 8004e80:	781a      	ldrb	r2, [r3, #0]
 8004e82:	0013      	movs	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	189b      	adds	r3, r3, r2
 8004e88:	00db      	lsls	r3, r3, #3
 8004e8a:	3310      	adds	r3, #16
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	18d3      	adds	r3, r2, r3
 8004e90:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	001a      	movs	r2, r3
 8004e98:	183b      	adds	r3, r7, r0
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	18d3      	adds	r3, r2, r3
 8004ea0:	881b      	ldrh	r3, [r3, #0]
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	2542      	movs	r5, #66	@ 0x42
 8004ea6:	197b      	adds	r3, r7, r5
 8004ea8:	494f      	ldr	r1, [pc, #316]	@ (8004fe8 <PCD_EP_ISR_Handler+0x6e4>)
 8004eaa:	400a      	ands	r2, r1
 8004eac:	801a      	strh	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	001a      	movs	r2, r3
 8004eb4:	183b      	adds	r3, r7, r0
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	18d3      	adds	r3, r2, r3
 8004ebc:	197a      	adds	r2, r7, r5
 8004ebe:	8812      	ldrh	r2, [r2, #0]
 8004ec0:	494a      	ldr	r1, [pc, #296]	@ (8004fec <PCD_EP_ISR_Handler+0x6e8>)
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	b292      	uxth	r2, r2
 8004ec6:	801a      	strh	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8004ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004eca:	78db      	ldrb	r3, [r3, #3]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d000      	beq.n	8004ed2 <PCD_EP_ISR_Handler+0x5ce>
 8004ed0:	e0af      	b.n	8005032 <PCD_EP_ISR_Handler+0x72e>
        {
          ep->xfer_len = 0U;
 8004ed2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8004ed8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004eda:	7b1b      	ldrb	r3, [r3, #12]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d100      	bne.n	8004ee2 <PCD_EP_ISR_Handler+0x5de>
 8004ee0:	e09f      	b.n	8005022 <PCD_EP_ISR_Handler+0x71e>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004ee2:	193b      	adds	r3, r7, r4
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	2240      	movs	r2, #64	@ 0x40
 8004ee8:	4013      	ands	r3, r2
 8004eea:	d046      	beq.n	8004f7a <PCD_EP_ISR_Handler+0x676>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004eec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004eee:	785b      	ldrb	r3, [r3, #1]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d125      	bne.n	8004f40 <PCD_EP_ISR_Handler+0x63c>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2250      	movs	r2, #80	@ 0x50
 8004f00:	5a9b      	ldrh	r3, [r3, r2]
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	001a      	movs	r2, r3
 8004f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f08:	189b      	adds	r3, r3, r2
 8004f0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	00da      	lsls	r2, r3, #3
 8004f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f14:	18d3      	adds	r3, r2, r3
 8004f16:	4a33      	ldr	r2, [pc, #204]	@ (8004fe4 <PCD_EP_ISR_Handler+0x6e0>)
 8004f18:	4694      	mov	ip, r2
 8004f1a:	4463      	add	r3, ip
 8004f1c:	623b      	str	r3, [r7, #32]
 8004f1e:	6a3b      	ldr	r3, [r7, #32]
 8004f20:	881b      	ldrh	r3, [r3, #0]
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	059b      	lsls	r3, r3, #22
 8004f26:	0d9b      	lsrs	r3, r3, #22
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	6a3b      	ldr	r3, [r7, #32]
 8004f2c:	801a      	strh	r2, [r3, #0]
 8004f2e:	6a3b      	ldr	r3, [r7, #32]
 8004f30:	881b      	ldrh	r3, [r3, #0]
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	4a2d      	ldr	r2, [pc, #180]	@ (8004fec <PCD_EP_ISR_Handler+0x6e8>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	b29a      	uxth	r2, r3
 8004f3a:	6a3b      	ldr	r3, [r7, #32]
 8004f3c:	801a      	strh	r2, [r3, #0]
 8004f3e:	e070      	b.n	8005022 <PCD_EP_ISR_Handler+0x71e>
 8004f40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f42:	785b      	ldrb	r3, [r3, #1]
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d16c      	bne.n	8005022 <PCD_EP_ISR_Handler+0x71e>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2250      	movs	r2, #80	@ 0x50
 8004f54:	5a9b      	ldrh	r3, [r3, r2]
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	001a      	movs	r2, r3
 8004f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f5c:	189b      	adds	r3, r3, r2
 8004f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	00da      	lsls	r2, r3, #3
 8004f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f68:	18d3      	adds	r3, r2, r3
 8004f6a:	4a1e      	ldr	r2, [pc, #120]	@ (8004fe4 <PCD_EP_ISR_Handler+0x6e0>)
 8004f6c:	4694      	mov	ip, r2
 8004f6e:	4463      	add	r3, ip
 8004f70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f74:	2200      	movs	r2, #0
 8004f76:	801a      	strh	r2, [r3, #0]
 8004f78:	e053      	b.n	8005022 <PCD_EP_ISR_Handler+0x71e>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f82:	785b      	ldrb	r3, [r3, #1]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d133      	bne.n	8004ff0 <PCD_EP_ISR_Handler+0x6ec>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2250      	movs	r2, #80	@ 0x50
 8004f94:	5a9b      	ldrh	r3, [r3, r2]
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	001a      	movs	r2, r3
 8004f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f9c:	189b      	adds	r3, r3, r2
 8004f9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fa0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	00da      	lsls	r2, r3, #3
 8004fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fa8:	18d3      	adds	r3, r2, r3
 8004faa:	4a0b      	ldr	r2, [pc, #44]	@ (8004fd8 <PCD_EP_ISR_Handler+0x6d4>)
 8004fac:	4694      	mov	ip, r2
 8004fae:	4463      	add	r3, ip
 8004fb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb4:	881b      	ldrh	r3, [r3, #0]
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	059b      	lsls	r3, r3, #22
 8004fba:	0d9b      	lsrs	r3, r3, #22
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc0:	801a      	strh	r2, [r3, #0]
 8004fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc4:	881b      	ldrh	r3, [r3, #0]
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	4a08      	ldr	r2, [pc, #32]	@ (8004fec <PCD_EP_ISR_Handler+0x6e8>)
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	b29a      	uxth	r2, r3
 8004fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd0:	801a      	strh	r2, [r3, #0]
 8004fd2:	e026      	b.n	8005022 <PCD_EP_ISR_Handler+0x71e>
 8004fd4:	00000f8f 	.word	0x00000f8f
 8004fd8:	00000406 	.word	0x00000406
 8004fdc:	ffff8f8f 	.word	0xffff8f8f
 8004fe0:	ffff80c0 	.word	0xffff80c0
 8004fe4:	00000402 	.word	0x00000402
 8004fe8:	ffff8f0f 	.word	0xffff8f0f
 8004fec:	ffff8000 	.word	0xffff8000
 8004ff0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ff2:	785b      	ldrb	r3, [r3, #1]
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d114      	bne.n	8005022 <PCD_EP_ISR_Handler+0x71e>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2250      	movs	r2, #80	@ 0x50
 8004ffe:	5a9b      	ldrh	r3, [r3, r2]
 8005000:	b29b      	uxth	r3, r3
 8005002:	001a      	movs	r2, r3
 8005004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005006:	189b      	adds	r3, r3, r2
 8005008:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800500a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	00da      	lsls	r2, r3, #3
 8005010:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005012:	18d3      	adds	r3, r2, r3
 8005014:	4a3b      	ldr	r2, [pc, #236]	@ (8005104 <PCD_EP_ISR_Handler+0x800>)
 8005016:	4694      	mov	ip, r2
 8005018:	4463      	add	r3, ip
 800501a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800501c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800501e:	2200      	movs	r2, #0
 8005020:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005022:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005024:	781a      	ldrb	r2, [r3, #0]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	0011      	movs	r1, r2
 800502a:	0018      	movs	r0, r3
 800502c:	f007 fc06 	bl	800c83c <HAL_PCD_DataInStageCallback>
 8005030:	e058      	b.n	80050e4 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005032:	234c      	movs	r3, #76	@ 0x4c
 8005034:	18fb      	adds	r3, r7, r3
 8005036:	881a      	ldrh	r2, [r3, #0]
 8005038:	2380      	movs	r3, #128	@ 0x80
 800503a:	005b      	lsls	r3, r3, #1
 800503c:	4013      	ands	r3, r2
 800503e:	d149      	bne.n	80050d4 <PCD_EP_ISR_Handler+0x7d0>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2250      	movs	r2, #80	@ 0x50
 8005046:	5a9b      	ldrh	r3, [r3, r2]
 8005048:	b29b      	uxth	r3, r3
 800504a:	001a      	movs	r2, r3
 800504c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	00db      	lsls	r3, r3, #3
 8005052:	18d2      	adds	r2, r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	18d3      	adds	r3, r2, r3
 800505a:	4a2b      	ldr	r2, [pc, #172]	@ (8005108 <PCD_EP_ISR_Handler+0x804>)
 800505c:	4694      	mov	ip, r2
 800505e:	4463      	add	r3, ip
 8005060:	881a      	ldrh	r2, [r3, #0]
 8005062:	2140      	movs	r1, #64	@ 0x40
 8005064:	187b      	adds	r3, r7, r1
 8005066:	0592      	lsls	r2, r2, #22
 8005068:	0d92      	lsrs	r2, r2, #22
 800506a:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 800506c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800506e:	699a      	ldr	r2, [r3, #24]
 8005070:	187b      	adds	r3, r7, r1
 8005072:	881b      	ldrh	r3, [r3, #0]
 8005074:	429a      	cmp	r2, r3
 8005076:	d907      	bls.n	8005088 <PCD_EP_ISR_Handler+0x784>
            {
              ep->xfer_len -= TxPctSize;
 8005078:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800507a:	699a      	ldr	r2, [r3, #24]
 800507c:	187b      	adds	r3, r7, r1
 800507e:	881b      	ldrh	r3, [r3, #0]
 8005080:	1ad2      	subs	r2, r2, r3
 8005082:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005084:	619a      	str	r2, [r3, #24]
 8005086:	e002      	b.n	800508e <PCD_EP_ISR_Handler+0x78a>
            }
            else
            {
              ep->xfer_len = 0U;
 8005088:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800508a:	2200      	movs	r2, #0
 800508c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800508e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d107      	bne.n	80050a6 <PCD_EP_ISR_Handler+0x7a2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005096:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005098:	781a      	ldrb	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	0011      	movs	r1, r2
 800509e:	0018      	movs	r0, r3
 80050a0:	f007 fbcc 	bl	800c83c <HAL_PCD_DataInStageCallback>
 80050a4:	e01e      	b.n	80050e4 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80050a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050a8:	695a      	ldr	r2, [r3, #20]
 80050aa:	2140      	movs	r1, #64	@ 0x40
 80050ac:	187b      	adds	r3, r7, r1
 80050ae:	881b      	ldrh	r3, [r3, #0]
 80050b0:	18d2      	adds	r2, r2, r3
 80050b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050b4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80050b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050b8:	69da      	ldr	r2, [r3, #28]
 80050ba:	187b      	adds	r3, r7, r1
 80050bc:	881b      	ldrh	r3, [r3, #0]
 80050be:	18d2      	adds	r2, r2, r3
 80050c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050c2:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80050ca:	0011      	movs	r1, r2
 80050cc:	0018      	movs	r0, r3
 80050ce:	f004 f927 	bl	8009320 <USB_EPStartXfer>
 80050d2:	e007      	b.n	80050e4 <PCD_EP_ISR_Handler+0x7e0>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80050d4:	234c      	movs	r3, #76	@ 0x4c
 80050d6:	18fb      	adds	r3, r7, r3
 80050d8:	881a      	ldrh	r2, [r3, #0]
 80050da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	0018      	movs	r0, r3
 80050e0:	f000 f930 	bl	8005344 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2244      	movs	r2, #68	@ 0x44
 80050ea:	5a9b      	ldrh	r3, [r3, r2]
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	b21b      	sxth	r3, r3
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	da01      	bge.n	80050f8 <PCD_EP_ISR_Handler+0x7f4>
 80050f4:	f7ff fc0c 	bl	8004910 <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	0018      	movs	r0, r3
 80050fc:	46bd      	mov	sp, r7
 80050fe:	b016      	add	sp, #88	@ 0x58
 8005100:	bdb0      	pop	{r4, r5, r7, pc}
 8005102:	46c0      	nop			@ (mov r8, r8)
 8005104:	00000406 	.word	0x00000406
 8005108:	00000402 	.word	0x00000402

0800510c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800510c:	b590      	push	{r4, r7, lr}
 800510e:	b089      	sub	sp, #36	@ 0x24
 8005110:	af00      	add	r7, sp, #0
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	60b9      	str	r1, [r7, #8]
 8005116:	1dbb      	adds	r3, r7, #6
 8005118:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800511a:	1dbb      	adds	r3, r7, #6
 800511c:	881a      	ldrh	r2, [r3, #0]
 800511e:	2380      	movs	r3, #128	@ 0x80
 8005120:	01db      	lsls	r3, r3, #7
 8005122:	4013      	ands	r3, r2
 8005124:	d100      	bne.n	8005128 <HAL_PCD_EP_DB_Receive+0x1c>
 8005126:	e07d      	b.n	8005224 <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2250      	movs	r2, #80	@ 0x50
 800512e:	5a9b      	ldrh	r3, [r3, r2]
 8005130:	b29b      	uxth	r3, r3
 8005132:	001a      	movs	r2, r3
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	00db      	lsls	r3, r3, #3
 800513a:	18d2      	adds	r2, r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	18d3      	adds	r3, r2, r3
 8005142:	4a7a      	ldr	r2, [pc, #488]	@ (800532c <HAL_PCD_EP_DB_Receive+0x220>)
 8005144:	4694      	mov	ip, r2
 8005146:	4463      	add	r3, ip
 8005148:	881a      	ldrh	r2, [r3, #0]
 800514a:	211a      	movs	r1, #26
 800514c:	187b      	adds	r3, r7, r1
 800514e:	0592      	lsls	r2, r2, #22
 8005150:	0d92      	lsrs	r2, r2, #22
 8005152:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	699a      	ldr	r2, [r3, #24]
 8005158:	187b      	adds	r3, r7, r1
 800515a:	881b      	ldrh	r3, [r3, #0]
 800515c:	429a      	cmp	r2, r3
 800515e:	d307      	bcc.n	8005170 <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	699a      	ldr	r2, [r3, #24]
 8005164:	187b      	adds	r3, r7, r1
 8005166:	881b      	ldrh	r3, [r3, #0]
 8005168:	1ad2      	subs	r2, r2, r3
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	619a      	str	r2, [r3, #24]
 800516e:	e002      	b.n	8005176 <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	2200      	movs	r2, #0
 8005174:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	699b      	ldr	r3, [r3, #24]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d121      	bne.n	80051c2 <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	001a      	movs	r2, r3
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	18d3      	adds	r3, r2, r3
 800518c:	881b      	ldrh	r3, [r3, #0]
 800518e:	b29a      	uxth	r2, r3
 8005190:	2018      	movs	r0, #24
 8005192:	183b      	adds	r3, r7, r0
 8005194:	4966      	ldr	r1, [pc, #408]	@ (8005330 <HAL_PCD_EP_DB_Receive+0x224>)
 8005196:	400a      	ands	r2, r1
 8005198:	801a      	strh	r2, [r3, #0]
 800519a:	183b      	adds	r3, r7, r0
 800519c:	183a      	adds	r2, r7, r0
 800519e:	8812      	ldrh	r2, [r2, #0]
 80051a0:	2180      	movs	r1, #128	@ 0x80
 80051a2:	0189      	lsls	r1, r1, #6
 80051a4:	404a      	eors	r2, r1
 80051a6:	801a      	strh	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	001a      	movs	r2, r3
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	781b      	ldrb	r3, [r3, #0]
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	18d3      	adds	r3, r2, r3
 80051b6:	183a      	adds	r2, r7, r0
 80051b8:	8812      	ldrh	r2, [r2, #0]
 80051ba:	495e      	ldr	r1, [pc, #376]	@ (8005334 <HAL_PCD_EP_DB_Receive+0x228>)
 80051bc:	430a      	orrs	r2, r1
 80051be:	b292      	uxth	r2, r2
 80051c0:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80051c2:	1dbb      	adds	r3, r7, #6
 80051c4:	881b      	ldrh	r3, [r3, #0]
 80051c6:	2240      	movs	r2, #64	@ 0x40
 80051c8:	4013      	ands	r3, r2
 80051ca:	d01a      	beq.n	8005202 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	001a      	movs	r2, r3
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	18d3      	adds	r3, r2, r3
 80051da:	881b      	ldrh	r3, [r3, #0]
 80051dc:	b29a      	uxth	r2, r3
 80051de:	2016      	movs	r0, #22
 80051e0:	183b      	adds	r3, r7, r0
 80051e2:	4955      	ldr	r1, [pc, #340]	@ (8005338 <HAL_PCD_EP_DB_Receive+0x22c>)
 80051e4:	400a      	ands	r2, r1
 80051e6:	801a      	strh	r2, [r3, #0]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	001a      	movs	r2, r3
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	18d3      	adds	r3, r2, r3
 80051f6:	183a      	adds	r2, r7, r0
 80051f8:	8812      	ldrh	r2, [r2, #0]
 80051fa:	4950      	ldr	r1, [pc, #320]	@ (800533c <HAL_PCD_EP_DB_Receive+0x230>)
 80051fc:	430a      	orrs	r2, r1
 80051fe:	b292      	uxth	r2, r2
 8005200:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8005202:	241a      	movs	r4, #26
 8005204:	193b      	adds	r3, r7, r4
 8005206:	881b      	ldrh	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d100      	bne.n	800520e <HAL_PCD_EP_DB_Receive+0x102>
 800520c:	e086      	b.n	800531c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6818      	ldr	r0, [r3, #0]
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	6959      	ldr	r1, [r3, #20]
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	891a      	ldrh	r2, [r3, #8]
 800521a:	193b      	adds	r3, r7, r4
 800521c:	881b      	ldrh	r3, [r3, #0]
 800521e:	f005 fb32 	bl	800a886 <USB_ReadPMA>
 8005222:	e07b      	b.n	800531c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2250      	movs	r2, #80	@ 0x50
 800522a:	5a9b      	ldrh	r3, [r3, r2]
 800522c:	b29b      	uxth	r3, r3
 800522e:	001a      	movs	r2, r3
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	00db      	lsls	r3, r3, #3
 8005236:	18d2      	adds	r2, r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	18d3      	adds	r3, r2, r3
 800523e:	4a40      	ldr	r2, [pc, #256]	@ (8005340 <HAL_PCD_EP_DB_Receive+0x234>)
 8005240:	4694      	mov	ip, r2
 8005242:	4463      	add	r3, ip
 8005244:	881a      	ldrh	r2, [r3, #0]
 8005246:	211a      	movs	r1, #26
 8005248:	187b      	adds	r3, r7, r1
 800524a:	0592      	lsls	r2, r2, #22
 800524c:	0d92      	lsrs	r2, r2, #22
 800524e:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	699a      	ldr	r2, [r3, #24]
 8005254:	187b      	adds	r3, r7, r1
 8005256:	881b      	ldrh	r3, [r3, #0]
 8005258:	429a      	cmp	r2, r3
 800525a:	d307      	bcc.n	800526c <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	699a      	ldr	r2, [r3, #24]
 8005260:	187b      	adds	r3, r7, r1
 8005262:	881b      	ldrh	r3, [r3, #0]
 8005264:	1ad2      	subs	r2, r2, r3
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	619a      	str	r2, [r3, #24]
 800526a:	e002      	b.n	8005272 <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2200      	movs	r2, #0
 8005270:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d121      	bne.n	80052be <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	001a      	movs	r2, r3
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	18d3      	adds	r3, r2, r3
 8005288:	881b      	ldrh	r3, [r3, #0]
 800528a:	b29a      	uxth	r2, r3
 800528c:	201e      	movs	r0, #30
 800528e:	183b      	adds	r3, r7, r0
 8005290:	4927      	ldr	r1, [pc, #156]	@ (8005330 <HAL_PCD_EP_DB_Receive+0x224>)
 8005292:	400a      	ands	r2, r1
 8005294:	801a      	strh	r2, [r3, #0]
 8005296:	183b      	adds	r3, r7, r0
 8005298:	183a      	adds	r2, r7, r0
 800529a:	8812      	ldrh	r2, [r2, #0]
 800529c:	2180      	movs	r1, #128	@ 0x80
 800529e:	0189      	lsls	r1, r1, #6
 80052a0:	404a      	eors	r2, r1
 80052a2:	801a      	strh	r2, [r3, #0]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	001a      	movs	r2, r3
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	18d3      	adds	r3, r2, r3
 80052b2:	183a      	adds	r2, r7, r0
 80052b4:	8812      	ldrh	r2, [r2, #0]
 80052b6:	491f      	ldr	r1, [pc, #124]	@ (8005334 <HAL_PCD_EP_DB_Receive+0x228>)
 80052b8:	430a      	orrs	r2, r1
 80052ba:	b292      	uxth	r2, r2
 80052bc:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80052be:	1dbb      	adds	r3, r7, #6
 80052c0:	881b      	ldrh	r3, [r3, #0]
 80052c2:	2240      	movs	r2, #64	@ 0x40
 80052c4:	4013      	ands	r3, r2
 80052c6:	d11a      	bne.n	80052fe <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	001a      	movs	r2, r3
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	18d3      	adds	r3, r2, r3
 80052d6:	881b      	ldrh	r3, [r3, #0]
 80052d8:	b29a      	uxth	r2, r3
 80052da:	201c      	movs	r0, #28
 80052dc:	183b      	adds	r3, r7, r0
 80052de:	4916      	ldr	r1, [pc, #88]	@ (8005338 <HAL_PCD_EP_DB_Receive+0x22c>)
 80052e0:	400a      	ands	r2, r1
 80052e2:	801a      	strh	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	001a      	movs	r2, r3
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	18d3      	adds	r3, r2, r3
 80052f2:	183a      	adds	r2, r7, r0
 80052f4:	8812      	ldrh	r2, [r2, #0]
 80052f6:	4911      	ldr	r1, [pc, #68]	@ (800533c <HAL_PCD_EP_DB_Receive+0x230>)
 80052f8:	430a      	orrs	r2, r1
 80052fa:	b292      	uxth	r2, r2
 80052fc:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 80052fe:	241a      	movs	r4, #26
 8005300:	193b      	adds	r3, r7, r4
 8005302:	881b      	ldrh	r3, [r3, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d009      	beq.n	800531c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6818      	ldr	r0, [r3, #0]
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	6959      	ldr	r1, [r3, #20]
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	895a      	ldrh	r2, [r3, #10]
 8005314:	193b      	adds	r3, r7, r4
 8005316:	881b      	ldrh	r3, [r3, #0]
 8005318:	f005 fab5 	bl	800a886 <USB_ReadPMA>
    }
  }

  return count;
 800531c:	231a      	movs	r3, #26
 800531e:	18fb      	adds	r3, r7, r3
 8005320:	881b      	ldrh	r3, [r3, #0]
}
 8005322:	0018      	movs	r0, r3
 8005324:	46bd      	mov	sp, r7
 8005326:	b009      	add	sp, #36	@ 0x24
 8005328:	bd90      	pop	{r4, r7, pc}
 800532a:	46c0      	nop			@ (mov r8, r8)
 800532c:	00000402 	.word	0x00000402
 8005330:	ffffbf8f 	.word	0xffffbf8f
 8005334:	ffff8080 	.word	0xffff8080
 8005338:	ffff8f8f 	.word	0xffff8f8f
 800533c:	ffff80c0 	.word	0xffff80c0
 8005340:	00000406 	.word	0x00000406

08005344 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b0a4      	sub	sp, #144	@ 0x90
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	1dbb      	adds	r3, r7, #6
 8005350:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005352:	1dbb      	adds	r3, r7, #6
 8005354:	881b      	ldrh	r3, [r3, #0]
 8005356:	2240      	movs	r2, #64	@ 0x40
 8005358:	4013      	ands	r3, r2
 800535a:	d100      	bne.n	800535e <HAL_PCD_EP_DB_Transmit+0x1a>
 800535c:	e1e4      	b.n	8005728 <HAL_PCD_EP_DB_Transmit+0x3e4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2250      	movs	r2, #80	@ 0x50
 8005364:	5a9b      	ldrh	r3, [r3, r2]
 8005366:	b29b      	uxth	r3, r3
 8005368:	001a      	movs	r2, r3
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	00db      	lsls	r3, r3, #3
 8005370:	18d2      	adds	r2, r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	18d3      	adds	r3, r2, r3
 8005378:	4ad0      	ldr	r2, [pc, #832]	@ (80056bc <HAL_PCD_EP_DB_Transmit+0x378>)
 800537a:	4694      	mov	ip, r2
 800537c:	4463      	add	r3, ip
 800537e:	881a      	ldrh	r2, [r3, #0]
 8005380:	2188      	movs	r1, #136	@ 0x88
 8005382:	187b      	adds	r3, r7, r1
 8005384:	0592      	lsls	r2, r2, #22
 8005386:	0d92      	lsrs	r2, r2, #22
 8005388:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxPctSize)
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	699a      	ldr	r2, [r3, #24]
 800538e:	187b      	adds	r3, r7, r1
 8005390:	881b      	ldrh	r3, [r3, #0]
 8005392:	429a      	cmp	r2, r3
 8005394:	d907      	bls.n	80053a6 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	699a      	ldr	r2, [r3, #24]
 800539a:	187b      	adds	r3, r7, r1
 800539c:	881b      	ldrh	r3, [r3, #0]
 800539e:	1ad2      	subs	r2, r2, r3
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	619a      	str	r2, [r3, #24]
 80053a4:	e002      	b.n	80053ac <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	2200      	movs	r2, #0
 80053aa:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d000      	beq.n	80053b6 <HAL_PCD_EP_DB_Transmit+0x72>
 80053b4:	e0b5      	b.n	8005522 <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	785b      	ldrb	r3, [r3, #1]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d125      	bne.n	800540a <HAL_PCD_EP_DB_Transmit+0xc6>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2250      	movs	r2, #80	@ 0x50
 80053ca:	5a9b      	ldrh	r3, [r3, r2]
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	001a      	movs	r2, r3
 80053d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053d2:	189b      	adds	r3, r3, r2
 80053d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	00da      	lsls	r2, r3, #3
 80053dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053de:	18d3      	adds	r3, r2, r3
 80053e0:	4ab6      	ldr	r2, [pc, #728]	@ (80056bc <HAL_PCD_EP_DB_Transmit+0x378>)
 80053e2:	4694      	mov	ip, r2
 80053e4:	4463      	add	r3, ip
 80053e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ea:	881b      	ldrh	r3, [r3, #0]
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	059b      	lsls	r3, r3, #22
 80053f0:	0d9b      	lsrs	r3, r3, #22
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f6:	801a      	strh	r2, [r3, #0]
 80053f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fa:	881b      	ldrh	r3, [r3, #0]
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	4ab0      	ldr	r2, [pc, #704]	@ (80056c0 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005400:	4313      	orrs	r3, r2
 8005402:	b29a      	uxth	r2, r3
 8005404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005406:	801a      	strh	r2, [r3, #0]
 8005408:	e01b      	b.n	8005442 <HAL_PCD_EP_DB_Transmit+0xfe>
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	785b      	ldrb	r3, [r3, #1]
 800540e:	2b01      	cmp	r3, #1
 8005410:	d117      	bne.n	8005442 <HAL_PCD_EP_DB_Transmit+0xfe>
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	637b      	str	r3, [r7, #52]	@ 0x34
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2250      	movs	r2, #80	@ 0x50
 800541e:	5a9b      	ldrh	r3, [r3, r2]
 8005420:	b29b      	uxth	r3, r3
 8005422:	001a      	movs	r2, r3
 8005424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005426:	189b      	adds	r3, r3, r2
 8005428:	637b      	str	r3, [r7, #52]	@ 0x34
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	00da      	lsls	r2, r3, #3
 8005430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005432:	18d3      	adds	r3, r2, r3
 8005434:	4aa1      	ldr	r2, [pc, #644]	@ (80056bc <HAL_PCD_EP_DB_Transmit+0x378>)
 8005436:	4694      	mov	ip, r2
 8005438:	4463      	add	r3, ip
 800543a:	633b      	str	r3, [r7, #48]	@ 0x30
 800543c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800543e:	2200      	movs	r2, #0
 8005440:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	627b      	str	r3, [r7, #36]	@ 0x24
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	785b      	ldrb	r3, [r3, #1]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d125      	bne.n	800549c <HAL_PCD_EP_DB_Transmit+0x158>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	61fb      	str	r3, [r7, #28]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2250      	movs	r2, #80	@ 0x50
 800545c:	5a9b      	ldrh	r3, [r3, r2]
 800545e:	b29b      	uxth	r3, r3
 8005460:	001a      	movs	r2, r3
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	189b      	adds	r3, r3, r2
 8005466:	61fb      	str	r3, [r7, #28]
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	781b      	ldrb	r3, [r3, #0]
 800546c:	00da      	lsls	r2, r3, #3
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	18d3      	adds	r3, r2, r3
 8005472:	4a94      	ldr	r2, [pc, #592]	@ (80056c4 <HAL_PCD_EP_DB_Transmit+0x380>)
 8005474:	4694      	mov	ip, r2
 8005476:	4463      	add	r3, ip
 8005478:	61bb      	str	r3, [r7, #24]
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	881b      	ldrh	r3, [r3, #0]
 800547e:	b29b      	uxth	r3, r3
 8005480:	059b      	lsls	r3, r3, #22
 8005482:	0d9b      	lsrs	r3, r3, #22
 8005484:	b29a      	uxth	r2, r3
 8005486:	69bb      	ldr	r3, [r7, #24]
 8005488:	801a      	strh	r2, [r3, #0]
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	881b      	ldrh	r3, [r3, #0]
 800548e:	b29b      	uxth	r3, r3
 8005490:	4a8b      	ldr	r2, [pc, #556]	@ (80056c0 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005492:	4313      	orrs	r3, r2
 8005494:	b29a      	uxth	r2, r3
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	801a      	strh	r2, [r3, #0]
 800549a:	e018      	b.n	80054ce <HAL_PCD_EP_DB_Transmit+0x18a>
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	785b      	ldrb	r3, [r3, #1]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d114      	bne.n	80054ce <HAL_PCD_EP_DB_Transmit+0x18a>
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2250      	movs	r2, #80	@ 0x50
 80054aa:	5a9b      	ldrh	r3, [r3, r2]
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	001a      	movs	r2, r3
 80054b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b2:	189b      	adds	r3, r3, r2
 80054b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	00da      	lsls	r2, r3, #3
 80054bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054be:	18d3      	adds	r3, r2, r3
 80054c0:	4a80      	ldr	r2, [pc, #512]	@ (80056c4 <HAL_PCD_EP_DB_Transmit+0x380>)
 80054c2:	4694      	mov	ip, r2
 80054c4:	4463      	add	r3, ip
 80054c6:	623b      	str	r3, [r7, #32]
 80054c8:	6a3b      	ldr	r3, [r7, #32]
 80054ca:	2200      	movs	r2, #0
 80054cc:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	781a      	ldrb	r2, [r3, #0]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	0011      	movs	r1, r2
 80054d6:	0018      	movs	r0, r3
 80054d8:	f007 f9b0 	bl	800c83c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80054dc:	1dbb      	adds	r3, r7, #6
 80054de:	881a      	ldrh	r2, [r3, #0]
 80054e0:	2380      	movs	r3, #128	@ 0x80
 80054e2:	01db      	lsls	r3, r3, #7
 80054e4:	4013      	ands	r3, r2
 80054e6:	d100      	bne.n	80054ea <HAL_PCD_EP_DB_Transmit+0x1a6>
 80054e8:	e308      	b.n	8005afc <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	001a      	movs	r2, r3
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	18d3      	adds	r3, r2, r3
 80054f8:	881b      	ldrh	r3, [r3, #0]
 80054fa:	b29a      	uxth	r2, r3
 80054fc:	2016      	movs	r0, #22
 80054fe:	183b      	adds	r3, r7, r0
 8005500:	4971      	ldr	r1, [pc, #452]	@ (80056c8 <HAL_PCD_EP_DB_Transmit+0x384>)
 8005502:	400a      	ands	r2, r1
 8005504:	801a      	strh	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	001a      	movs	r2, r3
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	781b      	ldrb	r3, [r3, #0]
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	18d3      	adds	r3, r2, r3
 8005514:	183a      	adds	r2, r7, r0
 8005516:	8812      	ldrh	r2, [r2, #0]
 8005518:	496c      	ldr	r1, [pc, #432]	@ (80056cc <HAL_PCD_EP_DB_Transmit+0x388>)
 800551a:	430a      	orrs	r2, r1
 800551c:	b292      	uxth	r2, r2
 800551e:	801a      	strh	r2, [r3, #0]
 8005520:	e2ec      	b.n	8005afc <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005522:	1dbb      	adds	r3, r7, #6
 8005524:	881a      	ldrh	r2, [r3, #0]
 8005526:	2380      	movs	r3, #128	@ 0x80
 8005528:	01db      	lsls	r3, r3, #7
 800552a:	4013      	ands	r3, r2
 800552c:	d01a      	beq.n	8005564 <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	001a      	movs	r2, r3
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	18d3      	adds	r3, r2, r3
 800553c:	881b      	ldrh	r3, [r3, #0]
 800553e:	b29a      	uxth	r2, r3
 8005540:	208a      	movs	r0, #138	@ 0x8a
 8005542:	183b      	adds	r3, r7, r0
 8005544:	4960      	ldr	r1, [pc, #384]	@ (80056c8 <HAL_PCD_EP_DB_Transmit+0x384>)
 8005546:	400a      	ands	r2, r1
 8005548:	801a      	strh	r2, [r3, #0]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	001a      	movs	r2, r3
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	18d3      	adds	r3, r2, r3
 8005558:	183a      	adds	r2, r7, r0
 800555a:	8812      	ldrh	r2, [r2, #0]
 800555c:	495b      	ldr	r1, [pc, #364]	@ (80056cc <HAL_PCD_EP_DB_Transmit+0x388>)
 800555e:	430a      	orrs	r2, r1
 8005560:	b292      	uxth	r2, r2
 8005562:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	2224      	movs	r2, #36	@ 0x24
 8005568:	5c9b      	ldrb	r3, [r3, r2]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d000      	beq.n	8005570 <HAL_PCD_EP_DB_Transmit+0x22c>
 800556e:	e2c5      	b.n	8005afc <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	695a      	ldr	r2, [r3, #20]
 8005574:	2188      	movs	r1, #136	@ 0x88
 8005576:	187b      	adds	r3, r7, r1
 8005578:	881b      	ldrh	r3, [r3, #0]
 800557a:	18d2      	adds	r2, r2, r3
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	69da      	ldr	r2, [r3, #28]
 8005584:	187b      	adds	r3, r7, r1
 8005586:	881b      	ldrh	r3, [r3, #0]
 8005588:	18d2      	adds	r2, r2, r3
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	6a1a      	ldr	r2, [r3, #32]
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	429a      	cmp	r2, r3
 8005598:	d30c      	bcc.n	80055b4 <HAL_PCD_EP_DB_Transmit+0x270>
        {
          len = ep->maxpacket;
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	218c      	movs	r1, #140	@ 0x8c
 80055a0:	187a      	adds	r2, r7, r1
 80055a2:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	6a1a      	ldr	r2, [r3, #32]
 80055a8:	187b      	adds	r3, r7, r1
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	1ad2      	subs	r2, r2, r3
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	621a      	str	r2, [r3, #32]
 80055b2:	e01a      	b.n	80055ea <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10a      	bne.n	80055d2 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 80055bc:	2388      	movs	r3, #136	@ 0x88
 80055be:	18fb      	adds	r3, r7, r3
 80055c0:	881b      	ldrh	r3, [r3, #0]
 80055c2:	228c      	movs	r2, #140	@ 0x8c
 80055c4:	18ba      	adds	r2, r7, r2
 80055c6:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	2224      	movs	r2, #36	@ 0x24
 80055cc:	2100      	movs	r1, #0
 80055ce:	5499      	strb	r1, [r3, r2]
 80055d0:	e00b      	b.n	80055ea <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2224      	movs	r2, #36	@ 0x24
 80055d6:	2100      	movs	r1, #0
 80055d8:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	228c      	movs	r2, #140	@ 0x8c
 80055e0:	18ba      	adds	r2, r7, r2
 80055e2:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	2200      	movs	r2, #0
 80055e8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	785b      	ldrb	r3, [r3, #1]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d000      	beq.n	80055f4 <HAL_PCD_EP_DB_Transmit+0x2b0>
 80055f2:	e06d      	b.n	80056d0 <HAL_PCD_EP_DB_Transmit+0x38c>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2250      	movs	r2, #80	@ 0x50
 8005600:	5a9b      	ldrh	r3, [r3, r2]
 8005602:	b29b      	uxth	r3, r3
 8005604:	001a      	movs	r2, r3
 8005606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005608:	189b      	adds	r3, r3, r2
 800560a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	00da      	lsls	r2, r3, #3
 8005612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005614:	18d3      	adds	r3, r2, r3
 8005616:	4a29      	ldr	r2, [pc, #164]	@ (80056bc <HAL_PCD_EP_DB_Transmit+0x378>)
 8005618:	4694      	mov	ip, r2
 800561a:	4463      	add	r3, ip
 800561c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800561e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005620:	881b      	ldrh	r3, [r3, #0]
 8005622:	b29b      	uxth	r3, r3
 8005624:	059b      	lsls	r3, r3, #22
 8005626:	0d9b      	lsrs	r3, r3, #22
 8005628:	b29a      	uxth	r2, r3
 800562a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800562c:	801a      	strh	r2, [r3, #0]
 800562e:	238c      	movs	r3, #140	@ 0x8c
 8005630:	18fb      	adds	r3, r7, r3
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d108      	bne.n	800564a <HAL_PCD_EP_DB_Transmit+0x306>
 8005638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563a:	881b      	ldrh	r3, [r3, #0]
 800563c:	b29b      	uxth	r3, r3
 800563e:	4a20      	ldr	r2, [pc, #128]	@ (80056c0 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005640:	4313      	orrs	r3, r2
 8005642:	b29a      	uxth	r2, r3
 8005644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005646:	801a      	strh	r2, [r3, #0]
 8005648:	e061      	b.n	800570e <HAL_PCD_EP_DB_Transmit+0x3ca>
 800564a:	228c      	movs	r2, #140	@ 0x8c
 800564c:	18bb      	adds	r3, r7, r2
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2b3e      	cmp	r3, #62	@ 0x3e
 8005652:	d817      	bhi.n	8005684 <HAL_PCD_EP_DB_Transmit+0x340>
 8005654:	18bb      	adds	r3, r7, r2
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	085b      	lsrs	r3, r3, #1
 800565a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800565c:	18bb      	adds	r3, r7, r2
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2201      	movs	r2, #1
 8005662:	4013      	ands	r3, r2
 8005664:	d002      	beq.n	800566c <HAL_PCD_EP_DB_Transmit+0x328>
 8005666:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005668:	3301      	adds	r3, #1
 800566a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800566c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566e:	881b      	ldrh	r3, [r3, #0]
 8005670:	b29a      	uxth	r2, r3
 8005672:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005674:	b29b      	uxth	r3, r3
 8005676:	029b      	lsls	r3, r3, #10
 8005678:	b29b      	uxth	r3, r3
 800567a:	4313      	orrs	r3, r2
 800567c:	b29a      	uxth	r2, r3
 800567e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005680:	801a      	strh	r2, [r3, #0]
 8005682:	e044      	b.n	800570e <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005684:	228c      	movs	r2, #140	@ 0x8c
 8005686:	18bb      	adds	r3, r7, r2
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	095b      	lsrs	r3, r3, #5
 800568c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800568e:	18bb      	adds	r3, r7, r2
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	221f      	movs	r2, #31
 8005694:	4013      	ands	r3, r2
 8005696:	d102      	bne.n	800569e <HAL_PCD_EP_DB_Transmit+0x35a>
 8005698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800569a:	3b01      	subs	r3, #1
 800569c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800569e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a0:	881b      	ldrh	r3, [r3, #0]
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	029b      	lsls	r3, r3, #10
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	4313      	orrs	r3, r2
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	4a03      	ldr	r2, [pc, #12]	@ (80056c0 <HAL_PCD_EP_DB_Transmit+0x37c>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	b29a      	uxth	r2, r3
 80056b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b8:	801a      	strh	r2, [r3, #0]
 80056ba:	e028      	b.n	800570e <HAL_PCD_EP_DB_Transmit+0x3ca>
 80056bc:	00000402 	.word	0x00000402
 80056c0:	ffff8000 	.word	0xffff8000
 80056c4:	00000406 	.word	0x00000406
 80056c8:	ffff8f8f 	.word	0xffff8f8f
 80056cc:	ffffc080 	.word	0xffffc080
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	785b      	ldrb	r3, [r3, #1]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d11a      	bne.n	800570e <HAL_PCD_EP_DB_Transmit+0x3ca>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2250      	movs	r2, #80	@ 0x50
 80056e4:	5a9b      	ldrh	r3, [r3, r2]
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	001a      	movs	r2, r3
 80056ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056ec:	189b      	adds	r3, r3, r2
 80056ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	00da      	lsls	r2, r3, #3
 80056f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056f8:	18d3      	adds	r3, r2, r3
 80056fa:	4ad9      	ldr	r2, [pc, #868]	@ (8005a60 <HAL_PCD_EP_DB_Transmit+0x71c>)
 80056fc:	4694      	mov	ip, r2
 80056fe:	4463      	add	r3, ip
 8005700:	643b      	str	r3, [r7, #64]	@ 0x40
 8005702:	238c      	movs	r3, #140	@ 0x8c
 8005704:	18fb      	adds	r3, r7, r3
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	b29a      	uxth	r2, r3
 800570a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800570c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6818      	ldr	r0, [r3, #0]
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	6959      	ldr	r1, [r3, #20]
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	891a      	ldrh	r2, [r3, #8]
 800571a:	238c      	movs	r3, #140	@ 0x8c
 800571c:	18fb      	adds	r3, r7, r3
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	b29b      	uxth	r3, r3
 8005722:	f005 f867 	bl	800a7f4 <USB_WritePMA>
 8005726:	e1e9      	b.n	8005afc <HAL_PCD_EP_DB_Transmit+0x7b8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2250      	movs	r2, #80	@ 0x50
 800572e:	5a9b      	ldrh	r3, [r3, r2]
 8005730:	b29b      	uxth	r3, r3
 8005732:	001a      	movs	r2, r3
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	00db      	lsls	r3, r3, #3
 800573a:	18d2      	adds	r2, r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	18d3      	adds	r3, r2, r3
 8005742:	4ac8      	ldr	r2, [pc, #800]	@ (8005a64 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005744:	4694      	mov	ip, r2
 8005746:	4463      	add	r3, ip
 8005748:	881a      	ldrh	r2, [r3, #0]
 800574a:	2188      	movs	r1, #136	@ 0x88
 800574c:	187b      	adds	r3, r7, r1
 800574e:	0592      	lsls	r2, r2, #22
 8005750:	0d92      	lsrs	r2, r2, #22
 8005752:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxPctSize)
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	699a      	ldr	r2, [r3, #24]
 8005758:	187b      	adds	r3, r7, r1
 800575a:	881b      	ldrh	r3, [r3, #0]
 800575c:	429a      	cmp	r2, r3
 800575e:	d307      	bcc.n	8005770 <HAL_PCD_EP_DB_Transmit+0x42c>
    {
      ep->xfer_len -= TxPctSize;
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	699a      	ldr	r2, [r3, #24]
 8005764:	187b      	adds	r3, r7, r1
 8005766:	881b      	ldrh	r3, [r3, #0]
 8005768:	1ad2      	subs	r2, r2, r3
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	619a      	str	r2, [r3, #24]
 800576e:	e002      	b.n	8005776 <HAL_PCD_EP_DB_Transmit+0x432>
    }
    else
    {
      ep->xfer_len = 0U;
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	2200      	movs	r2, #0
 8005774:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d000      	beq.n	8005780 <HAL_PCD_EP_DB_Transmit+0x43c>
 800577e:	e0bb      	b.n	80058f8 <HAL_PCD_EP_DB_Transmit+0x5b4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	785b      	ldrb	r3, [r3, #1]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d125      	bne.n	80057d4 <HAL_PCD_EP_DB_Transmit+0x490>
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2250      	movs	r2, #80	@ 0x50
 8005794:	5a9b      	ldrh	r3, [r3, r2]
 8005796:	b29b      	uxth	r3, r3
 8005798:	001a      	movs	r2, r3
 800579a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800579c:	189b      	adds	r3, r3, r2
 800579e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	00da      	lsls	r2, r3, #3
 80057a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80057a8:	18d3      	adds	r3, r2, r3
 80057aa:	4aad      	ldr	r2, [pc, #692]	@ (8005a60 <HAL_PCD_EP_DB_Transmit+0x71c>)
 80057ac:	4694      	mov	ip, r2
 80057ae:	4463      	add	r3, ip
 80057b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80057b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057b4:	881b      	ldrh	r3, [r3, #0]
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	059b      	lsls	r3, r3, #22
 80057ba:	0d9b      	lsrs	r3, r3, #22
 80057bc:	b29a      	uxth	r2, r3
 80057be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057c0:	801a      	strh	r2, [r3, #0]
 80057c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057c4:	881b      	ldrh	r3, [r3, #0]
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	4aa7      	ldr	r2, [pc, #668]	@ (8005a68 <HAL_PCD_EP_DB_Transmit+0x724>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057d0:	801a      	strh	r2, [r3, #0]
 80057d2:	e01b      	b.n	800580c <HAL_PCD_EP_DB_Transmit+0x4c8>
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	785b      	ldrb	r3, [r3, #1]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d117      	bne.n	800580c <HAL_PCD_EP_DB_Transmit+0x4c8>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2250      	movs	r2, #80	@ 0x50
 80057e8:	5a9b      	ldrh	r3, [r3, r2]
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	001a      	movs	r2, r3
 80057ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057f0:	189b      	adds	r3, r3, r2
 80057f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	00da      	lsls	r2, r3, #3
 80057fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057fc:	18d3      	adds	r3, r2, r3
 80057fe:	4a98      	ldr	r2, [pc, #608]	@ (8005a60 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8005800:	4694      	mov	ip, r2
 8005802:	4463      	add	r3, ip
 8005804:	663b      	str	r3, [r7, #96]	@ 0x60
 8005806:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005808:	2200      	movs	r2, #0
 800580a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	677b      	str	r3, [r7, #116]	@ 0x74
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	785b      	ldrb	r3, [r3, #1]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d12b      	bne.n	8005872 <HAL_PCD_EP_DB_Transmit+0x52e>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2250      	movs	r2, #80	@ 0x50
 8005826:	5a9b      	ldrh	r3, [r3, r2]
 8005828:	b29b      	uxth	r3, r3
 800582a:	001a      	movs	r2, r3
 800582c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800582e:	189b      	adds	r3, r3, r2
 8005830:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	00da      	lsls	r2, r3, #3
 8005838:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800583a:	18d3      	adds	r3, r2, r3
 800583c:	4a89      	ldr	r2, [pc, #548]	@ (8005a64 <HAL_PCD_EP_DB_Transmit+0x720>)
 800583e:	4694      	mov	ip, r2
 8005840:	4463      	add	r3, ip
 8005842:	2184      	movs	r1, #132	@ 0x84
 8005844:	187a      	adds	r2, r7, r1
 8005846:	6013      	str	r3, [r2, #0]
 8005848:	187b      	adds	r3, r7, r1
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	881b      	ldrh	r3, [r3, #0]
 800584e:	b29b      	uxth	r3, r3
 8005850:	059b      	lsls	r3, r3, #22
 8005852:	0d9b      	lsrs	r3, r3, #22
 8005854:	b29a      	uxth	r2, r3
 8005856:	187b      	adds	r3, r7, r1
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	801a      	strh	r2, [r3, #0]
 800585c:	187b      	adds	r3, r7, r1
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	881b      	ldrh	r3, [r3, #0]
 8005862:	b29b      	uxth	r3, r3
 8005864:	4a80      	ldr	r2, [pc, #512]	@ (8005a68 <HAL_PCD_EP_DB_Transmit+0x724>)
 8005866:	4313      	orrs	r3, r2
 8005868:	b29a      	uxth	r2, r3
 800586a:	187b      	adds	r3, r7, r1
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	801a      	strh	r2, [r3, #0]
 8005870:	e018      	b.n	80058a4 <HAL_PCD_EP_DB_Transmit+0x560>
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	785b      	ldrb	r3, [r3, #1]
 8005876:	2b01      	cmp	r3, #1
 8005878:	d114      	bne.n	80058a4 <HAL_PCD_EP_DB_Transmit+0x560>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2250      	movs	r2, #80	@ 0x50
 8005880:	5a9b      	ldrh	r3, [r3, r2]
 8005882:	b29b      	uxth	r3, r3
 8005884:	001a      	movs	r2, r3
 8005886:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005888:	189b      	adds	r3, r3, r2
 800588a:	677b      	str	r3, [r7, #116]	@ 0x74
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	00da      	lsls	r2, r3, #3
 8005892:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005894:	18d3      	adds	r3, r2, r3
 8005896:	4a73      	ldr	r2, [pc, #460]	@ (8005a64 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005898:	4694      	mov	ip, r2
 800589a:	4463      	add	r3, ip
 800589c:	673b      	str	r3, [r7, #112]	@ 0x70
 800589e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80058a0:	2200      	movs	r2, #0
 80058a2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	781a      	ldrb	r2, [r3, #0]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	0011      	movs	r1, r2
 80058ac:	0018      	movs	r0, r3
 80058ae:	f006 ffc5 	bl	800c83c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80058b2:	1dbb      	adds	r3, r7, #6
 80058b4:	881a      	ldrh	r2, [r3, #0]
 80058b6:	2380      	movs	r3, #128	@ 0x80
 80058b8:	01db      	lsls	r3, r3, #7
 80058ba:	4013      	ands	r3, r2
 80058bc:	d000      	beq.n	80058c0 <HAL_PCD_EP_DB_Transmit+0x57c>
 80058be:	e11d      	b.n	8005afc <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	001a      	movs	r2, r3
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	18d3      	adds	r3, r2, r3
 80058ce:	881b      	ldrh	r3, [r3, #0]
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	2082      	movs	r0, #130	@ 0x82
 80058d4:	183b      	adds	r3, r7, r0
 80058d6:	4965      	ldr	r1, [pc, #404]	@ (8005a6c <HAL_PCD_EP_DB_Transmit+0x728>)
 80058d8:	400a      	ands	r2, r1
 80058da:	801a      	strh	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	001a      	movs	r2, r3
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	18d3      	adds	r3, r2, r3
 80058ea:	183a      	adds	r2, r7, r0
 80058ec:	8812      	ldrh	r2, [r2, #0]
 80058ee:	4960      	ldr	r1, [pc, #384]	@ (8005a70 <HAL_PCD_EP_DB_Transmit+0x72c>)
 80058f0:	430a      	orrs	r2, r1
 80058f2:	b292      	uxth	r2, r2
 80058f4:	801a      	strh	r2, [r3, #0]
 80058f6:	e101      	b.n	8005afc <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80058f8:	1dbb      	adds	r3, r7, #6
 80058fa:	881a      	ldrh	r2, [r3, #0]
 80058fc:	2380      	movs	r3, #128	@ 0x80
 80058fe:	01db      	lsls	r3, r3, #7
 8005900:	4013      	ands	r3, r2
 8005902:	d11a      	bne.n	800593a <HAL_PCD_EP_DB_Transmit+0x5f6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	001a      	movs	r2, r3
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	18d3      	adds	r3, r2, r3
 8005912:	881b      	ldrh	r3, [r3, #0]
 8005914:	b29a      	uxth	r2, r3
 8005916:	204e      	movs	r0, #78	@ 0x4e
 8005918:	183b      	adds	r3, r7, r0
 800591a:	4954      	ldr	r1, [pc, #336]	@ (8005a6c <HAL_PCD_EP_DB_Transmit+0x728>)
 800591c:	400a      	ands	r2, r1
 800591e:	801a      	strh	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	001a      	movs	r2, r3
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	18d3      	adds	r3, r2, r3
 800592e:	183a      	adds	r2, r7, r0
 8005930:	8812      	ldrh	r2, [r2, #0]
 8005932:	494f      	ldr	r1, [pc, #316]	@ (8005a70 <HAL_PCD_EP_DB_Transmit+0x72c>)
 8005934:	430a      	orrs	r2, r1
 8005936:	b292      	uxth	r2, r2
 8005938:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2224      	movs	r2, #36	@ 0x24
 800593e:	5c9b      	ldrb	r3, [r3, r2]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d000      	beq.n	8005946 <HAL_PCD_EP_DB_Transmit+0x602>
 8005944:	e0da      	b.n	8005afc <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	695a      	ldr	r2, [r3, #20]
 800594a:	2188      	movs	r1, #136	@ 0x88
 800594c:	187b      	adds	r3, r7, r1
 800594e:	881b      	ldrh	r3, [r3, #0]
 8005950:	18d2      	adds	r2, r2, r3
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	69da      	ldr	r2, [r3, #28]
 800595a:	187b      	adds	r3, r7, r1
 800595c:	881b      	ldrh	r3, [r3, #0]
 800595e:	18d2      	adds	r2, r2, r3
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	6a1a      	ldr	r2, [r3, #32]
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	691b      	ldr	r3, [r3, #16]
 800596c:	429a      	cmp	r2, r3
 800596e:	d30c      	bcc.n	800598a <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	691b      	ldr	r3, [r3, #16]
 8005974:	218c      	movs	r1, #140	@ 0x8c
 8005976:	187a      	adds	r2, r7, r1
 8005978:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	6a1a      	ldr	r2, [r3, #32]
 800597e:	187b      	adds	r3, r7, r1
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	1ad2      	subs	r2, r2, r3
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	621a      	str	r2, [r3, #32]
 8005988:	e01a      	b.n	80059c0 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else if (ep->xfer_len_db == 0U)
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10a      	bne.n	80059a8 <HAL_PCD_EP_DB_Transmit+0x664>
        {
          len = TxPctSize;
 8005992:	2388      	movs	r3, #136	@ 0x88
 8005994:	18fb      	adds	r3, r7, r3
 8005996:	881b      	ldrh	r3, [r3, #0]
 8005998:	228c      	movs	r2, #140	@ 0x8c
 800599a:	18ba      	adds	r2, r7, r2
 800599c:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	2224      	movs	r2, #36	@ 0x24
 80059a2:	2100      	movs	r1, #0
 80059a4:	5499      	strb	r1, [r3, r2]
 80059a6:	e00b      	b.n	80059c0 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else
        {
          len = ep->xfer_len_db;
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	6a1b      	ldr	r3, [r3, #32]
 80059ac:	228c      	movs	r2, #140	@ 0x8c
 80059ae:	18ba      	adds	r2, r7, r2
 80059b0:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	2200      	movs	r2, #0
 80059b6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	2224      	movs	r2, #36	@ 0x24
 80059bc:	2100      	movs	r1, #0
 80059be:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	785b      	ldrb	r3, [r3, #1]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d000      	beq.n	80059d0 <HAL_PCD_EP_DB_Transmit+0x68c>
 80059ce:	e06d      	b.n	8005aac <HAL_PCD_EP_DB_Transmit+0x768>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2250      	movs	r2, #80	@ 0x50
 80059dc:	5a9b      	ldrh	r3, [r3, r2]
 80059de:	b29b      	uxth	r3, r3
 80059e0:	001a      	movs	r2, r3
 80059e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80059e4:	189b      	adds	r3, r3, r2
 80059e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	00da      	lsls	r2, r3, #3
 80059ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80059f0:	18d3      	adds	r3, r2, r3
 80059f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005a64 <HAL_PCD_EP_DB_Transmit+0x720>)
 80059f4:	4694      	mov	ip, r2
 80059f6:	4463      	add	r3, ip
 80059f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80059fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80059fc:	881b      	ldrh	r3, [r3, #0]
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	059b      	lsls	r3, r3, #22
 8005a02:	0d9b      	lsrs	r3, r3, #22
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a08:	801a      	strh	r2, [r3, #0]
 8005a0a:	238c      	movs	r3, #140	@ 0x8c
 8005a0c:	18fb      	adds	r3, r7, r3
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d108      	bne.n	8005a26 <HAL_PCD_EP_DB_Transmit+0x6e2>
 8005a14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a16:	881b      	ldrh	r3, [r3, #0]
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	4a13      	ldr	r2, [pc, #76]	@ (8005a68 <HAL_PCD_EP_DB_Transmit+0x724>)
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	b29a      	uxth	r2, r3
 8005a20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a22:	801a      	strh	r2, [r3, #0]
 8005a24:	e05e      	b.n	8005ae4 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8005a26:	228c      	movs	r2, #140	@ 0x8c
 8005a28:	18bb      	adds	r3, r7, r2
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2b3e      	cmp	r3, #62	@ 0x3e
 8005a2e:	d821      	bhi.n	8005a74 <HAL_PCD_EP_DB_Transmit+0x730>
 8005a30:	18bb      	adds	r3, r7, r2
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	085b      	lsrs	r3, r3, #1
 8005a36:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a38:	18bb      	adds	r3, r7, r2
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	4013      	ands	r3, r2
 8005a40:	d002      	beq.n	8005a48 <HAL_PCD_EP_DB_Transmit+0x704>
 8005a42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a44:	3301      	adds	r3, #1
 8005a46:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a4a:	881b      	ldrh	r3, [r3, #0]
 8005a4c:	b29a      	uxth	r2, r3
 8005a4e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	029b      	lsls	r3, r3, #10
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	4313      	orrs	r3, r2
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a5c:	801a      	strh	r2, [r3, #0]
 8005a5e:	e041      	b.n	8005ae4 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8005a60:	00000402 	.word	0x00000402
 8005a64:	00000406 	.word	0x00000406
 8005a68:	ffff8000 	.word	0xffff8000
 8005a6c:	ffff8f8f 	.word	0xffff8f8f
 8005a70:	ffffc080 	.word	0xffffc080
 8005a74:	228c      	movs	r2, #140	@ 0x8c
 8005a76:	18bb      	adds	r3, r7, r2
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	095b      	lsrs	r3, r3, #5
 8005a7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a7e:	18bb      	adds	r3, r7, r2
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	221f      	movs	r2, #31
 8005a84:	4013      	ands	r3, r2
 8005a86:	d102      	bne.n	8005a8e <HAL_PCD_EP_DB_Transmit+0x74a>
 8005a88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a90:	881b      	ldrh	r3, [r3, #0]
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	029b      	lsls	r3, r3, #10
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	4a2c      	ldr	r2, [pc, #176]	@ (8005b54 <HAL_PCD_EP_DB_Transmit+0x810>)
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005aa8:	801a      	strh	r2, [r3, #0]
 8005aaa:	e01b      	b.n	8005ae4 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	785b      	ldrb	r3, [r3, #1]
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d117      	bne.n	8005ae4 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2250      	movs	r2, #80	@ 0x50
 8005aba:	5a9b      	ldrh	r3, [r3, r2]
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	001a      	movs	r2, r3
 8005ac0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ac2:	189b      	adds	r3, r3, r2
 8005ac4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	781b      	ldrb	r3, [r3, #0]
 8005aca:	00da      	lsls	r2, r3, #3
 8005acc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ace:	18d3      	adds	r3, r2, r3
 8005ad0:	4a21      	ldr	r2, [pc, #132]	@ (8005b58 <HAL_PCD_EP_DB_Transmit+0x814>)
 8005ad2:	4694      	mov	ip, r2
 8005ad4:	4463      	add	r3, ip
 8005ad6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ad8:	238c      	movs	r3, #140	@ 0x8c
 8005ada:	18fb      	adds	r3, r7, r3
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ae2:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6818      	ldr	r0, [r3, #0]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	6959      	ldr	r1, [r3, #20]
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	895a      	ldrh	r2, [r3, #10]
 8005af0:	238c      	movs	r3, #140	@ 0x8c
 8005af2:	18fb      	adds	r3, r7, r3
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	f004 fe7c 	bl	800a7f4 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	001a      	movs	r2, r3
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	18d3      	adds	r3, r2, r3
 8005b0a:	881b      	ldrh	r3, [r3, #0]
 8005b0c:	b29a      	uxth	r2, r3
 8005b0e:	2014      	movs	r0, #20
 8005b10:	183b      	adds	r3, r7, r0
 8005b12:	4912      	ldr	r1, [pc, #72]	@ (8005b5c <HAL_PCD_EP_DB_Transmit+0x818>)
 8005b14:	400a      	ands	r2, r1
 8005b16:	801a      	strh	r2, [r3, #0]
 8005b18:	183b      	adds	r3, r7, r0
 8005b1a:	183a      	adds	r2, r7, r0
 8005b1c:	8812      	ldrh	r2, [r2, #0]
 8005b1e:	2110      	movs	r1, #16
 8005b20:	404a      	eors	r2, r1
 8005b22:	801a      	strh	r2, [r3, #0]
 8005b24:	183b      	adds	r3, r7, r0
 8005b26:	183a      	adds	r2, r7, r0
 8005b28:	8812      	ldrh	r2, [r2, #0]
 8005b2a:	2120      	movs	r1, #32
 8005b2c:	404a      	eors	r2, r1
 8005b2e:	801a      	strh	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	001a      	movs	r2, r3
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	18d3      	adds	r3, r2, r3
 8005b3e:	183a      	adds	r2, r7, r0
 8005b40:	8812      	ldrh	r2, [r2, #0]
 8005b42:	4907      	ldr	r1, [pc, #28]	@ (8005b60 <HAL_PCD_EP_DB_Transmit+0x81c>)
 8005b44:	430a      	orrs	r2, r1
 8005b46:	b292      	uxth	r2, r2
 8005b48:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	0018      	movs	r0, r3
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	b024      	add	sp, #144	@ 0x90
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	ffff8000 	.word	0xffff8000
 8005b58:	00000406 	.word	0x00000406
 8005b5c:	ffff8fbf 	.word	0xffff8fbf
 8005b60:	ffff8080 	.word	0xffff8080

08005b64 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005b64:	b590      	push	{r4, r7, lr}
 8005b66:	b087      	sub	sp, #28
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	0008      	movs	r0, r1
 8005b6e:	0011      	movs	r1, r2
 8005b70:	607b      	str	r3, [r7, #4]
 8005b72:	240a      	movs	r4, #10
 8005b74:	193b      	adds	r3, r7, r4
 8005b76:	1c02      	adds	r2, r0, #0
 8005b78:	801a      	strh	r2, [r3, #0]
 8005b7a:	2308      	movs	r3, #8
 8005b7c:	18fb      	adds	r3, r7, r3
 8005b7e:	1c0a      	adds	r2, r1, #0
 8005b80:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005b82:	0021      	movs	r1, r4
 8005b84:	187b      	adds	r3, r7, r1
 8005b86:	881b      	ldrh	r3, [r3, #0]
 8005b88:	2280      	movs	r2, #128	@ 0x80
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00c      	beq.n	8005bac <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b92:	187b      	adds	r3, r7, r1
 8005b94:	881b      	ldrh	r3, [r3, #0]
 8005b96:	2207      	movs	r2, #7
 8005b98:	401a      	ands	r2, r3
 8005b9a:	0013      	movs	r3, r2
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	189b      	adds	r3, r3, r2
 8005ba0:	00db      	lsls	r3, r3, #3
 8005ba2:	3310      	adds	r3, #16
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	18d3      	adds	r3, r2, r3
 8005ba8:	617b      	str	r3, [r7, #20]
 8005baa:	e00b      	b.n	8005bc4 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005bac:	230a      	movs	r3, #10
 8005bae:	18fb      	adds	r3, r7, r3
 8005bb0:	881a      	ldrh	r2, [r3, #0]
 8005bb2:	0013      	movs	r3, r2
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	189b      	adds	r3, r3, r2
 8005bb8:	00db      	lsls	r3, r3, #3
 8005bba:	3351      	adds	r3, #81	@ 0x51
 8005bbc:	33ff      	adds	r3, #255	@ 0xff
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	18d3      	adds	r3, r2, r3
 8005bc2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005bc4:	2308      	movs	r3, #8
 8005bc6:	18fb      	adds	r3, r7, r3
 8005bc8:	881b      	ldrh	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d107      	bne.n	8005bde <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	80da      	strh	r2, [r3, #6]
 8005bdc:	e00b      	b.n	8005bf6 <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	2201      	movs	r2, #1
 8005be2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	0c1b      	lsrs	r3, r3, #16
 8005bf0:	b29a      	uxth	r2, r3
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	0018      	movs	r0, r3
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	b007      	add	sp, #28
 8005bfe:	bd90      	pop	{r4, r7, pc}

08005c00 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	23b4      	movs	r3, #180	@ 0xb4
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	2101      	movs	r1, #1
 8005c16:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	23b2      	movs	r3, #178	@ 0xb2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	2100      	movs	r1, #0
 8005c20:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2254      	movs	r2, #84	@ 0x54
 8005c26:	5a9b      	ldrh	r3, [r3, r2]
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	b299      	uxth	r1, r3
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2254      	movs	r2, #84	@ 0x54
 8005c34:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2254      	movs	r2, #84	@ 0x54
 8005c3a:	5a9b      	ldrh	r3, [r3, r2]
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	2202      	movs	r2, #2
 8005c40:	4313      	orrs	r3, r2
 8005c42:	b299      	uxth	r1, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2254      	movs	r2, #84	@ 0x54
 8005c48:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	0018      	movs	r0, r3
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	b004      	add	sp, #16
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b082      	sub	sp, #8
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	000a      	movs	r2, r1
 8005c5e:	1cfb      	adds	r3, r7, #3
 8005c60:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005c62:	46c0      	nop			@ (mov r8, r8)
 8005c64:	46bd      	mov	sp, r7
 8005c66:	b002      	add	sp, #8
 8005c68:	bd80      	pop	{r7, pc}
	...

08005c6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b088      	sub	sp, #32
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d102      	bne.n	8005c80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	f000 fb76 	bl	800636c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2201      	movs	r2, #1
 8005c86:	4013      	ands	r3, r2
 8005c88:	d100      	bne.n	8005c8c <HAL_RCC_OscConfig+0x20>
 8005c8a:	e08e      	b.n	8005daa <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005c8c:	4bc5      	ldr	r3, [pc, #788]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	220c      	movs	r2, #12
 8005c92:	4013      	ands	r3, r2
 8005c94:	2b04      	cmp	r3, #4
 8005c96:	d00e      	beq.n	8005cb6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005c98:	4bc2      	ldr	r3, [pc, #776]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	220c      	movs	r2, #12
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	2b08      	cmp	r3, #8
 8005ca2:	d117      	bne.n	8005cd4 <HAL_RCC_OscConfig+0x68>
 8005ca4:	4bbf      	ldr	r3, [pc, #764]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	23c0      	movs	r3, #192	@ 0xc0
 8005caa:	025b      	lsls	r3, r3, #9
 8005cac:	401a      	ands	r2, r3
 8005cae:	2380      	movs	r3, #128	@ 0x80
 8005cb0:	025b      	lsls	r3, r3, #9
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d10e      	bne.n	8005cd4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cb6:	4bbb      	ldr	r3, [pc, #748]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	2380      	movs	r3, #128	@ 0x80
 8005cbc:	029b      	lsls	r3, r3, #10
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	d100      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x58>
 8005cc2:	e071      	b.n	8005da8 <HAL_RCC_OscConfig+0x13c>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d000      	beq.n	8005cce <HAL_RCC_OscConfig+0x62>
 8005ccc:	e06c      	b.n	8005da8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	f000 fb4c 	bl	800636c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d107      	bne.n	8005cec <HAL_RCC_OscConfig+0x80>
 8005cdc:	4bb1      	ldr	r3, [pc, #708]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	4bb0      	ldr	r3, [pc, #704]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005ce2:	2180      	movs	r1, #128	@ 0x80
 8005ce4:	0249      	lsls	r1, r1, #9
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	e02f      	b.n	8005d4c <HAL_RCC_OscConfig+0xe0>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10c      	bne.n	8005d0e <HAL_RCC_OscConfig+0xa2>
 8005cf4:	4bab      	ldr	r3, [pc, #684]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	4baa      	ldr	r3, [pc, #680]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005cfa:	49ab      	ldr	r1, [pc, #684]	@ (8005fa8 <HAL_RCC_OscConfig+0x33c>)
 8005cfc:	400a      	ands	r2, r1
 8005cfe:	601a      	str	r2, [r3, #0]
 8005d00:	4ba8      	ldr	r3, [pc, #672]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	4ba7      	ldr	r3, [pc, #668]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d06:	49a9      	ldr	r1, [pc, #676]	@ (8005fac <HAL_RCC_OscConfig+0x340>)
 8005d08:	400a      	ands	r2, r1
 8005d0a:	601a      	str	r2, [r3, #0]
 8005d0c:	e01e      	b.n	8005d4c <HAL_RCC_OscConfig+0xe0>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	2b05      	cmp	r3, #5
 8005d14:	d10e      	bne.n	8005d34 <HAL_RCC_OscConfig+0xc8>
 8005d16:	4ba3      	ldr	r3, [pc, #652]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	4ba2      	ldr	r3, [pc, #648]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d1c:	2180      	movs	r1, #128	@ 0x80
 8005d1e:	02c9      	lsls	r1, r1, #11
 8005d20:	430a      	orrs	r2, r1
 8005d22:	601a      	str	r2, [r3, #0]
 8005d24:	4b9f      	ldr	r3, [pc, #636]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	4b9e      	ldr	r3, [pc, #632]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d2a:	2180      	movs	r1, #128	@ 0x80
 8005d2c:	0249      	lsls	r1, r1, #9
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	e00b      	b.n	8005d4c <HAL_RCC_OscConfig+0xe0>
 8005d34:	4b9b      	ldr	r3, [pc, #620]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	4b9a      	ldr	r3, [pc, #616]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d3a:	499b      	ldr	r1, [pc, #620]	@ (8005fa8 <HAL_RCC_OscConfig+0x33c>)
 8005d3c:	400a      	ands	r2, r1
 8005d3e:	601a      	str	r2, [r3, #0]
 8005d40:	4b98      	ldr	r3, [pc, #608]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	4b97      	ldr	r3, [pc, #604]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d46:	4999      	ldr	r1, [pc, #612]	@ (8005fac <HAL_RCC_OscConfig+0x340>)
 8005d48:	400a      	ands	r2, r1
 8005d4a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d014      	beq.n	8005d7e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d54:	f7fd fa0a 	bl	800316c <HAL_GetTick>
 8005d58:	0003      	movs	r3, r0
 8005d5a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d5c:	e008      	b.n	8005d70 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d5e:	f7fd fa05 	bl	800316c <HAL_GetTick>
 8005d62:	0002      	movs	r2, r0
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	2b64      	cmp	r3, #100	@ 0x64
 8005d6a:	d901      	bls.n	8005d70 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e2fd      	b.n	800636c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d70:	4b8c      	ldr	r3, [pc, #560]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	2380      	movs	r3, #128	@ 0x80
 8005d76:	029b      	lsls	r3, r3, #10
 8005d78:	4013      	ands	r3, r2
 8005d7a:	d0f0      	beq.n	8005d5e <HAL_RCC_OscConfig+0xf2>
 8005d7c:	e015      	b.n	8005daa <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d7e:	f7fd f9f5 	bl	800316c <HAL_GetTick>
 8005d82:	0003      	movs	r3, r0
 8005d84:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d86:	e008      	b.n	8005d9a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d88:	f7fd f9f0 	bl	800316c <HAL_GetTick>
 8005d8c:	0002      	movs	r2, r0
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	2b64      	cmp	r3, #100	@ 0x64
 8005d94:	d901      	bls.n	8005d9a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e2e8      	b.n	800636c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d9a:	4b82      	ldr	r3, [pc, #520]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	2380      	movs	r3, #128	@ 0x80
 8005da0:	029b      	lsls	r3, r3, #10
 8005da2:	4013      	ands	r3, r2
 8005da4:	d1f0      	bne.n	8005d88 <HAL_RCC_OscConfig+0x11c>
 8005da6:	e000      	b.n	8005daa <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005da8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2202      	movs	r2, #2
 8005db0:	4013      	ands	r3, r2
 8005db2:	d100      	bne.n	8005db6 <HAL_RCC_OscConfig+0x14a>
 8005db4:	e06c      	b.n	8005e90 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005db6:	4b7b      	ldr	r3, [pc, #492]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	220c      	movs	r2, #12
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	d00e      	beq.n	8005dde <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005dc0:	4b78      	ldr	r3, [pc, #480]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	220c      	movs	r2, #12
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	2b08      	cmp	r3, #8
 8005dca:	d11f      	bne.n	8005e0c <HAL_RCC_OscConfig+0x1a0>
 8005dcc:	4b75      	ldr	r3, [pc, #468]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005dce:	685a      	ldr	r2, [r3, #4]
 8005dd0:	23c0      	movs	r3, #192	@ 0xc0
 8005dd2:	025b      	lsls	r3, r3, #9
 8005dd4:	401a      	ands	r2, r3
 8005dd6:	2380      	movs	r3, #128	@ 0x80
 8005dd8:	021b      	lsls	r3, r3, #8
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d116      	bne.n	8005e0c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dde:	4b71      	ldr	r3, [pc, #452]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2202      	movs	r2, #2
 8005de4:	4013      	ands	r3, r2
 8005de6:	d005      	beq.n	8005df4 <HAL_RCC_OscConfig+0x188>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d001      	beq.n	8005df4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e2bb      	b.n	800636c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005df4:	4b6b      	ldr	r3, [pc, #428]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	22f8      	movs	r2, #248	@ 0xf8
 8005dfa:	4393      	bics	r3, r2
 8005dfc:	0019      	movs	r1, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	00da      	lsls	r2, r3, #3
 8005e04:	4b67      	ldr	r3, [pc, #412]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005e06:	430a      	orrs	r2, r1
 8005e08:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e0a:	e041      	b.n	8005e90 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d024      	beq.n	8005e5e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e14:	4b63      	ldr	r3, [pc, #396]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	4b62      	ldr	r3, [pc, #392]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005e1a:	2101      	movs	r1, #1
 8005e1c:	430a      	orrs	r2, r1
 8005e1e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e20:	f7fd f9a4 	bl	800316c <HAL_GetTick>
 8005e24:	0003      	movs	r3, r0
 8005e26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e28:	e008      	b.n	8005e3c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e2a:	f7fd f99f 	bl	800316c <HAL_GetTick>
 8005e2e:	0002      	movs	r2, r0
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d901      	bls.n	8005e3c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e297      	b.n	800636c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e3c:	4b59      	ldr	r3, [pc, #356]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2202      	movs	r2, #2
 8005e42:	4013      	ands	r3, r2
 8005e44:	d0f1      	beq.n	8005e2a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e46:	4b57      	ldr	r3, [pc, #348]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	22f8      	movs	r2, #248	@ 0xf8
 8005e4c:	4393      	bics	r3, r2
 8005e4e:	0019      	movs	r1, r3
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	691b      	ldr	r3, [r3, #16]
 8005e54:	00da      	lsls	r2, r3, #3
 8005e56:	4b53      	ldr	r3, [pc, #332]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	601a      	str	r2, [r3, #0]
 8005e5c:	e018      	b.n	8005e90 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e5e:	4b51      	ldr	r3, [pc, #324]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	4b50      	ldr	r3, [pc, #320]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005e64:	2101      	movs	r1, #1
 8005e66:	438a      	bics	r2, r1
 8005e68:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e6a:	f7fd f97f 	bl	800316c <HAL_GetTick>
 8005e6e:	0003      	movs	r3, r0
 8005e70:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e72:	e008      	b.n	8005e86 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e74:	f7fd f97a 	bl	800316c <HAL_GetTick>
 8005e78:	0002      	movs	r2, r0
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	1ad3      	subs	r3, r2, r3
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	d901      	bls.n	8005e86 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8005e82:	2303      	movs	r3, #3
 8005e84:	e272      	b.n	800636c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e86:	4b47      	ldr	r3, [pc, #284]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	d1f1      	bne.n	8005e74 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2208      	movs	r2, #8
 8005e96:	4013      	ands	r3, r2
 8005e98:	d036      	beq.n	8005f08 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d019      	beq.n	8005ed6 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ea2:	4b40      	ldr	r3, [pc, #256]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005ea4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ea6:	4b3f      	ldr	r3, [pc, #252]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005ea8:	2101      	movs	r1, #1
 8005eaa:	430a      	orrs	r2, r1
 8005eac:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005eae:	f7fd f95d 	bl	800316c <HAL_GetTick>
 8005eb2:	0003      	movs	r3, r0
 8005eb4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005eb6:	e008      	b.n	8005eca <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eb8:	f7fd f958 	bl	800316c <HAL_GetTick>
 8005ebc:	0002      	movs	r2, r0
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d901      	bls.n	8005eca <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e250      	b.n	800636c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005eca:	4b36      	ldr	r3, [pc, #216]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ece:	2202      	movs	r2, #2
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	d0f1      	beq.n	8005eb8 <HAL_RCC_OscConfig+0x24c>
 8005ed4:	e018      	b.n	8005f08 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ed6:	4b33      	ldr	r3, [pc, #204]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005ed8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005eda:	4b32      	ldr	r3, [pc, #200]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005edc:	2101      	movs	r1, #1
 8005ede:	438a      	bics	r2, r1
 8005ee0:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ee2:	f7fd f943 	bl	800316c <HAL_GetTick>
 8005ee6:	0003      	movs	r3, r0
 8005ee8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eea:	e008      	b.n	8005efe <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eec:	f7fd f93e 	bl	800316c <HAL_GetTick>
 8005ef0:	0002      	movs	r2, r0
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d901      	bls.n	8005efe <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e236      	b.n	800636c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005efe:	4b29      	ldr	r3, [pc, #164]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f02:	2202      	movs	r2, #2
 8005f04:	4013      	ands	r3, r2
 8005f06:	d1f1      	bne.n	8005eec <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	2204      	movs	r2, #4
 8005f0e:	4013      	ands	r3, r2
 8005f10:	d100      	bne.n	8005f14 <HAL_RCC_OscConfig+0x2a8>
 8005f12:	e0b5      	b.n	8006080 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f14:	201f      	movs	r0, #31
 8005f16:	183b      	adds	r3, r7, r0
 8005f18:	2200      	movs	r2, #0
 8005f1a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f1c:	4b21      	ldr	r3, [pc, #132]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005f1e:	69da      	ldr	r2, [r3, #28]
 8005f20:	2380      	movs	r3, #128	@ 0x80
 8005f22:	055b      	lsls	r3, r3, #21
 8005f24:	4013      	ands	r3, r2
 8005f26:	d110      	bne.n	8005f4a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f28:	4b1e      	ldr	r3, [pc, #120]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005f2a:	69da      	ldr	r2, [r3, #28]
 8005f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005f2e:	2180      	movs	r1, #128	@ 0x80
 8005f30:	0549      	lsls	r1, r1, #21
 8005f32:	430a      	orrs	r2, r1
 8005f34:	61da      	str	r2, [r3, #28]
 8005f36:	4b1b      	ldr	r3, [pc, #108]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005f38:	69da      	ldr	r2, [r3, #28]
 8005f3a:	2380      	movs	r3, #128	@ 0x80
 8005f3c:	055b      	lsls	r3, r3, #21
 8005f3e:	4013      	ands	r3, r2
 8005f40:	60fb      	str	r3, [r7, #12]
 8005f42:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005f44:	183b      	adds	r3, r7, r0
 8005f46:	2201      	movs	r2, #1
 8005f48:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f4a:	4b19      	ldr	r3, [pc, #100]	@ (8005fb0 <HAL_RCC_OscConfig+0x344>)
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	2380      	movs	r3, #128	@ 0x80
 8005f50:	005b      	lsls	r3, r3, #1
 8005f52:	4013      	ands	r3, r2
 8005f54:	d11a      	bne.n	8005f8c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f56:	4b16      	ldr	r3, [pc, #88]	@ (8005fb0 <HAL_RCC_OscConfig+0x344>)
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	4b15      	ldr	r3, [pc, #84]	@ (8005fb0 <HAL_RCC_OscConfig+0x344>)
 8005f5c:	2180      	movs	r1, #128	@ 0x80
 8005f5e:	0049      	lsls	r1, r1, #1
 8005f60:	430a      	orrs	r2, r1
 8005f62:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f64:	f7fd f902 	bl	800316c <HAL_GetTick>
 8005f68:	0003      	movs	r3, r0
 8005f6a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f6c:	e008      	b.n	8005f80 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f6e:	f7fd f8fd 	bl	800316c <HAL_GetTick>
 8005f72:	0002      	movs	r2, r0
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b64      	cmp	r3, #100	@ 0x64
 8005f7a:	d901      	bls.n	8005f80 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e1f5      	b.n	800636c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f80:	4b0b      	ldr	r3, [pc, #44]	@ (8005fb0 <HAL_RCC_OscConfig+0x344>)
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	2380      	movs	r3, #128	@ 0x80
 8005f86:	005b      	lsls	r3, r3, #1
 8005f88:	4013      	ands	r3, r2
 8005f8a:	d0f0      	beq.n	8005f6e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d10f      	bne.n	8005fb4 <HAL_RCC_OscConfig+0x348>
 8005f94:	4b03      	ldr	r3, [pc, #12]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005f96:	6a1a      	ldr	r2, [r3, #32]
 8005f98:	4b02      	ldr	r3, [pc, #8]	@ (8005fa4 <HAL_RCC_OscConfig+0x338>)
 8005f9a:	2101      	movs	r1, #1
 8005f9c:	430a      	orrs	r2, r1
 8005f9e:	621a      	str	r2, [r3, #32]
 8005fa0:	e036      	b.n	8006010 <HAL_RCC_OscConfig+0x3a4>
 8005fa2:	46c0      	nop			@ (mov r8, r8)
 8005fa4:	40021000 	.word	0x40021000
 8005fa8:	fffeffff 	.word	0xfffeffff
 8005fac:	fffbffff 	.word	0xfffbffff
 8005fb0:	40007000 	.word	0x40007000
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d10c      	bne.n	8005fd6 <HAL_RCC_OscConfig+0x36a>
 8005fbc:	4bca      	ldr	r3, [pc, #808]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8005fbe:	6a1a      	ldr	r2, [r3, #32]
 8005fc0:	4bc9      	ldr	r3, [pc, #804]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8005fc2:	2101      	movs	r1, #1
 8005fc4:	438a      	bics	r2, r1
 8005fc6:	621a      	str	r2, [r3, #32]
 8005fc8:	4bc7      	ldr	r3, [pc, #796]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8005fca:	6a1a      	ldr	r2, [r3, #32]
 8005fcc:	4bc6      	ldr	r3, [pc, #792]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8005fce:	2104      	movs	r1, #4
 8005fd0:	438a      	bics	r2, r1
 8005fd2:	621a      	str	r2, [r3, #32]
 8005fd4:	e01c      	b.n	8006010 <HAL_RCC_OscConfig+0x3a4>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	2b05      	cmp	r3, #5
 8005fdc:	d10c      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x38c>
 8005fde:	4bc2      	ldr	r3, [pc, #776]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8005fe0:	6a1a      	ldr	r2, [r3, #32]
 8005fe2:	4bc1      	ldr	r3, [pc, #772]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8005fe4:	2104      	movs	r1, #4
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	621a      	str	r2, [r3, #32]
 8005fea:	4bbf      	ldr	r3, [pc, #764]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8005fec:	6a1a      	ldr	r2, [r3, #32]
 8005fee:	4bbe      	ldr	r3, [pc, #760]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8005ff0:	2101      	movs	r1, #1
 8005ff2:	430a      	orrs	r2, r1
 8005ff4:	621a      	str	r2, [r3, #32]
 8005ff6:	e00b      	b.n	8006010 <HAL_RCC_OscConfig+0x3a4>
 8005ff8:	4bbb      	ldr	r3, [pc, #748]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8005ffa:	6a1a      	ldr	r2, [r3, #32]
 8005ffc:	4bba      	ldr	r3, [pc, #744]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8005ffe:	2101      	movs	r1, #1
 8006000:	438a      	bics	r2, r1
 8006002:	621a      	str	r2, [r3, #32]
 8006004:	4bb8      	ldr	r3, [pc, #736]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006006:	6a1a      	ldr	r2, [r3, #32]
 8006008:	4bb7      	ldr	r3, [pc, #732]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800600a:	2104      	movs	r1, #4
 800600c:	438a      	bics	r2, r1
 800600e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d014      	beq.n	8006042 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006018:	f7fd f8a8 	bl	800316c <HAL_GetTick>
 800601c:	0003      	movs	r3, r0
 800601e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006020:	e009      	b.n	8006036 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006022:	f7fd f8a3 	bl	800316c <HAL_GetTick>
 8006026:	0002      	movs	r2, r0
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	1ad3      	subs	r3, r2, r3
 800602c:	4aaf      	ldr	r2, [pc, #700]	@ (80062ec <HAL_RCC_OscConfig+0x680>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d901      	bls.n	8006036 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e19a      	b.n	800636c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006036:	4bac      	ldr	r3, [pc, #688]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	2202      	movs	r2, #2
 800603c:	4013      	ands	r3, r2
 800603e:	d0f0      	beq.n	8006022 <HAL_RCC_OscConfig+0x3b6>
 8006040:	e013      	b.n	800606a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006042:	f7fd f893 	bl	800316c <HAL_GetTick>
 8006046:	0003      	movs	r3, r0
 8006048:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800604a:	e009      	b.n	8006060 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800604c:	f7fd f88e 	bl	800316c <HAL_GetTick>
 8006050:	0002      	movs	r2, r0
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	4aa5      	ldr	r2, [pc, #660]	@ (80062ec <HAL_RCC_OscConfig+0x680>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d901      	bls.n	8006060 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e185      	b.n	800636c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006060:	4ba1      	ldr	r3, [pc, #644]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	2202      	movs	r2, #2
 8006066:	4013      	ands	r3, r2
 8006068:	d1f0      	bne.n	800604c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800606a:	231f      	movs	r3, #31
 800606c:	18fb      	adds	r3, r7, r3
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d105      	bne.n	8006080 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006074:	4b9c      	ldr	r3, [pc, #624]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006076:	69da      	ldr	r2, [r3, #28]
 8006078:	4b9b      	ldr	r3, [pc, #620]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800607a:	499d      	ldr	r1, [pc, #628]	@ (80062f0 <HAL_RCC_OscConfig+0x684>)
 800607c:	400a      	ands	r2, r1
 800607e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2210      	movs	r2, #16
 8006086:	4013      	ands	r3, r2
 8006088:	d063      	beq.n	8006152 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	695b      	ldr	r3, [r3, #20]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d12a      	bne.n	80060e8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006092:	4b95      	ldr	r3, [pc, #596]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006094:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006096:	4b94      	ldr	r3, [pc, #592]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006098:	2104      	movs	r1, #4
 800609a:	430a      	orrs	r2, r1
 800609c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800609e:	4b92      	ldr	r3, [pc, #584]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80060a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060a2:	4b91      	ldr	r3, [pc, #580]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80060a4:	2101      	movs	r1, #1
 80060a6:	430a      	orrs	r2, r1
 80060a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060aa:	f7fd f85f 	bl	800316c <HAL_GetTick>
 80060ae:	0003      	movs	r3, r0
 80060b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80060b2:	e008      	b.n	80060c6 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80060b4:	f7fd f85a 	bl	800316c <HAL_GetTick>
 80060b8:	0002      	movs	r2, r0
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d901      	bls.n	80060c6 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e152      	b.n	800636c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80060c6:	4b88      	ldr	r3, [pc, #544]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80060c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ca:	2202      	movs	r2, #2
 80060cc:	4013      	ands	r3, r2
 80060ce:	d0f1      	beq.n	80060b4 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80060d0:	4b85      	ldr	r3, [pc, #532]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80060d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060d4:	22f8      	movs	r2, #248	@ 0xf8
 80060d6:	4393      	bics	r3, r2
 80060d8:	0019      	movs	r1, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	699b      	ldr	r3, [r3, #24]
 80060de:	00da      	lsls	r2, r3, #3
 80060e0:	4b81      	ldr	r3, [pc, #516]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80060e2:	430a      	orrs	r2, r1
 80060e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80060e6:	e034      	b.n	8006152 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	695b      	ldr	r3, [r3, #20]
 80060ec:	3305      	adds	r3, #5
 80060ee:	d111      	bne.n	8006114 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80060f0:	4b7d      	ldr	r3, [pc, #500]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80060f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060f4:	4b7c      	ldr	r3, [pc, #496]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80060f6:	2104      	movs	r1, #4
 80060f8:	438a      	bics	r2, r1
 80060fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80060fc:	4b7a      	ldr	r3, [pc, #488]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80060fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006100:	22f8      	movs	r2, #248	@ 0xf8
 8006102:	4393      	bics	r3, r2
 8006104:	0019      	movs	r1, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	00da      	lsls	r2, r3, #3
 800610c:	4b76      	ldr	r3, [pc, #472]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800610e:	430a      	orrs	r2, r1
 8006110:	635a      	str	r2, [r3, #52]	@ 0x34
 8006112:	e01e      	b.n	8006152 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006114:	4b74      	ldr	r3, [pc, #464]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006116:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006118:	4b73      	ldr	r3, [pc, #460]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800611a:	2104      	movs	r1, #4
 800611c:	430a      	orrs	r2, r1
 800611e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8006120:	4b71      	ldr	r3, [pc, #452]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006122:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006124:	4b70      	ldr	r3, [pc, #448]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006126:	2101      	movs	r1, #1
 8006128:	438a      	bics	r2, r1
 800612a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800612c:	f7fd f81e 	bl	800316c <HAL_GetTick>
 8006130:	0003      	movs	r3, r0
 8006132:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006134:	e008      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006136:	f7fd f819 	bl	800316c <HAL_GetTick>
 800613a:	0002      	movs	r2, r0
 800613c:	69bb      	ldr	r3, [r7, #24]
 800613e:	1ad3      	subs	r3, r2, r3
 8006140:	2b02      	cmp	r3, #2
 8006142:	d901      	bls.n	8006148 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8006144:	2303      	movs	r3, #3
 8006146:	e111      	b.n	800636c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006148:	4b67      	ldr	r3, [pc, #412]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800614a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800614c:	2202      	movs	r2, #2
 800614e:	4013      	ands	r3, r2
 8006150:	d1f1      	bne.n	8006136 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2220      	movs	r2, #32
 8006158:	4013      	ands	r3, r2
 800615a:	d05c      	beq.n	8006216 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800615c:	4b62      	ldr	r3, [pc, #392]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	220c      	movs	r2, #12
 8006162:	4013      	ands	r3, r2
 8006164:	2b0c      	cmp	r3, #12
 8006166:	d00e      	beq.n	8006186 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8006168:	4b5f      	ldr	r3, [pc, #380]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	220c      	movs	r2, #12
 800616e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8006170:	2b08      	cmp	r3, #8
 8006172:	d114      	bne.n	800619e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8006174:	4b5c      	ldr	r3, [pc, #368]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006176:	685a      	ldr	r2, [r3, #4]
 8006178:	23c0      	movs	r3, #192	@ 0xc0
 800617a:	025b      	lsls	r3, r3, #9
 800617c:	401a      	ands	r2, r3
 800617e:	23c0      	movs	r3, #192	@ 0xc0
 8006180:	025b      	lsls	r3, r3, #9
 8006182:	429a      	cmp	r2, r3
 8006184:	d10b      	bne.n	800619e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8006186:	4b58      	ldr	r3, [pc, #352]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006188:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800618a:	2380      	movs	r3, #128	@ 0x80
 800618c:	029b      	lsls	r3, r3, #10
 800618e:	4013      	ands	r3, r2
 8006190:	d040      	beq.n	8006214 <HAL_RCC_OscConfig+0x5a8>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	2b01      	cmp	r3, #1
 8006198:	d03c      	beq.n	8006214 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e0e6      	b.n	800636c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d01b      	beq.n	80061de <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80061a6:	4b50      	ldr	r3, [pc, #320]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80061a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061aa:	4b4f      	ldr	r3, [pc, #316]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80061ac:	2180      	movs	r1, #128	@ 0x80
 80061ae:	0249      	lsls	r1, r1, #9
 80061b0:	430a      	orrs	r2, r1
 80061b2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061b4:	f7fc ffda 	bl	800316c <HAL_GetTick>
 80061b8:	0003      	movs	r3, r0
 80061ba:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80061bc:	e008      	b.n	80061d0 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061be:	f7fc ffd5 	bl	800316c <HAL_GetTick>
 80061c2:	0002      	movs	r2, r0
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d901      	bls.n	80061d0 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e0cd      	b.n	800636c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80061d0:	4b45      	ldr	r3, [pc, #276]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80061d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061d4:	2380      	movs	r3, #128	@ 0x80
 80061d6:	029b      	lsls	r3, r3, #10
 80061d8:	4013      	ands	r3, r2
 80061da:	d0f0      	beq.n	80061be <HAL_RCC_OscConfig+0x552>
 80061dc:	e01b      	b.n	8006216 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80061de:	4b42      	ldr	r3, [pc, #264]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80061e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061e2:	4b41      	ldr	r3, [pc, #260]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80061e4:	4943      	ldr	r1, [pc, #268]	@ (80062f4 <HAL_RCC_OscConfig+0x688>)
 80061e6:	400a      	ands	r2, r1
 80061e8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ea:	f7fc ffbf 	bl	800316c <HAL_GetTick>
 80061ee:	0003      	movs	r3, r0
 80061f0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80061f2:	e008      	b.n	8006206 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061f4:	f7fc ffba 	bl	800316c <HAL_GetTick>
 80061f8:	0002      	movs	r2, r0
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d901      	bls.n	8006206 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e0b2      	b.n	800636c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006206:	4b38      	ldr	r3, [pc, #224]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006208:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800620a:	2380      	movs	r3, #128	@ 0x80
 800620c:	029b      	lsls	r3, r3, #10
 800620e:	4013      	ands	r3, r2
 8006210:	d1f0      	bne.n	80061f4 <HAL_RCC_OscConfig+0x588>
 8006212:	e000      	b.n	8006216 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8006214:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621a:	2b00      	cmp	r3, #0
 800621c:	d100      	bne.n	8006220 <HAL_RCC_OscConfig+0x5b4>
 800621e:	e0a4      	b.n	800636a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006220:	4b31      	ldr	r3, [pc, #196]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	220c      	movs	r2, #12
 8006226:	4013      	ands	r3, r2
 8006228:	2b08      	cmp	r3, #8
 800622a:	d100      	bne.n	800622e <HAL_RCC_OscConfig+0x5c2>
 800622c:	e078      	b.n	8006320 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006232:	2b02      	cmp	r3, #2
 8006234:	d14c      	bne.n	80062d0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006236:	4b2c      	ldr	r3, [pc, #176]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	4b2b      	ldr	r3, [pc, #172]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800623c:	492e      	ldr	r1, [pc, #184]	@ (80062f8 <HAL_RCC_OscConfig+0x68c>)
 800623e:	400a      	ands	r2, r1
 8006240:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006242:	f7fc ff93 	bl	800316c <HAL_GetTick>
 8006246:	0003      	movs	r3, r0
 8006248:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800624a:	e008      	b.n	800625e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800624c:	f7fc ff8e 	bl	800316c <HAL_GetTick>
 8006250:	0002      	movs	r2, r0
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	1ad3      	subs	r3, r2, r3
 8006256:	2b02      	cmp	r3, #2
 8006258:	d901      	bls.n	800625e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800625a:	2303      	movs	r3, #3
 800625c:	e086      	b.n	800636c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800625e:	4b22      	ldr	r3, [pc, #136]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	2380      	movs	r3, #128	@ 0x80
 8006264:	049b      	lsls	r3, r3, #18
 8006266:	4013      	ands	r3, r2
 8006268:	d1f0      	bne.n	800624c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800626a:	4b1f      	ldr	r3, [pc, #124]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800626c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800626e:	220f      	movs	r2, #15
 8006270:	4393      	bics	r3, r2
 8006272:	0019      	movs	r1, r3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006278:	4b1b      	ldr	r3, [pc, #108]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800627a:	430a      	orrs	r2, r1
 800627c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800627e:	4b1a      	ldr	r3, [pc, #104]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	4a1e      	ldr	r2, [pc, #120]	@ (80062fc <HAL_RCC_OscConfig+0x690>)
 8006284:	4013      	ands	r3, r2
 8006286:	0019      	movs	r1, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006290:	431a      	orrs	r2, r3
 8006292:	4b15      	ldr	r3, [pc, #84]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 8006294:	430a      	orrs	r2, r1
 8006296:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006298:	4b13      	ldr	r3, [pc, #76]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	4b12      	ldr	r3, [pc, #72]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 800629e:	2180      	movs	r1, #128	@ 0x80
 80062a0:	0449      	lsls	r1, r1, #17
 80062a2:	430a      	orrs	r2, r1
 80062a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062a6:	f7fc ff61 	bl	800316c <HAL_GetTick>
 80062aa:	0003      	movs	r3, r0
 80062ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062ae:	e008      	b.n	80062c2 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062b0:	f7fc ff5c 	bl	800316c <HAL_GetTick>
 80062b4:	0002      	movs	r2, r0
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d901      	bls.n	80062c2 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e054      	b.n	800636c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062c2:	4b09      	ldr	r3, [pc, #36]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	2380      	movs	r3, #128	@ 0x80
 80062c8:	049b      	lsls	r3, r3, #18
 80062ca:	4013      	ands	r3, r2
 80062cc:	d0f0      	beq.n	80062b0 <HAL_RCC_OscConfig+0x644>
 80062ce:	e04c      	b.n	800636a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062d0:	4b05      	ldr	r3, [pc, #20]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	4b04      	ldr	r3, [pc, #16]	@ (80062e8 <HAL_RCC_OscConfig+0x67c>)
 80062d6:	4908      	ldr	r1, [pc, #32]	@ (80062f8 <HAL_RCC_OscConfig+0x68c>)
 80062d8:	400a      	ands	r2, r1
 80062da:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062dc:	f7fc ff46 	bl	800316c <HAL_GetTick>
 80062e0:	0003      	movs	r3, r0
 80062e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062e4:	e015      	b.n	8006312 <HAL_RCC_OscConfig+0x6a6>
 80062e6:	46c0      	nop			@ (mov r8, r8)
 80062e8:	40021000 	.word	0x40021000
 80062ec:	00001388 	.word	0x00001388
 80062f0:	efffffff 	.word	0xefffffff
 80062f4:	fffeffff 	.word	0xfffeffff
 80062f8:	feffffff 	.word	0xfeffffff
 80062fc:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006300:	f7fc ff34 	bl	800316c <HAL_GetTick>
 8006304:	0002      	movs	r2, r0
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	2b02      	cmp	r3, #2
 800630c:	d901      	bls.n	8006312 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e02c      	b.n	800636c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006312:	4b18      	ldr	r3, [pc, #96]	@ (8006374 <HAL_RCC_OscConfig+0x708>)
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	2380      	movs	r3, #128	@ 0x80
 8006318:	049b      	lsls	r3, r3, #18
 800631a:	4013      	ands	r3, r2
 800631c:	d1f0      	bne.n	8006300 <HAL_RCC_OscConfig+0x694>
 800631e:	e024      	b.n	800636a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006324:	2b01      	cmp	r3, #1
 8006326:	d101      	bne.n	800632c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e01f      	b.n	800636c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800632c:	4b11      	ldr	r3, [pc, #68]	@ (8006374 <HAL_RCC_OscConfig+0x708>)
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8006332:	4b10      	ldr	r3, [pc, #64]	@ (8006374 <HAL_RCC_OscConfig+0x708>)
 8006334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006336:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006338:	697a      	ldr	r2, [r7, #20]
 800633a:	23c0      	movs	r3, #192	@ 0xc0
 800633c:	025b      	lsls	r3, r3, #9
 800633e:	401a      	ands	r2, r3
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006344:	429a      	cmp	r2, r3
 8006346:	d10e      	bne.n	8006366 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	220f      	movs	r2, #15
 800634c:	401a      	ands	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006352:	429a      	cmp	r2, r3
 8006354:	d107      	bne.n	8006366 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006356:	697a      	ldr	r2, [r7, #20]
 8006358:	23f0      	movs	r3, #240	@ 0xf0
 800635a:	039b      	lsls	r3, r3, #14
 800635c:	401a      	ands	r2, r3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006362:	429a      	cmp	r2, r3
 8006364:	d001      	beq.n	800636a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e000      	b.n	800636c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800636a:	2300      	movs	r3, #0
}
 800636c:	0018      	movs	r0, r3
 800636e:	46bd      	mov	sp, r7
 8006370:	b008      	add	sp, #32
 8006372:	bd80      	pop	{r7, pc}
 8006374:	40021000 	.word	0x40021000

08006378 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d101      	bne.n	800638c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e0bf      	b.n	800650c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800638c:	4b61      	ldr	r3, [pc, #388]	@ (8006514 <HAL_RCC_ClockConfig+0x19c>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2201      	movs	r2, #1
 8006392:	4013      	ands	r3, r2
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	429a      	cmp	r2, r3
 8006398:	d911      	bls.n	80063be <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800639a:	4b5e      	ldr	r3, [pc, #376]	@ (8006514 <HAL_RCC_ClockConfig+0x19c>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2201      	movs	r2, #1
 80063a0:	4393      	bics	r3, r2
 80063a2:	0019      	movs	r1, r3
 80063a4:	4b5b      	ldr	r3, [pc, #364]	@ (8006514 <HAL_RCC_ClockConfig+0x19c>)
 80063a6:	683a      	ldr	r2, [r7, #0]
 80063a8:	430a      	orrs	r2, r1
 80063aa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063ac:	4b59      	ldr	r3, [pc, #356]	@ (8006514 <HAL_RCC_ClockConfig+0x19c>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2201      	movs	r2, #1
 80063b2:	4013      	ands	r3, r2
 80063b4:	683a      	ldr	r2, [r7, #0]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d001      	beq.n	80063be <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e0a6      	b.n	800650c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	2202      	movs	r2, #2
 80063c4:	4013      	ands	r3, r2
 80063c6:	d015      	beq.n	80063f4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2204      	movs	r2, #4
 80063ce:	4013      	ands	r3, r2
 80063d0:	d006      	beq.n	80063e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80063d2:	4b51      	ldr	r3, [pc, #324]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 80063d4:	685a      	ldr	r2, [r3, #4]
 80063d6:	4b50      	ldr	r3, [pc, #320]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 80063d8:	21e0      	movs	r1, #224	@ 0xe0
 80063da:	00c9      	lsls	r1, r1, #3
 80063dc:	430a      	orrs	r2, r1
 80063de:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063e0:	4b4d      	ldr	r3, [pc, #308]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	22f0      	movs	r2, #240	@ 0xf0
 80063e6:	4393      	bics	r3, r2
 80063e8:	0019      	movs	r1, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	689a      	ldr	r2, [r3, #8]
 80063ee:	4b4a      	ldr	r3, [pc, #296]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 80063f0:	430a      	orrs	r2, r1
 80063f2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2201      	movs	r2, #1
 80063fa:	4013      	ands	r3, r2
 80063fc:	d04c      	beq.n	8006498 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2b01      	cmp	r3, #1
 8006404:	d107      	bne.n	8006416 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006406:	4b44      	ldr	r3, [pc, #272]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	2380      	movs	r3, #128	@ 0x80
 800640c:	029b      	lsls	r3, r3, #10
 800640e:	4013      	ands	r3, r2
 8006410:	d120      	bne.n	8006454 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e07a      	b.n	800650c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	2b02      	cmp	r3, #2
 800641c:	d107      	bne.n	800642e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800641e:	4b3e      	ldr	r3, [pc, #248]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	2380      	movs	r3, #128	@ 0x80
 8006424:	049b      	lsls	r3, r3, #18
 8006426:	4013      	ands	r3, r2
 8006428:	d114      	bne.n	8006454 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e06e      	b.n	800650c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	2b03      	cmp	r3, #3
 8006434:	d107      	bne.n	8006446 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006436:	4b38      	ldr	r3, [pc, #224]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 8006438:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800643a:	2380      	movs	r3, #128	@ 0x80
 800643c:	029b      	lsls	r3, r3, #10
 800643e:	4013      	ands	r3, r2
 8006440:	d108      	bne.n	8006454 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e062      	b.n	800650c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006446:	4b34      	ldr	r3, [pc, #208]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2202      	movs	r2, #2
 800644c:	4013      	ands	r3, r2
 800644e:	d101      	bne.n	8006454 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e05b      	b.n	800650c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006454:	4b30      	ldr	r3, [pc, #192]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	2203      	movs	r2, #3
 800645a:	4393      	bics	r3, r2
 800645c:	0019      	movs	r1, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	685a      	ldr	r2, [r3, #4]
 8006462:	4b2d      	ldr	r3, [pc, #180]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 8006464:	430a      	orrs	r2, r1
 8006466:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006468:	f7fc fe80 	bl	800316c <HAL_GetTick>
 800646c:	0003      	movs	r3, r0
 800646e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006470:	e009      	b.n	8006486 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006472:	f7fc fe7b 	bl	800316c <HAL_GetTick>
 8006476:	0002      	movs	r2, r0
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	4a27      	ldr	r2, [pc, #156]	@ (800651c <HAL_RCC_ClockConfig+0x1a4>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d901      	bls.n	8006486 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	e042      	b.n	800650c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006486:	4b24      	ldr	r3, [pc, #144]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	220c      	movs	r2, #12
 800648c:	401a      	ands	r2, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	009b      	lsls	r3, r3, #2
 8006494:	429a      	cmp	r2, r3
 8006496:	d1ec      	bne.n	8006472 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006498:	4b1e      	ldr	r3, [pc, #120]	@ (8006514 <HAL_RCC_ClockConfig+0x19c>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2201      	movs	r2, #1
 800649e:	4013      	ands	r3, r2
 80064a0:	683a      	ldr	r2, [r7, #0]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d211      	bcs.n	80064ca <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064a6:	4b1b      	ldr	r3, [pc, #108]	@ (8006514 <HAL_RCC_ClockConfig+0x19c>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2201      	movs	r2, #1
 80064ac:	4393      	bics	r3, r2
 80064ae:	0019      	movs	r1, r3
 80064b0:	4b18      	ldr	r3, [pc, #96]	@ (8006514 <HAL_RCC_ClockConfig+0x19c>)
 80064b2:	683a      	ldr	r2, [r7, #0]
 80064b4:	430a      	orrs	r2, r1
 80064b6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064b8:	4b16      	ldr	r3, [pc, #88]	@ (8006514 <HAL_RCC_ClockConfig+0x19c>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2201      	movs	r2, #1
 80064be:	4013      	ands	r3, r2
 80064c0:	683a      	ldr	r2, [r7, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d001      	beq.n	80064ca <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e020      	b.n	800650c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	2204      	movs	r2, #4
 80064d0:	4013      	ands	r3, r2
 80064d2:	d009      	beq.n	80064e8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80064d4:	4b10      	ldr	r3, [pc, #64]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	4a11      	ldr	r2, [pc, #68]	@ (8006520 <HAL_RCC_ClockConfig+0x1a8>)
 80064da:	4013      	ands	r3, r2
 80064dc:	0019      	movs	r1, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	68da      	ldr	r2, [r3, #12]
 80064e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 80064e4:	430a      	orrs	r2, r1
 80064e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80064e8:	f000 f820 	bl	800652c <HAL_RCC_GetSysClockFreq>
 80064ec:	0001      	movs	r1, r0
 80064ee:	4b0a      	ldr	r3, [pc, #40]	@ (8006518 <HAL_RCC_ClockConfig+0x1a0>)
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	091b      	lsrs	r3, r3, #4
 80064f4:	220f      	movs	r2, #15
 80064f6:	4013      	ands	r3, r2
 80064f8:	4a0a      	ldr	r2, [pc, #40]	@ (8006524 <HAL_RCC_ClockConfig+0x1ac>)
 80064fa:	5cd3      	ldrb	r3, [r2, r3]
 80064fc:	000a      	movs	r2, r1
 80064fe:	40da      	lsrs	r2, r3
 8006500:	4b09      	ldr	r3, [pc, #36]	@ (8006528 <HAL_RCC_ClockConfig+0x1b0>)
 8006502:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006504:	2003      	movs	r0, #3
 8006506:	f7fc fdeb 	bl	80030e0 <HAL_InitTick>
  
  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	0018      	movs	r0, r3
 800650e:	46bd      	mov	sp, r7
 8006510:	b004      	add	sp, #16
 8006512:	bd80      	pop	{r7, pc}
 8006514:	40022000 	.word	0x40022000
 8006518:	40021000 	.word	0x40021000
 800651c:	00001388 	.word	0x00001388
 8006520:	fffff8ff 	.word	0xfffff8ff
 8006524:	0800fe0c 	.word	0x0800fe0c
 8006528:	20000018 	.word	0x20000018

0800652c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b086      	sub	sp, #24
 8006530:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006532:	2300      	movs	r3, #0
 8006534:	60fb      	str	r3, [r7, #12]
 8006536:	2300      	movs	r3, #0
 8006538:	60bb      	str	r3, [r7, #8]
 800653a:	2300      	movs	r3, #0
 800653c:	617b      	str	r3, [r7, #20]
 800653e:	2300      	movs	r3, #0
 8006540:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006542:	2300      	movs	r3, #0
 8006544:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006546:	4b2d      	ldr	r3, [pc, #180]	@ (80065fc <HAL_RCC_GetSysClockFreq+0xd0>)
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	220c      	movs	r2, #12
 8006550:	4013      	ands	r3, r2
 8006552:	2b0c      	cmp	r3, #12
 8006554:	d046      	beq.n	80065e4 <HAL_RCC_GetSysClockFreq+0xb8>
 8006556:	d848      	bhi.n	80065ea <HAL_RCC_GetSysClockFreq+0xbe>
 8006558:	2b04      	cmp	r3, #4
 800655a:	d002      	beq.n	8006562 <HAL_RCC_GetSysClockFreq+0x36>
 800655c:	2b08      	cmp	r3, #8
 800655e:	d003      	beq.n	8006568 <HAL_RCC_GetSysClockFreq+0x3c>
 8006560:	e043      	b.n	80065ea <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006562:	4b27      	ldr	r3, [pc, #156]	@ (8006600 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006564:	613b      	str	r3, [r7, #16]
      break;
 8006566:	e043      	b.n	80065f0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	0c9b      	lsrs	r3, r3, #18
 800656c:	220f      	movs	r2, #15
 800656e:	4013      	ands	r3, r2
 8006570:	4a24      	ldr	r2, [pc, #144]	@ (8006604 <HAL_RCC_GetSysClockFreq+0xd8>)
 8006572:	5cd3      	ldrb	r3, [r2, r3]
 8006574:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006576:	4b21      	ldr	r3, [pc, #132]	@ (80065fc <HAL_RCC_GetSysClockFreq+0xd0>)
 8006578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800657a:	220f      	movs	r2, #15
 800657c:	4013      	ands	r3, r2
 800657e:	4a22      	ldr	r2, [pc, #136]	@ (8006608 <HAL_RCC_GetSysClockFreq+0xdc>)
 8006580:	5cd3      	ldrb	r3, [r2, r3]
 8006582:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	23c0      	movs	r3, #192	@ 0xc0
 8006588:	025b      	lsls	r3, r3, #9
 800658a:	401a      	ands	r2, r3
 800658c:	2380      	movs	r3, #128	@ 0x80
 800658e:	025b      	lsls	r3, r3, #9
 8006590:	429a      	cmp	r2, r3
 8006592:	d109      	bne.n	80065a8 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006594:	68b9      	ldr	r1, [r7, #8]
 8006596:	481a      	ldr	r0, [pc, #104]	@ (8006600 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006598:	f7f9 fdd2 	bl	8000140 <__udivsi3>
 800659c:	0003      	movs	r3, r0
 800659e:	001a      	movs	r2, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4353      	muls	r3, r2
 80065a4:	617b      	str	r3, [r7, #20]
 80065a6:	e01a      	b.n	80065de <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80065a8:	68fa      	ldr	r2, [r7, #12]
 80065aa:	23c0      	movs	r3, #192	@ 0xc0
 80065ac:	025b      	lsls	r3, r3, #9
 80065ae:	401a      	ands	r2, r3
 80065b0:	23c0      	movs	r3, #192	@ 0xc0
 80065b2:	025b      	lsls	r3, r3, #9
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d109      	bne.n	80065cc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80065b8:	68b9      	ldr	r1, [r7, #8]
 80065ba:	4814      	ldr	r0, [pc, #80]	@ (800660c <HAL_RCC_GetSysClockFreq+0xe0>)
 80065bc:	f7f9 fdc0 	bl	8000140 <__udivsi3>
 80065c0:	0003      	movs	r3, r0
 80065c2:	001a      	movs	r2, r3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	4353      	muls	r3, r2
 80065c8:	617b      	str	r3, [r7, #20]
 80065ca:	e008      	b.n	80065de <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80065cc:	68b9      	ldr	r1, [r7, #8]
 80065ce:	480c      	ldr	r0, [pc, #48]	@ (8006600 <HAL_RCC_GetSysClockFreq+0xd4>)
 80065d0:	f7f9 fdb6 	bl	8000140 <__udivsi3>
 80065d4:	0003      	movs	r3, r0
 80065d6:	001a      	movs	r2, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4353      	muls	r3, r2
 80065dc:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	613b      	str	r3, [r7, #16]
      break;
 80065e2:	e005      	b.n	80065f0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80065e4:	4b09      	ldr	r3, [pc, #36]	@ (800660c <HAL_RCC_GetSysClockFreq+0xe0>)
 80065e6:	613b      	str	r3, [r7, #16]
      break;
 80065e8:	e002      	b.n	80065f0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80065ea:	4b05      	ldr	r3, [pc, #20]	@ (8006600 <HAL_RCC_GetSysClockFreq+0xd4>)
 80065ec:	613b      	str	r3, [r7, #16]
      break;
 80065ee:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80065f0:	693b      	ldr	r3, [r7, #16]
}
 80065f2:	0018      	movs	r0, r3
 80065f4:	46bd      	mov	sp, r7
 80065f6:	b006      	add	sp, #24
 80065f8:	bd80      	pop	{r7, pc}
 80065fa:	46c0      	nop			@ (mov r8, r8)
 80065fc:	40021000 	.word	0x40021000
 8006600:	007a1200 	.word	0x007a1200
 8006604:	0800fe24 	.word	0x0800fe24
 8006608:	0800fe34 	.word	0x0800fe34
 800660c:	02dc6c00 	.word	0x02dc6c00

08006610 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006614:	4b02      	ldr	r3, [pc, #8]	@ (8006620 <HAL_RCC_GetHCLKFreq+0x10>)
 8006616:	681b      	ldr	r3, [r3, #0]
}
 8006618:	0018      	movs	r0, r3
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	46c0      	nop			@ (mov r8, r8)
 8006620:	20000018 	.word	0x20000018

08006624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006628:	f7ff fff2 	bl	8006610 <HAL_RCC_GetHCLKFreq>
 800662c:	0001      	movs	r1, r0
 800662e:	4b06      	ldr	r3, [pc, #24]	@ (8006648 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	0a1b      	lsrs	r3, r3, #8
 8006634:	2207      	movs	r2, #7
 8006636:	4013      	ands	r3, r2
 8006638:	4a04      	ldr	r2, [pc, #16]	@ (800664c <HAL_RCC_GetPCLK1Freq+0x28>)
 800663a:	5cd3      	ldrb	r3, [r2, r3]
 800663c:	40d9      	lsrs	r1, r3
 800663e:	000b      	movs	r3, r1
}    
 8006640:	0018      	movs	r0, r3
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	46c0      	nop			@ (mov r8, r8)
 8006648:	40021000 	.word	0x40021000
 800664c:	0800fe1c 	.word	0x0800fe1c

08006650 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006658:	2300      	movs	r3, #0
 800665a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800665c:	2300      	movs	r3, #0
 800665e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	2380      	movs	r3, #128	@ 0x80
 8006666:	025b      	lsls	r3, r3, #9
 8006668:	4013      	ands	r3, r2
 800666a:	d100      	bne.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800666c:	e08e      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800666e:	2017      	movs	r0, #23
 8006670:	183b      	adds	r3, r7, r0
 8006672:	2200      	movs	r2, #0
 8006674:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006676:	4b6e      	ldr	r3, [pc, #440]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006678:	69da      	ldr	r2, [r3, #28]
 800667a:	2380      	movs	r3, #128	@ 0x80
 800667c:	055b      	lsls	r3, r3, #21
 800667e:	4013      	ands	r3, r2
 8006680:	d110      	bne.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006682:	4b6b      	ldr	r3, [pc, #428]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006684:	69da      	ldr	r2, [r3, #28]
 8006686:	4b6a      	ldr	r3, [pc, #424]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006688:	2180      	movs	r1, #128	@ 0x80
 800668a:	0549      	lsls	r1, r1, #21
 800668c:	430a      	orrs	r2, r1
 800668e:	61da      	str	r2, [r3, #28]
 8006690:	4b67      	ldr	r3, [pc, #412]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006692:	69da      	ldr	r2, [r3, #28]
 8006694:	2380      	movs	r3, #128	@ 0x80
 8006696:	055b      	lsls	r3, r3, #21
 8006698:	4013      	ands	r3, r2
 800669a:	60bb      	str	r3, [r7, #8]
 800669c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800669e:	183b      	adds	r3, r7, r0
 80066a0:	2201      	movs	r2, #1
 80066a2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066a4:	4b63      	ldr	r3, [pc, #396]	@ (8006834 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	2380      	movs	r3, #128	@ 0x80
 80066aa:	005b      	lsls	r3, r3, #1
 80066ac:	4013      	ands	r3, r2
 80066ae:	d11a      	bne.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066b0:	4b60      	ldr	r3, [pc, #384]	@ (8006834 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	4b5f      	ldr	r3, [pc, #380]	@ (8006834 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80066b6:	2180      	movs	r1, #128	@ 0x80
 80066b8:	0049      	lsls	r1, r1, #1
 80066ba:	430a      	orrs	r2, r1
 80066bc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066be:	f7fc fd55 	bl	800316c <HAL_GetTick>
 80066c2:	0003      	movs	r3, r0
 80066c4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066c6:	e008      	b.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066c8:	f7fc fd50 	bl	800316c <HAL_GetTick>
 80066cc:	0002      	movs	r2, r0
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	2b64      	cmp	r3, #100	@ 0x64
 80066d4:	d901      	bls.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e0a6      	b.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066da:	4b56      	ldr	r3, [pc, #344]	@ (8006834 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	2380      	movs	r3, #128	@ 0x80
 80066e0:	005b      	lsls	r3, r3, #1
 80066e2:	4013      	ands	r3, r2
 80066e4:	d0f0      	beq.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80066e6:	4b52      	ldr	r3, [pc, #328]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80066e8:	6a1a      	ldr	r2, [r3, #32]
 80066ea:	23c0      	movs	r3, #192	@ 0xc0
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	4013      	ands	r3, r2
 80066f0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d034      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685a      	ldr	r2, [r3, #4]
 80066fc:	23c0      	movs	r3, #192	@ 0xc0
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	4013      	ands	r3, r2
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	429a      	cmp	r2, r3
 8006706:	d02c      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006708:	4b49      	ldr	r3, [pc, #292]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800670a:	6a1b      	ldr	r3, [r3, #32]
 800670c:	4a4a      	ldr	r2, [pc, #296]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800670e:	4013      	ands	r3, r2
 8006710:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006712:	4b47      	ldr	r3, [pc, #284]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006714:	6a1a      	ldr	r2, [r3, #32]
 8006716:	4b46      	ldr	r3, [pc, #280]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006718:	2180      	movs	r1, #128	@ 0x80
 800671a:	0249      	lsls	r1, r1, #9
 800671c:	430a      	orrs	r2, r1
 800671e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006720:	4b43      	ldr	r3, [pc, #268]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006722:	6a1a      	ldr	r2, [r3, #32]
 8006724:	4b42      	ldr	r3, [pc, #264]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006726:	4945      	ldr	r1, [pc, #276]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8006728:	400a      	ands	r2, r1
 800672a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800672c:	4b40      	ldr	r3, [pc, #256]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2201      	movs	r2, #1
 8006736:	4013      	ands	r3, r2
 8006738:	d013      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800673a:	f7fc fd17 	bl	800316c <HAL_GetTick>
 800673e:	0003      	movs	r3, r0
 8006740:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006742:	e009      	b.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006744:	f7fc fd12 	bl	800316c <HAL_GetTick>
 8006748:	0002      	movs	r2, r0
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	4a3c      	ldr	r2, [pc, #240]	@ (8006840 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d901      	bls.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e067      	b.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006758:	4b35      	ldr	r3, [pc, #212]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800675a:	6a1b      	ldr	r3, [r3, #32]
 800675c:	2202      	movs	r2, #2
 800675e:	4013      	ands	r3, r2
 8006760:	d0f0      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006762:	4b33      	ldr	r3, [pc, #204]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006764:	6a1b      	ldr	r3, [r3, #32]
 8006766:	4a34      	ldr	r2, [pc, #208]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006768:	4013      	ands	r3, r2
 800676a:	0019      	movs	r1, r3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	685a      	ldr	r2, [r3, #4]
 8006770:	4b2f      	ldr	r3, [pc, #188]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006772:	430a      	orrs	r2, r1
 8006774:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006776:	2317      	movs	r3, #23
 8006778:	18fb      	adds	r3, r7, r3
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	2b01      	cmp	r3, #1
 800677e:	d105      	bne.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006780:	4b2b      	ldr	r3, [pc, #172]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006782:	69da      	ldr	r2, [r3, #28]
 8006784:	4b2a      	ldr	r3, [pc, #168]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006786:	492f      	ldr	r1, [pc, #188]	@ (8006844 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8006788:	400a      	ands	r2, r1
 800678a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	2201      	movs	r2, #1
 8006792:	4013      	ands	r3, r2
 8006794:	d009      	beq.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006796:	4b26      	ldr	r3, [pc, #152]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800679a:	2203      	movs	r2, #3
 800679c:	4393      	bics	r3, r2
 800679e:	0019      	movs	r1, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689a      	ldr	r2, [r3, #8]
 80067a4:	4b22      	ldr	r3, [pc, #136]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80067a6:	430a      	orrs	r2, r1
 80067a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2202      	movs	r2, #2
 80067b0:	4013      	ands	r3, r2
 80067b2:	d009      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80067b4:	4b1e      	ldr	r3, [pc, #120]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80067b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b8:	4a23      	ldr	r2, [pc, #140]	@ (8006848 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067ba:	4013      	ands	r3, r2
 80067bc:	0019      	movs	r1, r3
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	68da      	ldr	r2, [r3, #12]
 80067c2:	4b1b      	ldr	r3, [pc, #108]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80067c4:	430a      	orrs	r2, r1
 80067c6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2220      	movs	r2, #32
 80067ce:	4013      	ands	r3, r2
 80067d0:	d009      	beq.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067d2:	4b17      	ldr	r3, [pc, #92]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80067d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067d6:	2210      	movs	r2, #16
 80067d8:	4393      	bics	r3, r2
 80067da:	0019      	movs	r1, r3
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	691a      	ldr	r2, [r3, #16]
 80067e0:	4b13      	ldr	r3, [pc, #76]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80067e2:	430a      	orrs	r2, r1
 80067e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	2380      	movs	r3, #128	@ 0x80
 80067ec:	029b      	lsls	r3, r3, #10
 80067ee:	4013      	ands	r3, r2
 80067f0:	d009      	beq.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80067f2:	4b0f      	ldr	r3, [pc, #60]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80067f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f6:	2280      	movs	r2, #128	@ 0x80
 80067f8:	4393      	bics	r3, r2
 80067fa:	0019      	movs	r1, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	699a      	ldr	r2, [r3, #24]
 8006800:	4b0b      	ldr	r3, [pc, #44]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006802:	430a      	orrs	r2, r1
 8006804:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	2380      	movs	r3, #128	@ 0x80
 800680c:	00db      	lsls	r3, r3, #3
 800680e:	4013      	ands	r3, r2
 8006810:	d009      	beq.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006812:	4b07      	ldr	r3, [pc, #28]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006816:	2240      	movs	r2, #64	@ 0x40
 8006818:	4393      	bics	r3, r2
 800681a:	0019      	movs	r1, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	695a      	ldr	r2, [r3, #20]
 8006820:	4b03      	ldr	r3, [pc, #12]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006822:	430a      	orrs	r2, r1
 8006824:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	0018      	movs	r0, r3
 800682a:	46bd      	mov	sp, r7
 800682c:	b006      	add	sp, #24
 800682e:	bd80      	pop	{r7, pc}
 8006830:	40021000 	.word	0x40021000
 8006834:	40007000 	.word	0x40007000
 8006838:	fffffcff 	.word	0xfffffcff
 800683c:	fffeffff 	.word	0xfffeffff
 8006840:	00001388 	.word	0x00001388
 8006844:	efffffff 	.word	0xefffffff
 8006848:	fffcffff 	.word	0xfffcffff

0800684c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d101      	bne.n	800685e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e0a8      	b.n	80069b0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006862:	2b00      	cmp	r3, #0
 8006864:	d109      	bne.n	800687a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685a      	ldr	r2, [r3, #4]
 800686a:	2382      	movs	r3, #130	@ 0x82
 800686c:	005b      	lsls	r3, r3, #1
 800686e:	429a      	cmp	r2, r3
 8006870:	d009      	beq.n	8006886 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	61da      	str	r2, [r3, #28]
 8006878:	e005      	b.n	8006886 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2200      	movs	r2, #0
 800687e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	225d      	movs	r2, #93	@ 0x5d
 8006890:	5c9b      	ldrb	r3, [r3, r2]
 8006892:	b2db      	uxtb	r3, r3
 8006894:	2b00      	cmp	r3, #0
 8006896:	d107      	bne.n	80068a8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	225c      	movs	r2, #92	@ 0x5c
 800689c:	2100      	movs	r1, #0
 800689e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	0018      	movs	r0, r3
 80068a4:	f7fc f974 	bl	8002b90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	225d      	movs	r2, #93	@ 0x5d
 80068ac:	2102      	movs	r1, #2
 80068ae:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2140      	movs	r1, #64	@ 0x40
 80068bc:	438a      	bics	r2, r1
 80068be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	68da      	ldr	r2, [r3, #12]
 80068c4:	23e0      	movs	r3, #224	@ 0xe0
 80068c6:	00db      	lsls	r3, r3, #3
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d902      	bls.n	80068d2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80068cc:	2300      	movs	r3, #0
 80068ce:	60fb      	str	r3, [r7, #12]
 80068d0:	e002      	b.n	80068d8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80068d2:	2380      	movs	r3, #128	@ 0x80
 80068d4:	015b      	lsls	r3, r3, #5
 80068d6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	68da      	ldr	r2, [r3, #12]
 80068dc:	23f0      	movs	r3, #240	@ 0xf0
 80068de:	011b      	lsls	r3, r3, #4
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d008      	beq.n	80068f6 <HAL_SPI_Init+0xaa>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	68da      	ldr	r2, [r3, #12]
 80068e8:	23e0      	movs	r3, #224	@ 0xe0
 80068ea:	00db      	lsls	r3, r3, #3
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d002      	beq.n	80068f6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	685a      	ldr	r2, [r3, #4]
 80068fa:	2382      	movs	r3, #130	@ 0x82
 80068fc:	005b      	lsls	r3, r3, #1
 80068fe:	401a      	ands	r2, r3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6899      	ldr	r1, [r3, #8]
 8006904:	2384      	movs	r3, #132	@ 0x84
 8006906:	021b      	lsls	r3, r3, #8
 8006908:	400b      	ands	r3, r1
 800690a:	431a      	orrs	r2, r3
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	2102      	movs	r1, #2
 8006912:	400b      	ands	r3, r1
 8006914:	431a      	orrs	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	2101      	movs	r1, #1
 800691c:	400b      	ands	r3, r1
 800691e:	431a      	orrs	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6999      	ldr	r1, [r3, #24]
 8006924:	2380      	movs	r3, #128	@ 0x80
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	400b      	ands	r3, r1
 800692a:	431a      	orrs	r2, r3
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	69db      	ldr	r3, [r3, #28]
 8006930:	2138      	movs	r1, #56	@ 0x38
 8006932:	400b      	ands	r3, r1
 8006934:	431a      	orrs	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	2180      	movs	r1, #128	@ 0x80
 800693c:	400b      	ands	r3, r1
 800693e:	431a      	orrs	r2, r3
 8006940:	0011      	movs	r1, r2
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006946:	2380      	movs	r3, #128	@ 0x80
 8006948:	019b      	lsls	r3, r3, #6
 800694a:	401a      	ands	r2, r3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	430a      	orrs	r2, r1
 8006952:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	699b      	ldr	r3, [r3, #24]
 8006958:	0c1b      	lsrs	r3, r3, #16
 800695a:	2204      	movs	r2, #4
 800695c:	401a      	ands	r2, r3
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006962:	2110      	movs	r1, #16
 8006964:	400b      	ands	r3, r1
 8006966:	431a      	orrs	r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800696c:	2108      	movs	r1, #8
 800696e:	400b      	ands	r3, r1
 8006970:	431a      	orrs	r2, r3
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	68d9      	ldr	r1, [r3, #12]
 8006976:	23f0      	movs	r3, #240	@ 0xf0
 8006978:	011b      	lsls	r3, r3, #4
 800697a:	400b      	ands	r3, r1
 800697c:	431a      	orrs	r2, r3
 800697e:	0011      	movs	r1, r2
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	2380      	movs	r3, #128	@ 0x80
 8006984:	015b      	lsls	r3, r3, #5
 8006986:	401a      	ands	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	430a      	orrs	r2, r1
 800698e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	69da      	ldr	r2, [r3, #28]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4907      	ldr	r1, [pc, #28]	@ (80069b8 <HAL_SPI_Init+0x16c>)
 800699c:	400a      	ands	r2, r1
 800699e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	225d      	movs	r2, #93	@ 0x5d
 80069aa:	2101      	movs	r1, #1
 80069ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	0018      	movs	r0, r3
 80069b2:	46bd      	mov	sp, r7
 80069b4:	b004      	add	sp, #16
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	fffff7ff 	.word	0xfffff7ff

080069bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b082      	sub	sp, #8
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d101      	bne.n	80069ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	e042      	b.n	8006a54 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	223d      	movs	r2, #61	@ 0x3d
 80069d2:	5c9b      	ldrb	r3, [r3, r2]
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d107      	bne.n	80069ea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	223c      	movs	r2, #60	@ 0x3c
 80069de:	2100      	movs	r1, #0
 80069e0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	0018      	movs	r0, r3
 80069e6:	f7fc f975 	bl	8002cd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	223d      	movs	r2, #61	@ 0x3d
 80069ee:	2102      	movs	r1, #2
 80069f0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	3304      	adds	r3, #4
 80069fa:	0019      	movs	r1, r3
 80069fc:	0010      	movs	r0, r2
 80069fe:	f000 fa17 	bl	8006e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2246      	movs	r2, #70	@ 0x46
 8006a06:	2101      	movs	r1, #1
 8006a08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	223e      	movs	r2, #62	@ 0x3e
 8006a0e:	2101      	movs	r1, #1
 8006a10:	5499      	strb	r1, [r3, r2]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	223f      	movs	r2, #63	@ 0x3f
 8006a16:	2101      	movs	r1, #1
 8006a18:	5499      	strb	r1, [r3, r2]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2240      	movs	r2, #64	@ 0x40
 8006a1e:	2101      	movs	r1, #1
 8006a20:	5499      	strb	r1, [r3, r2]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2241      	movs	r2, #65	@ 0x41
 8006a26:	2101      	movs	r1, #1
 8006a28:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2242      	movs	r2, #66	@ 0x42
 8006a2e:	2101      	movs	r1, #1
 8006a30:	5499      	strb	r1, [r3, r2]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2243      	movs	r2, #67	@ 0x43
 8006a36:	2101      	movs	r1, #1
 8006a38:	5499      	strb	r1, [r3, r2]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2244      	movs	r2, #68	@ 0x44
 8006a3e:	2101      	movs	r1, #1
 8006a40:	5499      	strb	r1, [r3, r2]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2245      	movs	r2, #69	@ 0x45
 8006a46:	2101      	movs	r1, #1
 8006a48:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	223d      	movs	r2, #61	@ 0x3d
 8006a4e:	2101      	movs	r1, #1
 8006a50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006a52:	2300      	movs	r3, #0
}
 8006a54:	0018      	movs	r0, r3
 8006a56:	46bd      	mov	sp, r7
 8006a58:	b002      	add	sp, #8
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	691b      	ldr	r3, [r3, #16]
 8006a72:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	2202      	movs	r2, #2
 8006a78:	4013      	ands	r3, r2
 8006a7a:	d021      	beq.n	8006ac0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2202      	movs	r2, #2
 8006a80:	4013      	ands	r3, r2
 8006a82:	d01d      	beq.n	8006ac0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	2203      	movs	r2, #3
 8006a8a:	4252      	negs	r2, r2
 8006a8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	2203      	movs	r2, #3
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	d004      	beq.n	8006aaa <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	0018      	movs	r0, r3
 8006aa4:	f000 f9ac 	bl	8006e00 <HAL_TIM_IC_CaptureCallback>
 8006aa8:	e007      	b.n	8006aba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	0018      	movs	r0, r3
 8006aae:	f000 f99f 	bl	8006df0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	0018      	movs	r0, r3
 8006ab6:	f000 f9ab 	bl	8006e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	2204      	movs	r2, #4
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	d022      	beq.n	8006b0e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2204      	movs	r2, #4
 8006acc:	4013      	ands	r3, r2
 8006ace:	d01e      	beq.n	8006b0e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2205      	movs	r2, #5
 8006ad6:	4252      	negs	r2, r2
 8006ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2202      	movs	r2, #2
 8006ade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	699a      	ldr	r2, [r3, #24]
 8006ae6:	23c0      	movs	r3, #192	@ 0xc0
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	4013      	ands	r3, r2
 8006aec:	d004      	beq.n	8006af8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	0018      	movs	r0, r3
 8006af2:	f000 f985 	bl	8006e00 <HAL_TIM_IC_CaptureCallback>
 8006af6:	e007      	b.n	8006b08 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	0018      	movs	r0, r3
 8006afc:	f000 f978 	bl	8006df0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	0018      	movs	r0, r3
 8006b04:	f000 f984 	bl	8006e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	2208      	movs	r2, #8
 8006b12:	4013      	ands	r3, r2
 8006b14:	d021      	beq.n	8006b5a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2208      	movs	r2, #8
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	d01d      	beq.n	8006b5a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2209      	movs	r2, #9
 8006b24:	4252      	negs	r2, r2
 8006b26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2204      	movs	r2, #4
 8006b2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	69db      	ldr	r3, [r3, #28]
 8006b34:	2203      	movs	r2, #3
 8006b36:	4013      	ands	r3, r2
 8006b38:	d004      	beq.n	8006b44 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	0018      	movs	r0, r3
 8006b3e:	f000 f95f 	bl	8006e00 <HAL_TIM_IC_CaptureCallback>
 8006b42:	e007      	b.n	8006b54 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	0018      	movs	r0, r3
 8006b48:	f000 f952 	bl	8006df0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	0018      	movs	r0, r3
 8006b50:	f000 f95e 	bl	8006e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	2210      	movs	r2, #16
 8006b5e:	4013      	ands	r3, r2
 8006b60:	d022      	beq.n	8006ba8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2210      	movs	r2, #16
 8006b66:	4013      	ands	r3, r2
 8006b68:	d01e      	beq.n	8006ba8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2211      	movs	r2, #17
 8006b70:	4252      	negs	r2, r2
 8006b72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2208      	movs	r2, #8
 8006b78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	69da      	ldr	r2, [r3, #28]
 8006b80:	23c0      	movs	r3, #192	@ 0xc0
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4013      	ands	r3, r2
 8006b86:	d004      	beq.n	8006b92 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	0018      	movs	r0, r3
 8006b8c:	f000 f938 	bl	8006e00 <HAL_TIM_IC_CaptureCallback>
 8006b90:	e007      	b.n	8006ba2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	0018      	movs	r0, r3
 8006b96:	f000 f92b 	bl	8006df0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	0018      	movs	r0, r3
 8006b9e:	f000 f937 	bl	8006e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	2201      	movs	r2, #1
 8006bac:	4013      	ands	r3, r2
 8006bae:	d00c      	beq.n	8006bca <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	4013      	ands	r3, r2
 8006bb6:	d008      	beq.n	8006bca <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2202      	movs	r2, #2
 8006bbe:	4252      	negs	r2, r2
 8006bc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	0018      	movs	r0, r3
 8006bc6:	f000 f90b 	bl	8006de0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	2280      	movs	r2, #128	@ 0x80
 8006bce:	4013      	ands	r3, r2
 8006bd0:	d00c      	beq.n	8006bec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2280      	movs	r2, #128	@ 0x80
 8006bd6:	4013      	ands	r3, r2
 8006bd8:	d008      	beq.n	8006bec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2281      	movs	r2, #129	@ 0x81
 8006be0:	4252      	negs	r2, r2
 8006be2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	0018      	movs	r0, r3
 8006be8:	f000 fab0 	bl	800714c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	2240      	movs	r2, #64	@ 0x40
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	d00c      	beq.n	8006c0e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2240      	movs	r2, #64	@ 0x40
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	d008      	beq.n	8006c0e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2241      	movs	r2, #65	@ 0x41
 8006c02:	4252      	negs	r2, r2
 8006c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	0018      	movs	r0, r3
 8006c0a:	f000 f909 	bl	8006e20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	2220      	movs	r2, #32
 8006c12:	4013      	ands	r3, r2
 8006c14:	d00c      	beq.n	8006c30 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2220      	movs	r2, #32
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	d008      	beq.n	8006c30 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2221      	movs	r2, #33	@ 0x21
 8006c24:	4252      	negs	r2, r2
 8006c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	0018      	movs	r0, r3
 8006c2c:	f000 fa86 	bl	800713c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c30:	46c0      	nop			@ (mov r8, r8)
 8006c32:	46bd      	mov	sp, r7
 8006c34:	b004      	add	sp, #16
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c42:	230f      	movs	r3, #15
 8006c44:	18fb      	adds	r3, r7, r3
 8006c46:	2200      	movs	r2, #0
 8006c48:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	223c      	movs	r2, #60	@ 0x3c
 8006c4e:	5c9b      	ldrb	r3, [r3, r2]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d101      	bne.n	8006c58 <HAL_TIM_ConfigClockSource+0x20>
 8006c54:	2302      	movs	r3, #2
 8006c56:	e0bc      	b.n	8006dd2 <HAL_TIM_ConfigClockSource+0x19a>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	223c      	movs	r2, #60	@ 0x3c
 8006c5c:	2101      	movs	r1, #1
 8006c5e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	223d      	movs	r2, #61	@ 0x3d
 8006c64:	2102      	movs	r1, #2
 8006c66:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	2277      	movs	r2, #119	@ 0x77
 8006c74:	4393      	bics	r3, r2
 8006c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	4a58      	ldr	r2, [pc, #352]	@ (8006ddc <HAL_TIM_ConfigClockSource+0x1a4>)
 8006c7c:	4013      	ands	r3, r2
 8006c7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68ba      	ldr	r2, [r7, #8]
 8006c86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2280      	movs	r2, #128	@ 0x80
 8006c8e:	0192      	lsls	r2, r2, #6
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d040      	beq.n	8006d16 <HAL_TIM_ConfigClockSource+0xde>
 8006c94:	2280      	movs	r2, #128	@ 0x80
 8006c96:	0192      	lsls	r2, r2, #6
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d900      	bls.n	8006c9e <HAL_TIM_ConfigClockSource+0x66>
 8006c9c:	e088      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x178>
 8006c9e:	2280      	movs	r2, #128	@ 0x80
 8006ca0:	0152      	lsls	r2, r2, #5
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d100      	bne.n	8006ca8 <HAL_TIM_ConfigClockSource+0x70>
 8006ca6:	e088      	b.n	8006dba <HAL_TIM_ConfigClockSource+0x182>
 8006ca8:	2280      	movs	r2, #128	@ 0x80
 8006caa:	0152      	lsls	r2, r2, #5
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d900      	bls.n	8006cb2 <HAL_TIM_ConfigClockSource+0x7a>
 8006cb0:	e07e      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x178>
 8006cb2:	2b70      	cmp	r3, #112	@ 0x70
 8006cb4:	d018      	beq.n	8006ce8 <HAL_TIM_ConfigClockSource+0xb0>
 8006cb6:	d900      	bls.n	8006cba <HAL_TIM_ConfigClockSource+0x82>
 8006cb8:	e07a      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x178>
 8006cba:	2b60      	cmp	r3, #96	@ 0x60
 8006cbc:	d04f      	beq.n	8006d5e <HAL_TIM_ConfigClockSource+0x126>
 8006cbe:	d900      	bls.n	8006cc2 <HAL_TIM_ConfigClockSource+0x8a>
 8006cc0:	e076      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x178>
 8006cc2:	2b50      	cmp	r3, #80	@ 0x50
 8006cc4:	d03b      	beq.n	8006d3e <HAL_TIM_ConfigClockSource+0x106>
 8006cc6:	d900      	bls.n	8006cca <HAL_TIM_ConfigClockSource+0x92>
 8006cc8:	e072      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x178>
 8006cca:	2b40      	cmp	r3, #64	@ 0x40
 8006ccc:	d057      	beq.n	8006d7e <HAL_TIM_ConfigClockSource+0x146>
 8006cce:	d900      	bls.n	8006cd2 <HAL_TIM_ConfigClockSource+0x9a>
 8006cd0:	e06e      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x178>
 8006cd2:	2b30      	cmp	r3, #48	@ 0x30
 8006cd4:	d063      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x166>
 8006cd6:	d86b      	bhi.n	8006db0 <HAL_TIM_ConfigClockSource+0x178>
 8006cd8:	2b20      	cmp	r3, #32
 8006cda:	d060      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x166>
 8006cdc:	d868      	bhi.n	8006db0 <HAL_TIM_ConfigClockSource+0x178>
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d05d      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x166>
 8006ce2:	2b10      	cmp	r3, #16
 8006ce4:	d05b      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x166>
 8006ce6:	e063      	b.n	8006db0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006cf8:	f000 f9a2 	bl	8007040 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	2277      	movs	r2, #119	@ 0x77
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68ba      	ldr	r2, [r7, #8]
 8006d12:	609a      	str	r2, [r3, #8]
      break;
 8006d14:	e052      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d26:	f000 f98b 	bl	8007040 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689a      	ldr	r2, [r3, #8]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2180      	movs	r1, #128	@ 0x80
 8006d36:	01c9      	lsls	r1, r1, #7
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	609a      	str	r2, [r3, #8]
      break;
 8006d3c:	e03e      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d4a:	001a      	movs	r2, r3
 8006d4c:	f000 f8fe 	bl	8006f4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2150      	movs	r1, #80	@ 0x50
 8006d56:	0018      	movs	r0, r3
 8006d58:	f000 f958 	bl	800700c <TIM_ITRx_SetConfig>
      break;
 8006d5c:	e02e      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d6a:	001a      	movs	r2, r3
 8006d6c:	f000 f91c 	bl	8006fa8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2160      	movs	r1, #96	@ 0x60
 8006d76:	0018      	movs	r0, r3
 8006d78:	f000 f948 	bl	800700c <TIM_ITRx_SetConfig>
      break;
 8006d7c:	e01e      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d8a:	001a      	movs	r2, r3
 8006d8c:	f000 f8de 	bl	8006f4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2140      	movs	r1, #64	@ 0x40
 8006d96:	0018      	movs	r0, r3
 8006d98:	f000 f938 	bl	800700c <TIM_ITRx_SetConfig>
      break;
 8006d9c:	e00e      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	0019      	movs	r1, r3
 8006da8:	0010      	movs	r0, r2
 8006daa:	f000 f92f 	bl	800700c <TIM_ITRx_SetConfig>
      break;
 8006dae:	e005      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8006db0:	230f      	movs	r3, #15
 8006db2:	18fb      	adds	r3, r7, r3
 8006db4:	2201      	movs	r2, #1
 8006db6:	701a      	strb	r2, [r3, #0]
      break;
 8006db8:	e000      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x184>
      break;
 8006dba:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	223d      	movs	r2, #61	@ 0x3d
 8006dc0:	2101      	movs	r1, #1
 8006dc2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	223c      	movs	r2, #60	@ 0x3c
 8006dc8:	2100      	movs	r1, #0
 8006dca:	5499      	strb	r1, [r3, r2]

  return status;
 8006dcc:	230f      	movs	r3, #15
 8006dce:	18fb      	adds	r3, r7, r3
 8006dd0:	781b      	ldrb	r3, [r3, #0]
}
 8006dd2:	0018      	movs	r0, r3
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	b004      	add	sp, #16
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	46c0      	nop			@ (mov r8, r8)
 8006ddc:	ffff00ff 	.word	0xffff00ff

08006de0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b082      	sub	sp, #8
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006de8:	46c0      	nop			@ (mov r8, r8)
 8006dea:	46bd      	mov	sp, r7
 8006dec:	b002      	add	sp, #8
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006df8:	46c0      	nop			@ (mov r8, r8)
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	b002      	add	sp, #8
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b082      	sub	sp, #8
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e08:	46c0      	nop			@ (mov r8, r8)
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	b002      	add	sp, #8
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b082      	sub	sp, #8
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e18:	46c0      	nop			@ (mov r8, r8)
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	b002      	add	sp, #8
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e28:	46c0      	nop			@ (mov r8, r8)
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	b002      	add	sp, #8
 8006e2e:	bd80      	pop	{r7, pc}

08006e30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a3b      	ldr	r2, [pc, #236]	@ (8006f30 <TIM_Base_SetConfig+0x100>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d008      	beq.n	8006e5a <TIM_Base_SetConfig+0x2a>
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	2380      	movs	r3, #128	@ 0x80
 8006e4c:	05db      	lsls	r3, r3, #23
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d003      	beq.n	8006e5a <TIM_Base_SetConfig+0x2a>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	4a37      	ldr	r2, [pc, #220]	@ (8006f34 <TIM_Base_SetConfig+0x104>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d108      	bne.n	8006e6c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2270      	movs	r2, #112	@ 0x70
 8006e5e:	4393      	bics	r3, r2
 8006e60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a30      	ldr	r2, [pc, #192]	@ (8006f30 <TIM_Base_SetConfig+0x100>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d018      	beq.n	8006ea6 <TIM_Base_SetConfig+0x76>
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	2380      	movs	r3, #128	@ 0x80
 8006e78:	05db      	lsls	r3, r3, #23
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d013      	beq.n	8006ea6 <TIM_Base_SetConfig+0x76>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a2c      	ldr	r2, [pc, #176]	@ (8006f34 <TIM_Base_SetConfig+0x104>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d00f      	beq.n	8006ea6 <TIM_Base_SetConfig+0x76>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a2b      	ldr	r2, [pc, #172]	@ (8006f38 <TIM_Base_SetConfig+0x108>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d00b      	beq.n	8006ea6 <TIM_Base_SetConfig+0x76>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a2a      	ldr	r2, [pc, #168]	@ (8006f3c <TIM_Base_SetConfig+0x10c>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d007      	beq.n	8006ea6 <TIM_Base_SetConfig+0x76>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a29      	ldr	r2, [pc, #164]	@ (8006f40 <TIM_Base_SetConfig+0x110>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d003      	beq.n	8006ea6 <TIM_Base_SetConfig+0x76>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a28      	ldr	r2, [pc, #160]	@ (8006f44 <TIM_Base_SetConfig+0x114>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d108      	bne.n	8006eb8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	4a27      	ldr	r2, [pc, #156]	@ (8006f48 <TIM_Base_SetConfig+0x118>)
 8006eaa:	4013      	ands	r3, r2
 8006eac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	68fa      	ldr	r2, [r7, #12]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2280      	movs	r2, #128	@ 0x80
 8006ebc:	4393      	bics	r3, r2
 8006ebe:	001a      	movs	r2, r3
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	689a      	ldr	r2, [r3, #8]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a13      	ldr	r2, [pc, #76]	@ (8006f30 <TIM_Base_SetConfig+0x100>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d00b      	beq.n	8006efe <TIM_Base_SetConfig+0xce>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a14      	ldr	r2, [pc, #80]	@ (8006f3c <TIM_Base_SetConfig+0x10c>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d007      	beq.n	8006efe <TIM_Base_SetConfig+0xce>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4a13      	ldr	r2, [pc, #76]	@ (8006f40 <TIM_Base_SetConfig+0x110>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d003      	beq.n	8006efe <TIM_Base_SetConfig+0xce>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a12      	ldr	r2, [pc, #72]	@ (8006f44 <TIM_Base_SetConfig+0x114>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d103      	bne.n	8006f06 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	691a      	ldr	r2, [r3, #16]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	2201      	movs	r2, #1
 8006f12:	4013      	ands	r3, r2
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d106      	bne.n	8006f26 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	4393      	bics	r3, r2
 8006f20:	001a      	movs	r2, r3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	611a      	str	r2, [r3, #16]
  }
}
 8006f26:	46c0      	nop			@ (mov r8, r8)
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	b004      	add	sp, #16
 8006f2c:	bd80      	pop	{r7, pc}
 8006f2e:	46c0      	nop			@ (mov r8, r8)
 8006f30:	40012c00 	.word	0x40012c00
 8006f34:	40000400 	.word	0x40000400
 8006f38:	40002000 	.word	0x40002000
 8006f3c:	40014000 	.word	0x40014000
 8006f40:	40014400 	.word	0x40014400
 8006f44:	40014800 	.word	0x40014800
 8006f48:	fffffcff 	.word	0xfffffcff

08006f4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b086      	sub	sp, #24
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	60b9      	str	r1, [r7, #8]
 8006f56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6a1b      	ldr	r3, [r3, #32]
 8006f5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6a1b      	ldr	r3, [r3, #32]
 8006f62:	2201      	movs	r2, #1
 8006f64:	4393      	bics	r3, r2
 8006f66:	001a      	movs	r2, r3
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	699b      	ldr	r3, [r3, #24]
 8006f70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	22f0      	movs	r2, #240	@ 0xf0
 8006f76:	4393      	bics	r3, r2
 8006f78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	011b      	lsls	r3, r3, #4
 8006f7e:	693a      	ldr	r2, [r7, #16]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	220a      	movs	r2, #10
 8006f88:	4393      	bics	r3, r2
 8006f8a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	693a      	ldr	r2, [r7, #16]
 8006f98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	697a      	ldr	r2, [r7, #20]
 8006f9e:	621a      	str	r2, [r3, #32]
}
 8006fa0:	46c0      	nop			@ (mov r8, r8)
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	b006      	add	sp, #24
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	60b9      	str	r1, [r7, #8]
 8006fb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	6a1b      	ldr	r3, [r3, #32]
 8006fb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6a1b      	ldr	r3, [r3, #32]
 8006fbe:	2210      	movs	r2, #16
 8006fc0:	4393      	bics	r3, r2
 8006fc2:	001a      	movs	r2, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	699b      	ldr	r3, [r3, #24]
 8006fcc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8007008 <TIM_TI2_ConfigInputStage+0x60>)
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	031b      	lsls	r3, r3, #12
 8006fda:	693a      	ldr	r2, [r7, #16]
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	22a0      	movs	r2, #160	@ 0xa0
 8006fe4:	4393      	bics	r3, r2
 8006fe6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	011b      	lsls	r3, r3, #4
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	693a      	ldr	r2, [r7, #16]
 8006ff6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	697a      	ldr	r2, [r7, #20]
 8006ffc:	621a      	str	r2, [r3, #32]
}
 8006ffe:	46c0      	nop			@ (mov r8, r8)
 8007000:	46bd      	mov	sp, r7
 8007002:	b006      	add	sp, #24
 8007004:	bd80      	pop	{r7, pc}
 8007006:	46c0      	nop			@ (mov r8, r8)
 8007008:	ffff0fff 	.word	0xffff0fff

0800700c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2270      	movs	r2, #112	@ 0x70
 8007020:	4393      	bics	r3, r2
 8007022:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007024:	683a      	ldr	r2, [r7, #0]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	4313      	orrs	r3, r2
 800702a:	2207      	movs	r2, #7
 800702c:	4313      	orrs	r3, r2
 800702e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	609a      	str	r2, [r3, #8]
}
 8007036:	46c0      	nop			@ (mov r8, r8)
 8007038:	46bd      	mov	sp, r7
 800703a:	b004      	add	sp, #16
 800703c:	bd80      	pop	{r7, pc}
	...

08007040 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b086      	sub	sp, #24
 8007044:	af00      	add	r7, sp, #0
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	60b9      	str	r1, [r7, #8]
 800704a:	607a      	str	r2, [r7, #4]
 800704c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	4a09      	ldr	r2, [pc, #36]	@ (800707c <TIM_ETR_SetConfig+0x3c>)
 8007058:	4013      	ands	r3, r2
 800705a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	021a      	lsls	r2, r3, #8
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	431a      	orrs	r2, r3
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	4313      	orrs	r3, r2
 8007068:	697a      	ldr	r2, [r7, #20]
 800706a:	4313      	orrs	r3, r2
 800706c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	697a      	ldr	r2, [r7, #20]
 8007072:	609a      	str	r2, [r3, #8]
}
 8007074:	46c0      	nop			@ (mov r8, r8)
 8007076:	46bd      	mov	sp, r7
 8007078:	b006      	add	sp, #24
 800707a:	bd80      	pop	{r7, pc}
 800707c:	ffff00ff 	.word	0xffff00ff

08007080 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	223c      	movs	r2, #60	@ 0x3c
 800708e:	5c9b      	ldrb	r3, [r3, r2]
 8007090:	2b01      	cmp	r3, #1
 8007092:	d101      	bne.n	8007098 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007094:	2302      	movs	r3, #2
 8007096:	e047      	b.n	8007128 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	223c      	movs	r2, #60	@ 0x3c
 800709c:	2101      	movs	r1, #1
 800709e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	223d      	movs	r2, #61	@ 0x3d
 80070a4:	2102      	movs	r1, #2
 80070a6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2270      	movs	r2, #112	@ 0x70
 80070bc:	4393      	bics	r3, r2
 80070be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68fa      	ldr	r2, [r7, #12]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a16      	ldr	r2, [pc, #88]	@ (8007130 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d00f      	beq.n	80070fc <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	2380      	movs	r3, #128	@ 0x80
 80070e2:	05db      	lsls	r3, r3, #23
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d009      	beq.n	80070fc <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a11      	ldr	r2, [pc, #68]	@ (8007134 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d004      	beq.n	80070fc <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a10      	ldr	r2, [pc, #64]	@ (8007138 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d10c      	bne.n	8007116 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	2280      	movs	r2, #128	@ 0x80
 8007100:	4393      	bics	r3, r2
 8007102:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	68ba      	ldr	r2, [r7, #8]
 800710a:	4313      	orrs	r3, r2
 800710c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	68ba      	ldr	r2, [r7, #8]
 8007114:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	223d      	movs	r2, #61	@ 0x3d
 800711a:	2101      	movs	r1, #1
 800711c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	223c      	movs	r2, #60	@ 0x3c
 8007122:	2100      	movs	r1, #0
 8007124:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007126:	2300      	movs	r3, #0
}
 8007128:	0018      	movs	r0, r3
 800712a:	46bd      	mov	sp, r7
 800712c:	b004      	add	sp, #16
 800712e:	bd80      	pop	{r7, pc}
 8007130:	40012c00 	.word	0x40012c00
 8007134:	40000400 	.word	0x40000400
 8007138:	40014000 	.word	0x40014000

0800713c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007144:	46c0      	nop			@ (mov r8, r8)
 8007146:	46bd      	mov	sp, r7
 8007148:	b002      	add	sp, #8
 800714a:	bd80      	pop	{r7, pc}

0800714c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007154:	46c0      	nop			@ (mov r8, r8)
 8007156:	46bd      	mov	sp, r7
 8007158:	b002      	add	sp, #8
 800715a:	bd80      	pop	{r7, pc}

0800715c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b082      	sub	sp, #8
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d101      	bne.n	800716e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e053      	b.n	8007216 <HAL_UART_Init+0xba>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007172:	2b00      	cmp	r3, #0
 8007174:	d116      	bne.n	80071a4 <HAL_UART_Init+0x48>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2278      	movs	r2, #120	@ 0x78
 800717a:	2100      	movs	r1, #0
 800717c:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	0018      	movs	r0, r3
 8007182:	f000 fbeb 	bl	800795c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	22b0      	movs	r2, #176	@ 0xb0
 800718a:	589b      	ldr	r3, [r3, r2]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d103      	bne.n	8007198 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	21b0      	movs	r1, #176	@ 0xb0
 8007194:	4a22      	ldr	r2, [pc, #136]	@ (8007220 <HAL_UART_Init+0xc4>)
 8007196:	505a      	str	r2, [r3, r1]
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	22b0      	movs	r2, #176	@ 0xb0
 800719c:	589b      	ldr	r3, [r3, r2]
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	0010      	movs	r0, r2
 80071a2:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2224      	movs	r2, #36	@ 0x24
 80071a8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2101      	movs	r1, #1
 80071b6:	438a      	bics	r2, r1
 80071b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <HAL_UART_Init+0x6e>
  {
    UART_AdvFeatureConfig(huart);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	0018      	movs	r0, r3
 80071c6:	f000 fd95 	bl	8007cf4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	0018      	movs	r0, r3
 80071ce:	f000 fc09 	bl	80079e4 <UART_SetConfig>
 80071d2:	0003      	movs	r3, r0
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d101      	bne.n	80071dc <HAL_UART_Init+0x80>
  {
    return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e01c      	b.n	8007216 <HAL_UART_Init+0xba>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	685a      	ldr	r2, [r3, #4]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	490f      	ldr	r1, [pc, #60]	@ (8007224 <HAL_UART_Init+0xc8>)
 80071e8:	400a      	ands	r2, r1
 80071ea:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	689a      	ldr	r2, [r3, #8]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	212a      	movs	r1, #42	@ 0x2a
 80071f8:	438a      	bics	r2, r1
 80071fa:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2101      	movs	r1, #1
 8007208:	430a      	orrs	r2, r1
 800720a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	0018      	movs	r0, r3
 8007210:	f000 fe24 	bl	8007e5c <UART_CheckIdleState>
 8007214:	0003      	movs	r3, r0
}
 8007216:	0018      	movs	r0, r3
 8007218:	46bd      	mov	sp, r7
 800721a:	b002      	add	sp, #8
 800721c:	bd80      	pop	{r7, pc}
 800721e:	46c0      	nop			@ (mov r8, r8)
 8007220:	08002d21 	.word	0x08002d21
 8007224:	ffffb7ff 	.word	0xffffb7ff

08007228 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b088      	sub	sp, #32
 800722c:	af00      	add	r7, sp, #0
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	1dbb      	adds	r3, r7, #6
 8007234:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800723a:	2b20      	cmp	r3, #32
 800723c:	d15b      	bne.n	80072f6 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d003      	beq.n	800724c <HAL_UART_Transmit_IT+0x24>
 8007244:	1dbb      	adds	r3, r7, #6
 8007246:	881b      	ldrh	r3, [r3, #0]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d101      	bne.n	8007250 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e053      	b.n	80072f8 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	689a      	ldr	r2, [r3, #8]
 8007254:	2380      	movs	r3, #128	@ 0x80
 8007256:	015b      	lsls	r3, r3, #5
 8007258:	429a      	cmp	r2, r3
 800725a:	d109      	bne.n	8007270 <HAL_UART_Transmit_IT+0x48>
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	691b      	ldr	r3, [r3, #16]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d105      	bne.n	8007270 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	2201      	movs	r2, #1
 8007268:	4013      	ands	r3, r2
 800726a:	d001      	beq.n	8007270 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	e043      	b.n	80072f8 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	68ba      	ldr	r2, [r7, #8]
 8007274:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	1dba      	adds	r2, r7, #6
 800727a:	2150      	movs	r1, #80	@ 0x50
 800727c:	8812      	ldrh	r2, [r2, #0]
 800727e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	1dba      	adds	r2, r7, #6
 8007284:	2152      	movs	r1, #82	@ 0x52
 8007286:	8812      	ldrh	r2, [r2, #0]
 8007288:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2200      	movs	r2, #0
 800728e:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2284      	movs	r2, #132	@ 0x84
 8007294:	2100      	movs	r1, #0
 8007296:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2221      	movs	r2, #33	@ 0x21
 800729c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	689a      	ldr	r2, [r3, #8]
 80072a2:	2380      	movs	r3, #128	@ 0x80
 80072a4:	015b      	lsls	r3, r3, #5
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d107      	bne.n	80072ba <HAL_UART_Transmit_IT+0x92>
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	691b      	ldr	r3, [r3, #16]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d103      	bne.n	80072ba <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	4a12      	ldr	r2, [pc, #72]	@ (8007300 <HAL_UART_Transmit_IT+0xd8>)
 80072b6:	66da      	str	r2, [r3, #108]	@ 0x6c
 80072b8:	e002      	b.n	80072c0 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	4a11      	ldr	r2, [pc, #68]	@ (8007304 <HAL_UART_Transmit_IT+0xdc>)
 80072be:	66da      	str	r2, [r3, #108]	@ 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072c0:	f3ef 8310 	mrs	r3, PRIMASK
 80072c4:	613b      	str	r3, [r7, #16]
  return(result);
 80072c6:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80072c8:	61fb      	str	r3, [r7, #28]
 80072ca:	2301      	movs	r3, #1
 80072cc:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	f383 8810 	msr	PRIMASK, r3
}
 80072d4:	46c0      	nop			@ (mov r8, r8)
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	2180      	movs	r1, #128	@ 0x80
 80072e2:	430a      	orrs	r2, r1
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	f383 8810 	msr	PRIMASK, r3
}
 80072f0:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 80072f2:	2300      	movs	r3, #0
 80072f4:	e000      	b.n	80072f8 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 80072f6:	2302      	movs	r3, #2
  }
}
 80072f8:	0018      	movs	r0, r3
 80072fa:	46bd      	mov	sp, r7
 80072fc:	b008      	add	sp, #32
 80072fe:	bd80      	pop	{r7, pc}
 8007300:	080085c1 	.word	0x080085c1
 8007304:	0800850f 	.word	0x0800850f

08007308 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007308:	b590      	push	{r4, r7, lr}
 800730a:	b0ab      	sub	sp, #172	@ 0xac
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	69db      	ldr	r3, [r3, #28]
 8007316:	22a4      	movs	r2, #164	@ 0xa4
 8007318:	18b9      	adds	r1, r7, r2
 800731a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	20a0      	movs	r0, #160	@ 0xa0
 8007324:	1839      	adds	r1, r7, r0
 8007326:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	219c      	movs	r1, #156	@ 0x9c
 8007330:	1879      	adds	r1, r7, r1
 8007332:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007334:	0011      	movs	r1, r2
 8007336:	18bb      	adds	r3, r7, r2
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a9c      	ldr	r2, [pc, #624]	@ (80075ac <HAL_UART_IRQHandler+0x2a4>)
 800733c:	4013      	ands	r3, r2
 800733e:	2298      	movs	r2, #152	@ 0x98
 8007340:	18bc      	adds	r4, r7, r2
 8007342:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007344:	18bb      	adds	r3, r7, r2
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d114      	bne.n	8007376 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800734c:	187b      	adds	r3, r7, r1
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2220      	movs	r2, #32
 8007352:	4013      	ands	r3, r2
 8007354:	d00f      	beq.n	8007376 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007356:	183b      	adds	r3, r7, r0
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2220      	movs	r2, #32
 800735c:	4013      	ands	r3, r2
 800735e:	d00a      	beq.n	8007376 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007364:	2b00      	cmp	r3, #0
 8007366:	d100      	bne.n	800736a <HAL_UART_IRQHandler+0x62>
 8007368:	e2a8      	b.n	80078bc <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	0010      	movs	r0, r2
 8007372:	4798      	blx	r3
      }
      return;
 8007374:	e2a2      	b.n	80078bc <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007376:	2398      	movs	r3, #152	@ 0x98
 8007378:	18fb      	adds	r3, r7, r3
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d100      	bne.n	8007382 <HAL_UART_IRQHandler+0x7a>
 8007380:	e11a      	b.n	80075b8 <HAL_UART_IRQHandler+0x2b0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007382:	239c      	movs	r3, #156	@ 0x9c
 8007384:	18fb      	adds	r3, r7, r3
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2201      	movs	r2, #1
 800738a:	4013      	ands	r3, r2
 800738c:	d106      	bne.n	800739c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800738e:	23a0      	movs	r3, #160	@ 0xa0
 8007390:	18fb      	adds	r3, r7, r3
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a86      	ldr	r2, [pc, #536]	@ (80075b0 <HAL_UART_IRQHandler+0x2a8>)
 8007396:	4013      	ands	r3, r2
 8007398:	d100      	bne.n	800739c <HAL_UART_IRQHandler+0x94>
 800739a:	e10d      	b.n	80075b8 <HAL_UART_IRQHandler+0x2b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800739c:	23a4      	movs	r3, #164	@ 0xa4
 800739e:	18fb      	adds	r3, r7, r3
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2201      	movs	r2, #1
 80073a4:	4013      	ands	r3, r2
 80073a6:	d012      	beq.n	80073ce <HAL_UART_IRQHandler+0xc6>
 80073a8:	23a0      	movs	r3, #160	@ 0xa0
 80073aa:	18fb      	adds	r3, r7, r3
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	2380      	movs	r3, #128	@ 0x80
 80073b0:	005b      	lsls	r3, r3, #1
 80073b2:	4013      	ands	r3, r2
 80073b4:	d00b      	beq.n	80073ce <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	2201      	movs	r2, #1
 80073bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2284      	movs	r2, #132	@ 0x84
 80073c2:	589b      	ldr	r3, [r3, r2]
 80073c4:	2201      	movs	r2, #1
 80073c6:	431a      	orrs	r2, r3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2184      	movs	r1, #132	@ 0x84
 80073cc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073ce:	23a4      	movs	r3, #164	@ 0xa4
 80073d0:	18fb      	adds	r3, r7, r3
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2202      	movs	r2, #2
 80073d6:	4013      	ands	r3, r2
 80073d8:	d011      	beq.n	80073fe <HAL_UART_IRQHandler+0xf6>
 80073da:	239c      	movs	r3, #156	@ 0x9c
 80073dc:	18fb      	adds	r3, r7, r3
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2201      	movs	r2, #1
 80073e2:	4013      	ands	r3, r2
 80073e4:	d00b      	beq.n	80073fe <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2202      	movs	r2, #2
 80073ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2284      	movs	r2, #132	@ 0x84
 80073f2:	589b      	ldr	r3, [r3, r2]
 80073f4:	2204      	movs	r2, #4
 80073f6:	431a      	orrs	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2184      	movs	r1, #132	@ 0x84
 80073fc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073fe:	23a4      	movs	r3, #164	@ 0xa4
 8007400:	18fb      	adds	r3, r7, r3
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2204      	movs	r2, #4
 8007406:	4013      	ands	r3, r2
 8007408:	d011      	beq.n	800742e <HAL_UART_IRQHandler+0x126>
 800740a:	239c      	movs	r3, #156	@ 0x9c
 800740c:	18fb      	adds	r3, r7, r3
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2201      	movs	r2, #1
 8007412:	4013      	ands	r3, r2
 8007414:	d00b      	beq.n	800742e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2204      	movs	r2, #4
 800741c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2284      	movs	r2, #132	@ 0x84
 8007422:	589b      	ldr	r3, [r3, r2]
 8007424:	2202      	movs	r2, #2
 8007426:	431a      	orrs	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2184      	movs	r1, #132	@ 0x84
 800742c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800742e:	23a4      	movs	r3, #164	@ 0xa4
 8007430:	18fb      	adds	r3, r7, r3
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2208      	movs	r2, #8
 8007436:	4013      	ands	r3, r2
 8007438:	d017      	beq.n	800746a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800743a:	23a0      	movs	r3, #160	@ 0xa0
 800743c:	18fb      	adds	r3, r7, r3
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2220      	movs	r2, #32
 8007442:	4013      	ands	r3, r2
 8007444:	d105      	bne.n	8007452 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007446:	239c      	movs	r3, #156	@ 0x9c
 8007448:	18fb      	adds	r3, r7, r3
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2201      	movs	r2, #1
 800744e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007450:	d00b      	beq.n	800746a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2208      	movs	r2, #8
 8007458:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2284      	movs	r2, #132	@ 0x84
 800745e:	589b      	ldr	r3, [r3, r2]
 8007460:	2208      	movs	r2, #8
 8007462:	431a      	orrs	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2184      	movs	r1, #132	@ 0x84
 8007468:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800746a:	23a4      	movs	r3, #164	@ 0xa4
 800746c:	18fb      	adds	r3, r7, r3
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	2380      	movs	r3, #128	@ 0x80
 8007472:	011b      	lsls	r3, r3, #4
 8007474:	4013      	ands	r3, r2
 8007476:	d013      	beq.n	80074a0 <HAL_UART_IRQHandler+0x198>
 8007478:	23a0      	movs	r3, #160	@ 0xa0
 800747a:	18fb      	adds	r3, r7, r3
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	2380      	movs	r3, #128	@ 0x80
 8007480:	04db      	lsls	r3, r3, #19
 8007482:	4013      	ands	r3, r2
 8007484:	d00c      	beq.n	80074a0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	2280      	movs	r2, #128	@ 0x80
 800748c:	0112      	lsls	r2, r2, #4
 800748e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2284      	movs	r2, #132	@ 0x84
 8007494:	589b      	ldr	r3, [r3, r2]
 8007496:	2220      	movs	r2, #32
 8007498:	431a      	orrs	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2184      	movs	r1, #132	@ 0x84
 800749e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2284      	movs	r2, #132	@ 0x84
 80074a4:	589b      	ldr	r3, [r3, r2]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d100      	bne.n	80074ac <HAL_UART_IRQHandler+0x1a4>
 80074aa:	e209      	b.n	80078c0 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80074ac:	23a4      	movs	r3, #164	@ 0xa4
 80074ae:	18fb      	adds	r3, r7, r3
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2220      	movs	r2, #32
 80074b4:	4013      	ands	r3, r2
 80074b6:	d00e      	beq.n	80074d6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80074b8:	23a0      	movs	r3, #160	@ 0xa0
 80074ba:	18fb      	adds	r3, r7, r3
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2220      	movs	r2, #32
 80074c0:	4013      	ands	r3, r2
 80074c2:	d008      	beq.n	80074d6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d004      	beq.n	80074d6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	0010      	movs	r0, r2
 80074d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2284      	movs	r2, #132	@ 0x84
 80074da:	589b      	ldr	r3, [r3, r2]
 80074dc:	2194      	movs	r1, #148	@ 0x94
 80074de:	187a      	adds	r2, r7, r1
 80074e0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	2240      	movs	r2, #64	@ 0x40
 80074ea:	4013      	ands	r3, r2
 80074ec:	2b40      	cmp	r3, #64	@ 0x40
 80074ee:	d004      	beq.n	80074fa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80074f0:	187b      	adds	r3, r7, r1
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2228      	movs	r2, #40	@ 0x28
 80074f6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074f8:	d04b      	beq.n	8007592 <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	0018      	movs	r0, r3
 80074fe:	f000 fe89 	bl	8008214 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	2240      	movs	r2, #64	@ 0x40
 800750a:	4013      	ands	r3, r2
 800750c:	2b40      	cmp	r3, #64	@ 0x40
 800750e:	d139      	bne.n	8007584 <HAL_UART_IRQHandler+0x27c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007510:	f3ef 8310 	mrs	r3, PRIMASK
 8007514:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8007516:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007518:	2090      	movs	r0, #144	@ 0x90
 800751a:	183a      	adds	r2, r7, r0
 800751c:	6013      	str	r3, [r2, #0]
 800751e:	2301      	movs	r3, #1
 8007520:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007522:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007524:	f383 8810 	msr	PRIMASK, r3
}
 8007528:	46c0      	nop			@ (mov r8, r8)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	689a      	ldr	r2, [r3, #8]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	2140      	movs	r1, #64	@ 0x40
 8007536:	438a      	bics	r2, r1
 8007538:	609a      	str	r2, [r3, #8]
 800753a:	183b      	adds	r3, r7, r0
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007540:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007542:	f383 8810 	msr	PRIMASK, r3
}
 8007546:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800754c:	2b00      	cmp	r3, #0
 800754e:	d012      	beq.n	8007576 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007554:	4a17      	ldr	r2, [pc, #92]	@ (80075b4 <HAL_UART_IRQHandler+0x2ac>)
 8007556:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800755c:	0018      	movs	r0, r3
 800755e:	f7fc fa45 	bl	80039ec <HAL_DMA_Abort_IT>
 8007562:	1e03      	subs	r3, r0, #0
 8007564:	d020      	beq.n	80075a8 <HAL_UART_IRQHandler+0x2a0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800756a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007570:	0018      	movs	r0, r3
 8007572:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007574:	e018      	b.n	80075a8 <HAL_UART_IRQHandler+0x2a0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2298      	movs	r2, #152	@ 0x98
 800757a:	589b      	ldr	r3, [r3, r2]
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	0010      	movs	r0, r2
 8007580:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007582:	e011      	b.n	80075a8 <HAL_UART_IRQHandler+0x2a0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2298      	movs	r2, #152	@ 0x98
 8007588:	589b      	ldr	r3, [r3, r2]
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	0010      	movs	r0, r2
 800758e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007590:	e00a      	b.n	80075a8 <HAL_UART_IRQHandler+0x2a0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2298      	movs	r2, #152	@ 0x98
 8007596:	589b      	ldr	r3, [r3, r2]
 8007598:	687a      	ldr	r2, [r7, #4]
 800759a:	0010      	movs	r0, r2
 800759c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2284      	movs	r2, #132	@ 0x84
 80075a2:	2100      	movs	r1, #0
 80075a4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80075a6:	e18b      	b.n	80078c0 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a8:	46c0      	nop			@ (mov r8, r8)
    return;
 80075aa:	e189      	b.n	80078c0 <HAL_UART_IRQHandler+0x5b8>
 80075ac:	0000080f 	.word	0x0000080f
 80075b0:	04000120 	.word	0x04000120
 80075b4:	080084dd 	.word	0x080084dd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d000      	beq.n	80075c2 <HAL_UART_IRQHandler+0x2ba>
 80075c0:	e13b      	b.n	800783a <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80075c2:	23a4      	movs	r3, #164	@ 0xa4
 80075c4:	18fb      	adds	r3, r7, r3
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2210      	movs	r2, #16
 80075ca:	4013      	ands	r3, r2
 80075cc:	d100      	bne.n	80075d0 <HAL_UART_IRQHandler+0x2c8>
 80075ce:	e134      	b.n	800783a <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80075d0:	23a0      	movs	r3, #160	@ 0xa0
 80075d2:	18fb      	adds	r3, r7, r3
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2210      	movs	r2, #16
 80075d8:	4013      	ands	r3, r2
 80075da:	d100      	bne.n	80075de <HAL_UART_IRQHandler+0x2d6>
 80075dc:	e12d      	b.n	800783a <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2210      	movs	r2, #16
 80075e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	2240      	movs	r2, #64	@ 0x40
 80075ee:	4013      	ands	r3, r2
 80075f0:	2b40      	cmp	r3, #64	@ 0x40
 80075f2:	d000      	beq.n	80075f6 <HAL_UART_IRQHandler+0x2ee>
 80075f4:	e0a0      	b.n	8007738 <HAL_UART_IRQHandler+0x430>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	685a      	ldr	r2, [r3, #4]
 80075fe:	217e      	movs	r1, #126	@ 0x7e
 8007600:	187b      	adds	r3, r7, r1
 8007602:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007604:	187b      	adds	r3, r7, r1
 8007606:	881b      	ldrh	r3, [r3, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d100      	bne.n	800760e <HAL_UART_IRQHandler+0x306>
 800760c:	e15a      	b.n	80078c4 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2258      	movs	r2, #88	@ 0x58
 8007612:	5a9b      	ldrh	r3, [r3, r2]
 8007614:	187a      	adds	r2, r7, r1
 8007616:	8812      	ldrh	r2, [r2, #0]
 8007618:	429a      	cmp	r2, r3
 800761a:	d300      	bcc.n	800761e <HAL_UART_IRQHandler+0x316>
 800761c:	e152      	b.n	80078c4 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	187a      	adds	r2, r7, r1
 8007622:	215a      	movs	r1, #90	@ 0x5a
 8007624:	8812      	ldrh	r2, [r2, #0]
 8007626:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800762c:	699b      	ldr	r3, [r3, #24]
 800762e:	2b20      	cmp	r3, #32
 8007630:	d06f      	beq.n	8007712 <HAL_UART_IRQHandler+0x40a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007632:	f3ef 8310 	mrs	r3, PRIMASK
 8007636:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8007638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800763a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800763c:	2301      	movs	r3, #1
 800763e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007642:	f383 8810 	msr	PRIMASK, r3
}
 8007646:	46c0      	nop			@ (mov r8, r8)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	49a0      	ldr	r1, [pc, #640]	@ (80078d4 <HAL_UART_IRQHandler+0x5cc>)
 8007654:	400a      	ands	r2, r1
 8007656:	601a      	str	r2, [r3, #0]
 8007658:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800765a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800765c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800765e:	f383 8810 	msr	PRIMASK, r3
}
 8007662:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007664:	f3ef 8310 	mrs	r3, PRIMASK
 8007668:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800766a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800766c:	677b      	str	r3, [r7, #116]	@ 0x74
 800766e:	2301      	movs	r3, #1
 8007670:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007674:	f383 8810 	msr	PRIMASK, r3
}
 8007678:	46c0      	nop			@ (mov r8, r8)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	689a      	ldr	r2, [r3, #8]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2101      	movs	r1, #1
 8007686:	438a      	bics	r2, r1
 8007688:	609a      	str	r2, [r3, #8]
 800768a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800768c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800768e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007690:	f383 8810 	msr	PRIMASK, r3
}
 8007694:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007696:	f3ef 8310 	mrs	r3, PRIMASK
 800769a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800769c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800769e:	673b      	str	r3, [r7, #112]	@ 0x70
 80076a0:	2301      	movs	r3, #1
 80076a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076a6:	f383 8810 	msr	PRIMASK, r3
}
 80076aa:	46c0      	nop			@ (mov r8, r8)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	689a      	ldr	r2, [r3, #8]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	2140      	movs	r1, #64	@ 0x40
 80076b8:	438a      	bics	r2, r1
 80076ba:	609a      	str	r2, [r3, #8]
 80076bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076be:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076c2:	f383 8810 	msr	PRIMASK, r3
}
 80076c6:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2280      	movs	r2, #128	@ 0x80
 80076cc:	2120      	movs	r1, #32
 80076ce:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076d6:	f3ef 8310 	mrs	r3, PRIMASK
 80076da:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80076dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80076e0:	2301      	movs	r3, #1
 80076e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076e6:	f383 8810 	msr	PRIMASK, r3
}
 80076ea:	46c0      	nop			@ (mov r8, r8)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2110      	movs	r1, #16
 80076f8:	438a      	bics	r2, r1
 80076fa:	601a      	str	r2, [r3, #0]
 80076fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007700:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007702:	f383 8810 	msr	PRIMASK, r3
}
 8007706:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800770c:	0018      	movs	r0, r3
 800770e:	f7fc f935 	bl	800397c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2202      	movs	r2, #2
 8007716:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	22ac      	movs	r2, #172	@ 0xac
 800771c:	589b      	ldr	r3, [r3, r2]
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	2158      	movs	r1, #88	@ 0x58
 8007722:	5a51      	ldrh	r1, [r2, r1]
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	205a      	movs	r0, #90	@ 0x5a
 8007728:	5a12      	ldrh	r2, [r2, r0]
 800772a:	b292      	uxth	r2, r2
 800772c:	1a8a      	subs	r2, r1, r2
 800772e:	b291      	uxth	r1, r2
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	0010      	movs	r0, r2
 8007734:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007736:	e0c5      	b.n	80078c4 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2258      	movs	r2, #88	@ 0x58
 800773c:	5a99      	ldrh	r1, [r3, r2]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	225a      	movs	r2, #90	@ 0x5a
 8007742:	5a9b      	ldrh	r3, [r3, r2]
 8007744:	b29a      	uxth	r2, r3
 8007746:	208e      	movs	r0, #142	@ 0x8e
 8007748:	183b      	adds	r3, r7, r0
 800774a:	1a8a      	subs	r2, r1, r2
 800774c:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	225a      	movs	r2, #90	@ 0x5a
 8007752:	5a9b      	ldrh	r3, [r3, r2]
 8007754:	b29b      	uxth	r3, r3
 8007756:	2b00      	cmp	r3, #0
 8007758:	d100      	bne.n	800775c <HAL_UART_IRQHandler+0x454>
 800775a:	e0b5      	b.n	80078c8 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800775c:	183b      	adds	r3, r7, r0
 800775e:	881b      	ldrh	r3, [r3, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d100      	bne.n	8007766 <HAL_UART_IRQHandler+0x45e>
 8007764:	e0b0      	b.n	80078c8 <HAL_UART_IRQHandler+0x5c0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007766:	f3ef 8310 	mrs	r3, PRIMASK
 800776a:	60fb      	str	r3, [r7, #12]
  return(result);
 800776c:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800776e:	2488      	movs	r4, #136	@ 0x88
 8007770:	193a      	adds	r2, r7, r4
 8007772:	6013      	str	r3, [r2, #0]
 8007774:	2301      	movs	r3, #1
 8007776:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	f383 8810 	msr	PRIMASK, r3
}
 800777e:	46c0      	nop			@ (mov r8, r8)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4953      	ldr	r1, [pc, #332]	@ (80078d8 <HAL_UART_IRQHandler+0x5d0>)
 800778c:	400a      	ands	r2, r1
 800778e:	601a      	str	r2, [r3, #0]
 8007790:	193b      	adds	r3, r7, r4
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	f383 8810 	msr	PRIMASK, r3
}
 800779c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800779e:	f3ef 8310 	mrs	r3, PRIMASK
 80077a2:	61bb      	str	r3, [r7, #24]
  return(result);
 80077a4:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077a6:	2484      	movs	r4, #132	@ 0x84
 80077a8:	193a      	adds	r2, r7, r4
 80077aa:	6013      	str	r3, [r2, #0]
 80077ac:	2301      	movs	r3, #1
 80077ae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	f383 8810 	msr	PRIMASK, r3
}
 80077b6:	46c0      	nop			@ (mov r8, r8)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	689a      	ldr	r2, [r3, #8]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2101      	movs	r1, #1
 80077c4:	438a      	bics	r2, r1
 80077c6:	609a      	str	r2, [r3, #8]
 80077c8:	193b      	adds	r3, r7, r4
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077ce:	6a3b      	ldr	r3, [r7, #32]
 80077d0:	f383 8810 	msr	PRIMASK, r3
}
 80077d4:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2280      	movs	r2, #128	@ 0x80
 80077da:	2120      	movs	r1, #32
 80077dc:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077ea:	f3ef 8310 	mrs	r3, PRIMASK
 80077ee:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80077f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077f2:	2480      	movs	r4, #128	@ 0x80
 80077f4:	193a      	adds	r2, r7, r4
 80077f6:	6013      	str	r3, [r2, #0]
 80077f8:	2301      	movs	r3, #1
 80077fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fe:	f383 8810 	msr	PRIMASK, r3
}
 8007802:	46c0      	nop			@ (mov r8, r8)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	2110      	movs	r1, #16
 8007810:	438a      	bics	r2, r1
 8007812:	601a      	str	r2, [r3, #0]
 8007814:	193b      	adds	r3, r7, r4
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800781a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800781c:	f383 8810 	msr	PRIMASK, r3
}
 8007820:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2202      	movs	r2, #2
 8007826:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	22ac      	movs	r2, #172	@ 0xac
 800782c:	589b      	ldr	r3, [r3, r2]
 800782e:	183a      	adds	r2, r7, r0
 8007830:	8811      	ldrh	r1, [r2, #0]
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	0010      	movs	r0, r2
 8007836:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007838:	e046      	b.n	80078c8 <HAL_UART_IRQHandler+0x5c0>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800783a:	23a4      	movs	r3, #164	@ 0xa4
 800783c:	18fb      	adds	r3, r7, r3
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	2380      	movs	r3, #128	@ 0x80
 8007842:	035b      	lsls	r3, r3, #13
 8007844:	4013      	ands	r3, r2
 8007846:	d012      	beq.n	800786e <HAL_UART_IRQHandler+0x566>
 8007848:	239c      	movs	r3, #156	@ 0x9c
 800784a:	18fb      	adds	r3, r7, r3
 800784c:	681a      	ldr	r2, [r3, #0]
 800784e:	2380      	movs	r3, #128	@ 0x80
 8007850:	03db      	lsls	r3, r3, #15
 8007852:	4013      	ands	r3, r2
 8007854:	d00b      	beq.n	800786e <HAL_UART_IRQHandler+0x566>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	2280      	movs	r2, #128	@ 0x80
 800785c:	0352      	lsls	r2, r2, #13
 800785e:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	22a8      	movs	r2, #168	@ 0xa8
 8007864:	589b      	ldr	r3, [r3, r2]
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	0010      	movs	r0, r2
 800786a:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800786c:	e02f      	b.n	80078ce <HAL_UART_IRQHandler+0x5c6>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800786e:	23a4      	movs	r3, #164	@ 0xa4
 8007870:	18fb      	adds	r3, r7, r3
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2280      	movs	r2, #128	@ 0x80
 8007876:	4013      	ands	r3, r2
 8007878:	d00f      	beq.n	800789a <HAL_UART_IRQHandler+0x592>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800787a:	23a0      	movs	r3, #160	@ 0xa0
 800787c:	18fb      	adds	r3, r7, r3
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2280      	movs	r2, #128	@ 0x80
 8007882:	4013      	ands	r3, r2
 8007884:	d009      	beq.n	800789a <HAL_UART_IRQHandler+0x592>
  {
    if (huart->TxISR != NULL)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800788a:	2b00      	cmp	r3, #0
 800788c:	d01e      	beq.n	80078cc <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	0010      	movs	r0, r2
 8007896:	4798      	blx	r3
    }
    return;
 8007898:	e018      	b.n	80078cc <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800789a:	23a4      	movs	r3, #164	@ 0xa4
 800789c:	18fb      	adds	r3, r7, r3
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	2240      	movs	r2, #64	@ 0x40
 80078a2:	4013      	ands	r3, r2
 80078a4:	d013      	beq.n	80078ce <HAL_UART_IRQHandler+0x5c6>
 80078a6:	23a0      	movs	r3, #160	@ 0xa0
 80078a8:	18fb      	adds	r3, r7, r3
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2240      	movs	r2, #64	@ 0x40
 80078ae:	4013      	ands	r3, r2
 80078b0:	d00d      	beq.n	80078ce <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	0018      	movs	r0, r3
 80078b6:	f000 fee1 	bl	800867c <UART_EndTransmit_IT>
    return;
 80078ba:	e008      	b.n	80078ce <HAL_UART_IRQHandler+0x5c6>
      return;
 80078bc:	46c0      	nop			@ (mov r8, r8)
 80078be:	e006      	b.n	80078ce <HAL_UART_IRQHandler+0x5c6>
    return;
 80078c0:	46c0      	nop			@ (mov r8, r8)
 80078c2:	e004      	b.n	80078ce <HAL_UART_IRQHandler+0x5c6>
      return;
 80078c4:	46c0      	nop			@ (mov r8, r8)
 80078c6:	e002      	b.n	80078ce <HAL_UART_IRQHandler+0x5c6>
      return;
 80078c8:	46c0      	nop			@ (mov r8, r8)
 80078ca:	e000      	b.n	80078ce <HAL_UART_IRQHandler+0x5c6>
    return;
 80078cc:	46c0      	nop			@ (mov r8, r8)
  }

}
 80078ce:	46bd      	mov	sp, r7
 80078d0:	b02b      	add	sp, #172	@ 0xac
 80078d2:	bd90      	pop	{r4, r7, pc}
 80078d4:	fffffeff 	.word	0xfffffeff
 80078d8:	fffffedf 	.word	0xfffffedf

080078dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80078e4:	46c0      	nop			@ (mov r8, r8)
 80078e6:	46bd      	mov	sp, r7
 80078e8:	b002      	add	sp, #8
 80078ea:	bd80      	pop	{r7, pc}

080078ec <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80078f4:	46c0      	nop			@ (mov r8, r8)
 80078f6:	46bd      	mov	sp, r7
 80078f8:	b002      	add	sp, #8
 80078fa:	bd80      	pop	{r7, pc}

080078fc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b082      	sub	sp, #8
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007904:	46c0      	nop			@ (mov r8, r8)
 8007906:	46bd      	mov	sp, r7
 8007908:	b002      	add	sp, #8
 800790a:	bd80      	pop	{r7, pc}

0800790c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007914:	46c0      	nop			@ (mov r8, r8)
 8007916:	46bd      	mov	sp, r7
 8007918:	b002      	add	sp, #8
 800791a:	bd80      	pop	{r7, pc}

0800791c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007924:	46c0      	nop			@ (mov r8, r8)
 8007926:	46bd      	mov	sp, r7
 8007928:	b002      	add	sp, #8
 800792a:	bd80      	pop	{r7, pc}

0800792c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007934:	46c0      	nop			@ (mov r8, r8)
 8007936:	46bd      	mov	sp, r7
 8007938:	b002      	add	sp, #8
 800793a:	bd80      	pop	{r7, pc}

0800793c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b082      	sub	sp, #8
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8007944:	46c0      	nop			@ (mov r8, r8)
 8007946:	46bd      	mov	sp, r7
 8007948:	b002      	add	sp, #8
 800794a:	bd80      	pop	{r7, pc}

0800794c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b082      	sub	sp, #8
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007954:	46c0      	nop			@ (mov r8, r8)
 8007956:	46bd      	mov	sp, r7
 8007958:	b002      	add	sp, #8
 800795a:	bd80      	pop	{r7, pc}

0800795c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2188      	movs	r1, #136	@ 0x88
 8007968:	4a14      	ldr	r2, [pc, #80]	@ (80079bc <UART_InitCallbacksToDefault+0x60>)
 800796a:	505a      	str	r2, [r3, r1]
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	218c      	movs	r1, #140	@ 0x8c
 8007970:	4a13      	ldr	r2, [pc, #76]	@ (80079c0 <UART_InitCallbacksToDefault+0x64>)
 8007972:	505a      	str	r2, [r3, r1]
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2190      	movs	r1, #144	@ 0x90
 8007978:	4a12      	ldr	r2, [pc, #72]	@ (80079c4 <UART_InitCallbacksToDefault+0x68>)
 800797a:	505a      	str	r2, [r3, r1]
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2194      	movs	r1, #148	@ 0x94
 8007980:	4a11      	ldr	r2, [pc, #68]	@ (80079c8 <UART_InitCallbacksToDefault+0x6c>)
 8007982:	505a      	str	r2, [r3, r1]
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2198      	movs	r1, #152	@ 0x98
 8007988:	4a10      	ldr	r2, [pc, #64]	@ (80079cc <UART_InitCallbacksToDefault+0x70>)
 800798a:	505a      	str	r2, [r3, r1]
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	219c      	movs	r1, #156	@ 0x9c
 8007990:	4a0f      	ldr	r2, [pc, #60]	@ (80079d0 <UART_InitCallbacksToDefault+0x74>)
 8007992:	505a      	str	r2, [r3, r1]
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	21a0      	movs	r1, #160	@ 0xa0
 8007998:	4a0e      	ldr	r2, [pc, #56]	@ (80079d4 <UART_InitCallbacksToDefault+0x78>)
 800799a:	505a      	str	r2, [r3, r1]
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	21a4      	movs	r1, #164	@ 0xa4
 80079a0:	4a0d      	ldr	r2, [pc, #52]	@ (80079d8 <UART_InitCallbacksToDefault+0x7c>)
 80079a2:	505a      	str	r2, [r3, r1]
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	21a8      	movs	r1, #168	@ 0xa8
 80079a8:	4a0c      	ldr	r2, [pc, #48]	@ (80079dc <UART_InitCallbacksToDefault+0x80>)
 80079aa:	505a      	str	r2, [r3, r1]
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	21ac      	movs	r1, #172	@ 0xac
 80079b0:	4a0b      	ldr	r2, [pc, #44]	@ (80079e0 <UART_InitCallbacksToDefault+0x84>)
 80079b2:	505a      	str	r2, [r3, r1]

}
 80079b4:	46c0      	nop			@ (mov r8, r8)
 80079b6:	46bd      	mov	sp, r7
 80079b8:	b002      	add	sp, #8
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	080078ed 	.word	0x080078ed
 80079c0:	080078dd 	.word	0x080078dd
 80079c4:	0800790d 	.word	0x0800790d
 80079c8:	080078fd 	.word	0x080078fd
 80079cc:	0800791d 	.word	0x0800791d
 80079d0:	0800792d 	.word	0x0800792d
 80079d4:	0800793d 	.word	0x0800793d
 80079d8:	0800794d 	.word	0x0800794d
 80079dc:	080086d7 	.word	0x080086d7
 80079e0:	080029c9 	.word	0x080029c9

080079e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b088      	sub	sp, #32
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80079ec:	231e      	movs	r3, #30
 80079ee:	18fb      	adds	r3, r7, r3
 80079f0:	2200      	movs	r2, #0
 80079f2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	689a      	ldr	r2, [r3, #8]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	431a      	orrs	r2, r3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	695b      	ldr	r3, [r3, #20]
 8007a02:	431a      	orrs	r2, r3
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	69db      	ldr	r3, [r3, #28]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4aaf      	ldr	r2, [pc, #700]	@ (8007cd0 <UART_SetConfig+0x2ec>)
 8007a14:	4013      	ands	r3, r2
 8007a16:	0019      	movs	r1, r3
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	697a      	ldr	r2, [r7, #20]
 8007a1e:	430a      	orrs	r2, r1
 8007a20:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	4aaa      	ldr	r2, [pc, #680]	@ (8007cd4 <UART_SetConfig+0x2f0>)
 8007a2a:	4013      	ands	r3, r2
 8007a2c:	0019      	movs	r1, r3
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	68da      	ldr	r2, [r3, #12]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	430a      	orrs	r2, r1
 8007a38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	699b      	ldr	r3, [r3, #24]
 8007a3e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6a1b      	ldr	r3, [r3, #32]
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	4313      	orrs	r3, r2
 8007a48:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	4aa1      	ldr	r2, [pc, #644]	@ (8007cd8 <UART_SetConfig+0x2f4>)
 8007a52:	4013      	ands	r3, r2
 8007a54:	0019      	movs	r1, r3
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	697a      	ldr	r2, [r7, #20]
 8007a5c:	430a      	orrs	r2, r1
 8007a5e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a9d      	ldr	r2, [pc, #628]	@ (8007cdc <UART_SetConfig+0x2f8>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d127      	bne.n	8007aba <UART_SetConfig+0xd6>
 8007a6a:	4b9d      	ldr	r3, [pc, #628]	@ (8007ce0 <UART_SetConfig+0x2fc>)
 8007a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a6e:	2203      	movs	r2, #3
 8007a70:	4013      	ands	r3, r2
 8007a72:	2b03      	cmp	r3, #3
 8007a74:	d00d      	beq.n	8007a92 <UART_SetConfig+0xae>
 8007a76:	d81b      	bhi.n	8007ab0 <UART_SetConfig+0xcc>
 8007a78:	2b02      	cmp	r3, #2
 8007a7a:	d014      	beq.n	8007aa6 <UART_SetConfig+0xc2>
 8007a7c:	d818      	bhi.n	8007ab0 <UART_SetConfig+0xcc>
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d002      	beq.n	8007a88 <UART_SetConfig+0xa4>
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d00a      	beq.n	8007a9c <UART_SetConfig+0xb8>
 8007a86:	e013      	b.n	8007ab0 <UART_SetConfig+0xcc>
 8007a88:	231f      	movs	r3, #31
 8007a8a:	18fb      	adds	r3, r7, r3
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	701a      	strb	r2, [r3, #0]
 8007a90:	e065      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007a92:	231f      	movs	r3, #31
 8007a94:	18fb      	adds	r3, r7, r3
 8007a96:	2202      	movs	r2, #2
 8007a98:	701a      	strb	r2, [r3, #0]
 8007a9a:	e060      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007a9c:	231f      	movs	r3, #31
 8007a9e:	18fb      	adds	r3, r7, r3
 8007aa0:	2204      	movs	r2, #4
 8007aa2:	701a      	strb	r2, [r3, #0]
 8007aa4:	e05b      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007aa6:	231f      	movs	r3, #31
 8007aa8:	18fb      	adds	r3, r7, r3
 8007aaa:	2208      	movs	r2, #8
 8007aac:	701a      	strb	r2, [r3, #0]
 8007aae:	e056      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007ab0:	231f      	movs	r3, #31
 8007ab2:	18fb      	adds	r3, r7, r3
 8007ab4:	2210      	movs	r2, #16
 8007ab6:	701a      	strb	r2, [r3, #0]
 8007ab8:	e051      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a89      	ldr	r2, [pc, #548]	@ (8007ce4 <UART_SetConfig+0x300>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d134      	bne.n	8007b2e <UART_SetConfig+0x14a>
 8007ac4:	4b86      	ldr	r3, [pc, #536]	@ (8007ce0 <UART_SetConfig+0x2fc>)
 8007ac6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ac8:	23c0      	movs	r3, #192	@ 0xc0
 8007aca:	029b      	lsls	r3, r3, #10
 8007acc:	4013      	ands	r3, r2
 8007ace:	22c0      	movs	r2, #192	@ 0xc0
 8007ad0:	0292      	lsls	r2, r2, #10
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d017      	beq.n	8007b06 <UART_SetConfig+0x122>
 8007ad6:	22c0      	movs	r2, #192	@ 0xc0
 8007ad8:	0292      	lsls	r2, r2, #10
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d822      	bhi.n	8007b24 <UART_SetConfig+0x140>
 8007ade:	2280      	movs	r2, #128	@ 0x80
 8007ae0:	0292      	lsls	r2, r2, #10
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d019      	beq.n	8007b1a <UART_SetConfig+0x136>
 8007ae6:	2280      	movs	r2, #128	@ 0x80
 8007ae8:	0292      	lsls	r2, r2, #10
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d81a      	bhi.n	8007b24 <UART_SetConfig+0x140>
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d004      	beq.n	8007afc <UART_SetConfig+0x118>
 8007af2:	2280      	movs	r2, #128	@ 0x80
 8007af4:	0252      	lsls	r2, r2, #9
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d00a      	beq.n	8007b10 <UART_SetConfig+0x12c>
 8007afa:	e013      	b.n	8007b24 <UART_SetConfig+0x140>
 8007afc:	231f      	movs	r3, #31
 8007afe:	18fb      	adds	r3, r7, r3
 8007b00:	2200      	movs	r2, #0
 8007b02:	701a      	strb	r2, [r3, #0]
 8007b04:	e02b      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007b06:	231f      	movs	r3, #31
 8007b08:	18fb      	adds	r3, r7, r3
 8007b0a:	2202      	movs	r2, #2
 8007b0c:	701a      	strb	r2, [r3, #0]
 8007b0e:	e026      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007b10:	231f      	movs	r3, #31
 8007b12:	18fb      	adds	r3, r7, r3
 8007b14:	2204      	movs	r2, #4
 8007b16:	701a      	strb	r2, [r3, #0]
 8007b18:	e021      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007b1a:	231f      	movs	r3, #31
 8007b1c:	18fb      	adds	r3, r7, r3
 8007b1e:	2208      	movs	r2, #8
 8007b20:	701a      	strb	r2, [r3, #0]
 8007b22:	e01c      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007b24:	231f      	movs	r3, #31
 8007b26:	18fb      	adds	r3, r7, r3
 8007b28:	2210      	movs	r2, #16
 8007b2a:	701a      	strb	r2, [r3, #0]
 8007b2c:	e017      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a6d      	ldr	r2, [pc, #436]	@ (8007ce8 <UART_SetConfig+0x304>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d104      	bne.n	8007b42 <UART_SetConfig+0x15e>
 8007b38:	231f      	movs	r3, #31
 8007b3a:	18fb      	adds	r3, r7, r3
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	701a      	strb	r2, [r3, #0]
 8007b40:	e00d      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a69      	ldr	r2, [pc, #420]	@ (8007cec <UART_SetConfig+0x308>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d104      	bne.n	8007b56 <UART_SetConfig+0x172>
 8007b4c:	231f      	movs	r3, #31
 8007b4e:	18fb      	adds	r3, r7, r3
 8007b50:	2200      	movs	r2, #0
 8007b52:	701a      	strb	r2, [r3, #0]
 8007b54:	e003      	b.n	8007b5e <UART_SetConfig+0x17a>
 8007b56:	231f      	movs	r3, #31
 8007b58:	18fb      	adds	r3, r7, r3
 8007b5a:	2210      	movs	r2, #16
 8007b5c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	69da      	ldr	r2, [r3, #28]
 8007b62:	2380      	movs	r3, #128	@ 0x80
 8007b64:	021b      	lsls	r3, r3, #8
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d15c      	bne.n	8007c24 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8007b6a:	231f      	movs	r3, #31
 8007b6c:	18fb      	adds	r3, r7, r3
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	2b08      	cmp	r3, #8
 8007b72:	d015      	beq.n	8007ba0 <UART_SetConfig+0x1bc>
 8007b74:	dc18      	bgt.n	8007ba8 <UART_SetConfig+0x1c4>
 8007b76:	2b04      	cmp	r3, #4
 8007b78:	d00d      	beq.n	8007b96 <UART_SetConfig+0x1b2>
 8007b7a:	dc15      	bgt.n	8007ba8 <UART_SetConfig+0x1c4>
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d002      	beq.n	8007b86 <UART_SetConfig+0x1a2>
 8007b80:	2b02      	cmp	r3, #2
 8007b82:	d005      	beq.n	8007b90 <UART_SetConfig+0x1ac>
 8007b84:	e010      	b.n	8007ba8 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b86:	f7fe fd4d 	bl	8006624 <HAL_RCC_GetPCLK1Freq>
 8007b8a:	0003      	movs	r3, r0
 8007b8c:	61bb      	str	r3, [r7, #24]
        break;
 8007b8e:	e012      	b.n	8007bb6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b90:	4b57      	ldr	r3, [pc, #348]	@ (8007cf0 <UART_SetConfig+0x30c>)
 8007b92:	61bb      	str	r3, [r7, #24]
        break;
 8007b94:	e00f      	b.n	8007bb6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b96:	f7fe fcc9 	bl	800652c <HAL_RCC_GetSysClockFreq>
 8007b9a:	0003      	movs	r3, r0
 8007b9c:	61bb      	str	r3, [r7, #24]
        break;
 8007b9e:	e00a      	b.n	8007bb6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ba0:	2380      	movs	r3, #128	@ 0x80
 8007ba2:	021b      	lsls	r3, r3, #8
 8007ba4:	61bb      	str	r3, [r7, #24]
        break;
 8007ba6:	e006      	b.n	8007bb6 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007bac:	231e      	movs	r3, #30
 8007bae:	18fb      	adds	r3, r7, r3
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	701a      	strb	r2, [r3, #0]
        break;
 8007bb4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007bb6:	69bb      	ldr	r3, [r7, #24]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d100      	bne.n	8007bbe <UART_SetConfig+0x1da>
 8007bbc:	e07a      	b.n	8007cb4 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	005a      	lsls	r2, r3, #1
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	085b      	lsrs	r3, r3, #1
 8007bc8:	18d2      	adds	r2, r2, r3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	0019      	movs	r1, r3
 8007bd0:	0010      	movs	r0, r2
 8007bd2:	f7f8 fab5 	bl	8000140 <__udivsi3>
 8007bd6:	0003      	movs	r3, r0
 8007bd8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	2b0f      	cmp	r3, #15
 8007bde:	d91c      	bls.n	8007c1a <UART_SetConfig+0x236>
 8007be0:	693a      	ldr	r2, [r7, #16]
 8007be2:	2380      	movs	r3, #128	@ 0x80
 8007be4:	025b      	lsls	r3, r3, #9
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d217      	bcs.n	8007c1a <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	200e      	movs	r0, #14
 8007bf0:	183b      	adds	r3, r7, r0
 8007bf2:	210f      	movs	r1, #15
 8007bf4:	438a      	bics	r2, r1
 8007bf6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	085b      	lsrs	r3, r3, #1
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	2207      	movs	r2, #7
 8007c00:	4013      	ands	r3, r2
 8007c02:	b299      	uxth	r1, r3
 8007c04:	183b      	adds	r3, r7, r0
 8007c06:	183a      	adds	r2, r7, r0
 8007c08:	8812      	ldrh	r2, [r2, #0]
 8007c0a:	430a      	orrs	r2, r1
 8007c0c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	183a      	adds	r2, r7, r0
 8007c14:	8812      	ldrh	r2, [r2, #0]
 8007c16:	60da      	str	r2, [r3, #12]
 8007c18:	e04c      	b.n	8007cb4 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8007c1a:	231e      	movs	r3, #30
 8007c1c:	18fb      	adds	r3, r7, r3
 8007c1e:	2201      	movs	r2, #1
 8007c20:	701a      	strb	r2, [r3, #0]
 8007c22:	e047      	b.n	8007cb4 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007c24:	231f      	movs	r3, #31
 8007c26:	18fb      	adds	r3, r7, r3
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	2b08      	cmp	r3, #8
 8007c2c:	d015      	beq.n	8007c5a <UART_SetConfig+0x276>
 8007c2e:	dc18      	bgt.n	8007c62 <UART_SetConfig+0x27e>
 8007c30:	2b04      	cmp	r3, #4
 8007c32:	d00d      	beq.n	8007c50 <UART_SetConfig+0x26c>
 8007c34:	dc15      	bgt.n	8007c62 <UART_SetConfig+0x27e>
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d002      	beq.n	8007c40 <UART_SetConfig+0x25c>
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d005      	beq.n	8007c4a <UART_SetConfig+0x266>
 8007c3e:	e010      	b.n	8007c62 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c40:	f7fe fcf0 	bl	8006624 <HAL_RCC_GetPCLK1Freq>
 8007c44:	0003      	movs	r3, r0
 8007c46:	61bb      	str	r3, [r7, #24]
        break;
 8007c48:	e012      	b.n	8007c70 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c4a:	4b29      	ldr	r3, [pc, #164]	@ (8007cf0 <UART_SetConfig+0x30c>)
 8007c4c:	61bb      	str	r3, [r7, #24]
        break;
 8007c4e:	e00f      	b.n	8007c70 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c50:	f7fe fc6c 	bl	800652c <HAL_RCC_GetSysClockFreq>
 8007c54:	0003      	movs	r3, r0
 8007c56:	61bb      	str	r3, [r7, #24]
        break;
 8007c58:	e00a      	b.n	8007c70 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c5a:	2380      	movs	r3, #128	@ 0x80
 8007c5c:	021b      	lsls	r3, r3, #8
 8007c5e:	61bb      	str	r3, [r7, #24]
        break;
 8007c60:	e006      	b.n	8007c70 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8007c62:	2300      	movs	r3, #0
 8007c64:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007c66:	231e      	movs	r3, #30
 8007c68:	18fb      	adds	r3, r7, r3
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	701a      	strb	r2, [r3, #0]
        break;
 8007c6e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d01e      	beq.n	8007cb4 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	085a      	lsrs	r2, r3, #1
 8007c7c:	69bb      	ldr	r3, [r7, #24]
 8007c7e:	18d2      	adds	r2, r2, r3
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	0019      	movs	r1, r3
 8007c86:	0010      	movs	r0, r2
 8007c88:	f7f8 fa5a 	bl	8000140 <__udivsi3>
 8007c8c:	0003      	movs	r3, r0
 8007c8e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	2b0f      	cmp	r3, #15
 8007c94:	d90a      	bls.n	8007cac <UART_SetConfig+0x2c8>
 8007c96:	693a      	ldr	r2, [r7, #16]
 8007c98:	2380      	movs	r3, #128	@ 0x80
 8007c9a:	025b      	lsls	r3, r3, #9
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d205      	bcs.n	8007cac <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	b29a      	uxth	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	60da      	str	r2, [r3, #12]
 8007caa:	e003      	b.n	8007cb4 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8007cac:	231e      	movs	r3, #30
 8007cae:	18fb      	adds	r3, r7, r3
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007cc0:	231e      	movs	r3, #30
 8007cc2:	18fb      	adds	r3, r7, r3
 8007cc4:	781b      	ldrb	r3, [r3, #0]
}
 8007cc6:	0018      	movs	r0, r3
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	b008      	add	sp, #32
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	46c0      	nop			@ (mov r8, r8)
 8007cd0:	efff69f3 	.word	0xefff69f3
 8007cd4:	ffffcfff 	.word	0xffffcfff
 8007cd8:	fffff4ff 	.word	0xfffff4ff
 8007cdc:	40013800 	.word	0x40013800
 8007ce0:	40021000 	.word	0x40021000
 8007ce4:	40004400 	.word	0x40004400
 8007ce8:	40004800 	.word	0x40004800
 8007cec:	40004c00 	.word	0x40004c00
 8007cf0:	007a1200 	.word	0x007a1200

08007cf4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d00:	2208      	movs	r2, #8
 8007d02:	4013      	ands	r3, r2
 8007d04:	d00b      	beq.n	8007d1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	4a4a      	ldr	r2, [pc, #296]	@ (8007e38 <UART_AdvFeatureConfig+0x144>)
 8007d0e:	4013      	ands	r3, r2
 8007d10:	0019      	movs	r1, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	430a      	orrs	r2, r1
 8007d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d22:	2201      	movs	r2, #1
 8007d24:	4013      	ands	r3, r2
 8007d26:	d00b      	beq.n	8007d40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	4a43      	ldr	r2, [pc, #268]	@ (8007e3c <UART_AdvFeatureConfig+0x148>)
 8007d30:	4013      	ands	r3, r2
 8007d32:	0019      	movs	r1, r3
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	430a      	orrs	r2, r1
 8007d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d44:	2202      	movs	r2, #2
 8007d46:	4013      	ands	r3, r2
 8007d48:	d00b      	beq.n	8007d62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	4a3b      	ldr	r2, [pc, #236]	@ (8007e40 <UART_AdvFeatureConfig+0x14c>)
 8007d52:	4013      	ands	r3, r2
 8007d54:	0019      	movs	r1, r3
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	430a      	orrs	r2, r1
 8007d60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d66:	2204      	movs	r2, #4
 8007d68:	4013      	ands	r3, r2
 8007d6a:	d00b      	beq.n	8007d84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	4a34      	ldr	r2, [pc, #208]	@ (8007e44 <UART_AdvFeatureConfig+0x150>)
 8007d74:	4013      	ands	r3, r2
 8007d76:	0019      	movs	r1, r3
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	430a      	orrs	r2, r1
 8007d82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d88:	2210      	movs	r2, #16
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	d00b      	beq.n	8007da6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	4a2c      	ldr	r2, [pc, #176]	@ (8007e48 <UART_AdvFeatureConfig+0x154>)
 8007d96:	4013      	ands	r3, r2
 8007d98:	0019      	movs	r1, r3
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	430a      	orrs	r2, r1
 8007da4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007daa:	2220      	movs	r2, #32
 8007dac:	4013      	ands	r3, r2
 8007dae:	d00b      	beq.n	8007dc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	4a25      	ldr	r2, [pc, #148]	@ (8007e4c <UART_AdvFeatureConfig+0x158>)
 8007db8:	4013      	ands	r3, r2
 8007dba:	0019      	movs	r1, r3
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	430a      	orrs	r2, r1
 8007dc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dcc:	2240      	movs	r2, #64	@ 0x40
 8007dce:	4013      	ands	r3, r2
 8007dd0:	d01d      	beq.n	8007e0e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	4a1d      	ldr	r2, [pc, #116]	@ (8007e50 <UART_AdvFeatureConfig+0x15c>)
 8007dda:	4013      	ands	r3, r2
 8007ddc:	0019      	movs	r1, r3
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	430a      	orrs	r2, r1
 8007de8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007dee:	2380      	movs	r3, #128	@ 0x80
 8007df0:	035b      	lsls	r3, r3, #13
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d10b      	bne.n	8007e0e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	4a15      	ldr	r2, [pc, #84]	@ (8007e54 <UART_AdvFeatureConfig+0x160>)
 8007dfe:	4013      	ands	r3, r2
 8007e00:	0019      	movs	r1, r3
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	430a      	orrs	r2, r1
 8007e0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e12:	2280      	movs	r2, #128	@ 0x80
 8007e14:	4013      	ands	r3, r2
 8007e16:	d00b      	beq.n	8007e30 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	4a0e      	ldr	r2, [pc, #56]	@ (8007e58 <UART_AdvFeatureConfig+0x164>)
 8007e20:	4013      	ands	r3, r2
 8007e22:	0019      	movs	r1, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	430a      	orrs	r2, r1
 8007e2e:	605a      	str	r2, [r3, #4]
  }
}
 8007e30:	46c0      	nop			@ (mov r8, r8)
 8007e32:	46bd      	mov	sp, r7
 8007e34:	b002      	add	sp, #8
 8007e36:	bd80      	pop	{r7, pc}
 8007e38:	ffff7fff 	.word	0xffff7fff
 8007e3c:	fffdffff 	.word	0xfffdffff
 8007e40:	fffeffff 	.word	0xfffeffff
 8007e44:	fffbffff 	.word	0xfffbffff
 8007e48:	ffffefff 	.word	0xffffefff
 8007e4c:	ffffdfff 	.word	0xffffdfff
 8007e50:	ffefffff 	.word	0xffefffff
 8007e54:	ff9fffff 	.word	0xff9fffff
 8007e58:	fff7ffff 	.word	0xfff7ffff

08007e5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b092      	sub	sp, #72	@ 0x48
 8007e60:	af02      	add	r7, sp, #8
 8007e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2284      	movs	r2, #132	@ 0x84
 8007e68:	2100      	movs	r1, #0
 8007e6a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007e6c:	f7fb f97e 	bl	800316c <HAL_GetTick>
 8007e70:	0003      	movs	r3, r0
 8007e72:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	2208      	movs	r2, #8
 8007e7c:	4013      	ands	r3, r2
 8007e7e:	2b08      	cmp	r3, #8
 8007e80:	d12c      	bne.n	8007edc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e84:	2280      	movs	r2, #128	@ 0x80
 8007e86:	0391      	lsls	r1, r2, #14
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	4a46      	ldr	r2, [pc, #280]	@ (8007fa4 <UART_CheckIdleState+0x148>)
 8007e8c:	9200      	str	r2, [sp, #0]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f000 f88c 	bl	8007fac <UART_WaitOnFlagUntilTimeout>
 8007e94:	1e03      	subs	r3, r0, #0
 8007e96:	d021      	beq.n	8007edc <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e98:	f3ef 8310 	mrs	r3, PRIMASK
 8007e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007ea0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea8:	f383 8810 	msr	PRIMASK, r3
}
 8007eac:	46c0      	nop			@ (mov r8, r8)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	681a      	ldr	r2, [r3, #0]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2180      	movs	r1, #128	@ 0x80
 8007eba:	438a      	bics	r2, r1
 8007ebc:	601a      	str	r2, [r3, #0]
 8007ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec4:	f383 8810 	msr	PRIMASK, r3
}
 8007ec8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2220      	movs	r2, #32
 8007ece:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2278      	movs	r2, #120	@ 0x78
 8007ed4:	2100      	movs	r1, #0
 8007ed6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ed8:	2303      	movs	r3, #3
 8007eda:	e05f      	b.n	8007f9c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2204      	movs	r2, #4
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	2b04      	cmp	r3, #4
 8007ee8:	d146      	bne.n	8007f78 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eec:	2280      	movs	r2, #128	@ 0x80
 8007eee:	03d1      	lsls	r1, r2, #15
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	4a2c      	ldr	r2, [pc, #176]	@ (8007fa4 <UART_CheckIdleState+0x148>)
 8007ef4:	9200      	str	r2, [sp, #0]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f000 f858 	bl	8007fac <UART_WaitOnFlagUntilTimeout>
 8007efc:	1e03      	subs	r3, r0, #0
 8007efe:	d03b      	beq.n	8007f78 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f00:	f3ef 8310 	mrs	r3, PRIMASK
 8007f04:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f06:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f08:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	f383 8810 	msr	PRIMASK, r3
}
 8007f14:	46c0      	nop			@ (mov r8, r8)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4921      	ldr	r1, [pc, #132]	@ (8007fa8 <UART_CheckIdleState+0x14c>)
 8007f22:	400a      	ands	r2, r1
 8007f24:	601a      	str	r2, [r3, #0]
 8007f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	f383 8810 	msr	PRIMASK, r3
}
 8007f30:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f32:	f3ef 8310 	mrs	r3, PRIMASK
 8007f36:	61bb      	str	r3, [r7, #24]
  return(result);
 8007f38:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	f383 8810 	msr	PRIMASK, r3
}
 8007f46:	46c0      	nop			@ (mov r8, r8)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	689a      	ldr	r2, [r3, #8]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2101      	movs	r1, #1
 8007f54:	438a      	bics	r2, r1
 8007f56:	609a      	str	r2, [r3, #8]
 8007f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f5a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f5c:	6a3b      	ldr	r3, [r7, #32]
 8007f5e:	f383 8810 	msr	PRIMASK, r3
}
 8007f62:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2280      	movs	r2, #128	@ 0x80
 8007f68:	2120      	movs	r1, #32
 8007f6a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2278      	movs	r2, #120	@ 0x78
 8007f70:	2100      	movs	r1, #0
 8007f72:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f74:	2303      	movs	r3, #3
 8007f76:	e011      	b.n	8007f9c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2220      	movs	r2, #32
 8007f7c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2280      	movs	r2, #128	@ 0x80
 8007f82:	2120      	movs	r1, #32
 8007f84:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2278      	movs	r2, #120	@ 0x78
 8007f96:	2100      	movs	r1, #0
 8007f98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	0018      	movs	r0, r3
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	b010      	add	sp, #64	@ 0x40
 8007fa2:	bd80      	pop	{r7, pc}
 8007fa4:	01ffffff 	.word	0x01ffffff
 8007fa8:	fffffedf 	.word	0xfffffedf

08007fac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b084      	sub	sp, #16
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	603b      	str	r3, [r7, #0]
 8007fb8:	1dfb      	adds	r3, r7, #7
 8007fba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fbc:	e051      	b.n	8008062 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	d04e      	beq.n	8008062 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fc4:	f7fb f8d2 	bl	800316c <HAL_GetTick>
 8007fc8:	0002      	movs	r2, r0
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	1ad3      	subs	r3, r2, r3
 8007fce:	69ba      	ldr	r2, [r7, #24]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d302      	bcc.n	8007fda <UART_WaitOnFlagUntilTimeout+0x2e>
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d101      	bne.n	8007fde <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007fda:	2303      	movs	r3, #3
 8007fdc:	e051      	b.n	8008082 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	2204      	movs	r2, #4
 8007fe6:	4013      	ands	r3, r2
 8007fe8:	d03b      	beq.n	8008062 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	2b80      	cmp	r3, #128	@ 0x80
 8007fee:	d038      	beq.n	8008062 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	2b40      	cmp	r3, #64	@ 0x40
 8007ff4:	d035      	beq.n	8008062 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	69db      	ldr	r3, [r3, #28]
 8007ffc:	2208      	movs	r2, #8
 8007ffe:	4013      	ands	r3, r2
 8008000:	2b08      	cmp	r3, #8
 8008002:	d111      	bne.n	8008028 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2208      	movs	r2, #8
 800800a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	0018      	movs	r0, r3
 8008010:	f000 f900 	bl	8008214 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2284      	movs	r2, #132	@ 0x84
 8008018:	2108      	movs	r1, #8
 800801a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2278      	movs	r2, #120	@ 0x78
 8008020:	2100      	movs	r1, #0
 8008022:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	e02c      	b.n	8008082 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	69da      	ldr	r2, [r3, #28]
 800802e:	2380      	movs	r3, #128	@ 0x80
 8008030:	011b      	lsls	r3, r3, #4
 8008032:	401a      	ands	r2, r3
 8008034:	2380      	movs	r3, #128	@ 0x80
 8008036:	011b      	lsls	r3, r3, #4
 8008038:	429a      	cmp	r2, r3
 800803a:	d112      	bne.n	8008062 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2280      	movs	r2, #128	@ 0x80
 8008042:	0112      	lsls	r2, r2, #4
 8008044:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	0018      	movs	r0, r3
 800804a:	f000 f8e3 	bl	8008214 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2284      	movs	r2, #132	@ 0x84
 8008052:	2120      	movs	r1, #32
 8008054:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2278      	movs	r2, #120	@ 0x78
 800805a:	2100      	movs	r1, #0
 800805c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800805e:	2303      	movs	r3, #3
 8008060:	e00f      	b.n	8008082 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	69db      	ldr	r3, [r3, #28]
 8008068:	68ba      	ldr	r2, [r7, #8]
 800806a:	4013      	ands	r3, r2
 800806c:	68ba      	ldr	r2, [r7, #8]
 800806e:	1ad3      	subs	r3, r2, r3
 8008070:	425a      	negs	r2, r3
 8008072:	4153      	adcs	r3, r2
 8008074:	b2db      	uxtb	r3, r3
 8008076:	001a      	movs	r2, r3
 8008078:	1dfb      	adds	r3, r7, #7
 800807a:	781b      	ldrb	r3, [r3, #0]
 800807c:	429a      	cmp	r2, r3
 800807e:	d09e      	beq.n	8007fbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008080:	2300      	movs	r3, #0
}
 8008082:	0018      	movs	r0, r3
 8008084:	46bd      	mov	sp, r7
 8008086:	b004      	add	sp, #16
 8008088:	bd80      	pop	{r7, pc}
	...

0800808c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b090      	sub	sp, #64	@ 0x40
 8008090:	af00      	add	r7, sp, #0
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	1dbb      	adds	r3, r7, #6
 8008098:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	68ba      	ldr	r2, [r7, #8]
 800809e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	1dba      	adds	r2, r7, #6
 80080a4:	2158      	movs	r1, #88	@ 0x58
 80080a6:	8812      	ldrh	r2, [r2, #0]
 80080a8:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2284      	movs	r2, #132	@ 0x84
 80080ae:	2100      	movs	r1, #0
 80080b0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2280      	movs	r2, #128	@ 0x80
 80080b6:	2122      	movs	r1, #34	@ 0x22
 80080b8:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d028      	beq.n	8008114 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080c6:	4a3e      	ldr	r2, [pc, #248]	@ (80081c0 <UART_Start_Receive_DMA+0x134>)
 80080c8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080ce:	4a3d      	ldr	r2, [pc, #244]	@ (80081c4 <UART_Start_Receive_DMA+0x138>)
 80080d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080d6:	4a3c      	ldr	r2, [pc, #240]	@ (80081c8 <UART_Start_Receive_DMA+0x13c>)
 80080d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080de:	2200      	movs	r2, #0
 80080e0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	3324      	adds	r3, #36	@ 0x24
 80080ec:	0019      	movs	r1, r3
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080f2:	001a      	movs	r2, r3
 80080f4:	1dbb      	adds	r3, r7, #6
 80080f6:	881b      	ldrh	r3, [r3, #0]
 80080f8:	f7fb fbda 	bl	80038b0 <HAL_DMA_Start_IT>
 80080fc:	1e03      	subs	r3, r0, #0
 80080fe:	d009      	beq.n	8008114 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2284      	movs	r2, #132	@ 0x84
 8008104:	2110      	movs	r1, #16
 8008106:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2280      	movs	r2, #128	@ 0x80
 800810c:	2120      	movs	r1, #32
 800810e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8008110:	2301      	movs	r3, #1
 8008112:	e050      	b.n	80081b6 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	691b      	ldr	r3, [r3, #16]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d019      	beq.n	8008150 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800811c:	f3ef 8310 	mrs	r3, PRIMASK
 8008120:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8008122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008124:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008126:	2301      	movs	r3, #1
 8008128:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800812a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800812c:	f383 8810 	msr	PRIMASK, r3
}
 8008130:	46c0      	nop			@ (mov r8, r8)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	2180      	movs	r1, #128	@ 0x80
 800813e:	0049      	lsls	r1, r1, #1
 8008140:	430a      	orrs	r2, r1
 8008142:	601a      	str	r2, [r3, #0]
 8008144:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008146:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814a:	f383 8810 	msr	PRIMASK, r3
}
 800814e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008150:	f3ef 8310 	mrs	r3, PRIMASK
 8008154:	613b      	str	r3, [r7, #16]
  return(result);
 8008156:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008158:	63bb      	str	r3, [r7, #56]	@ 0x38
 800815a:	2301      	movs	r3, #1
 800815c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	f383 8810 	msr	PRIMASK, r3
}
 8008164:	46c0      	nop			@ (mov r8, r8)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	689a      	ldr	r2, [r3, #8]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2101      	movs	r1, #1
 8008172:	430a      	orrs	r2, r1
 8008174:	609a      	str	r2, [r3, #8]
 8008176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008178:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800817a:	69bb      	ldr	r3, [r7, #24]
 800817c:	f383 8810 	msr	PRIMASK, r3
}
 8008180:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008182:	f3ef 8310 	mrs	r3, PRIMASK
 8008186:	61fb      	str	r3, [r7, #28]
  return(result);
 8008188:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800818a:	637b      	str	r3, [r7, #52]	@ 0x34
 800818c:	2301      	movs	r3, #1
 800818e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008190:	6a3b      	ldr	r3, [r7, #32]
 8008192:	f383 8810 	msr	PRIMASK, r3
}
 8008196:	46c0      	nop			@ (mov r8, r8)
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	689a      	ldr	r2, [r3, #8]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	2140      	movs	r1, #64	@ 0x40
 80081a4:	430a      	orrs	r2, r1
 80081a6:	609a      	str	r2, [r3, #8]
 80081a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081aa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ae:	f383 8810 	msr	PRIMASK, r3
}
 80081b2:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	0018      	movs	r0, r3
 80081b8:	46bd      	mov	sp, r7
 80081ba:	b010      	add	sp, #64	@ 0x40
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	46c0      	nop			@ (mov r8, r8)
 80081c0:	080082dd 	.word	0x080082dd
 80081c4:	0800840d 	.word	0x0800840d
 80081c8:	08008455 	.word	0x08008455

080081cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081d4:	f3ef 8310 	mrs	r3, PRIMASK
 80081d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80081da:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80081dc:	617b      	str	r3, [r7, #20]
 80081de:	2301      	movs	r3, #1
 80081e0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	f383 8810 	msr	PRIMASK, r3
}
 80081e8:	46c0      	nop			@ (mov r8, r8)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	681a      	ldr	r2, [r3, #0]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	21c0      	movs	r1, #192	@ 0xc0
 80081f6:	438a      	bics	r2, r1
 80081f8:	601a      	str	r2, [r3, #0]
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	f383 8810 	msr	PRIMASK, r3
}
 8008204:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2220      	movs	r2, #32
 800820a:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800820c:	46c0      	nop			@ (mov r8, r8)
 800820e:	46bd      	mov	sp, r7
 8008210:	b006      	add	sp, #24
 8008212:	bd80      	pop	{r7, pc}

08008214 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b08e      	sub	sp, #56	@ 0x38
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800821c:	f3ef 8310 	mrs	r3, PRIMASK
 8008220:	617b      	str	r3, [r7, #20]
  return(result);
 8008222:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008224:	637b      	str	r3, [r7, #52]	@ 0x34
 8008226:	2301      	movs	r3, #1
 8008228:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	f383 8810 	msr	PRIMASK, r3
}
 8008230:	46c0      	nop			@ (mov r8, r8)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	681a      	ldr	r2, [r3, #0]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4926      	ldr	r1, [pc, #152]	@ (80082d8 <UART_EndRxTransfer+0xc4>)
 800823e:	400a      	ands	r2, r1
 8008240:	601a      	str	r2, [r3, #0]
 8008242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008244:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008246:	69fb      	ldr	r3, [r7, #28]
 8008248:	f383 8810 	msr	PRIMASK, r3
}
 800824c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800824e:	f3ef 8310 	mrs	r3, PRIMASK
 8008252:	623b      	str	r3, [r7, #32]
  return(result);
 8008254:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008256:	633b      	str	r3, [r7, #48]	@ 0x30
 8008258:	2301      	movs	r3, #1
 800825a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800825c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825e:	f383 8810 	msr	PRIMASK, r3
}
 8008262:	46c0      	nop			@ (mov r8, r8)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	689a      	ldr	r2, [r3, #8]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	2101      	movs	r1, #1
 8008270:	438a      	bics	r2, r1
 8008272:	609a      	str	r2, [r3, #8]
 8008274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008276:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800827a:	f383 8810 	msr	PRIMASK, r3
}
 800827e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008284:	2b01      	cmp	r3, #1
 8008286:	d118      	bne.n	80082ba <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008288:	f3ef 8310 	mrs	r3, PRIMASK
 800828c:	60bb      	str	r3, [r7, #8]
  return(result);
 800828e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008290:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008292:	2301      	movs	r3, #1
 8008294:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	f383 8810 	msr	PRIMASK, r3
}
 800829c:	46c0      	nop			@ (mov r8, r8)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2110      	movs	r1, #16
 80082aa:	438a      	bics	r2, r1
 80082ac:	601a      	str	r2, [r3, #0]
 80082ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	f383 8810 	msr	PRIMASK, r3
}
 80082b8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2280      	movs	r2, #128	@ 0x80
 80082be:	2120      	movs	r1, #32
 80082c0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80082ce:	46c0      	nop			@ (mov r8, r8)
 80082d0:	46bd      	mov	sp, r7
 80082d2:	b00e      	add	sp, #56	@ 0x38
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	46c0      	nop			@ (mov r8, r8)
 80082d8:	fffffedf 	.word	0xfffffedf

080082dc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b094      	sub	sp, #80	@ 0x50
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082e8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	699b      	ldr	r3, [r3, #24]
 80082ee:	2b20      	cmp	r3, #32
 80082f0:	d06f      	beq.n	80083d2 <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 80082f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082f4:	225a      	movs	r2, #90	@ 0x5a
 80082f6:	2100      	movs	r1, #0
 80082f8:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082fa:	f3ef 8310 	mrs	r3, PRIMASK
 80082fe:	61bb      	str	r3, [r7, #24]
  return(result);
 8008300:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008302:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008304:	2301      	movs	r3, #1
 8008306:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	f383 8810 	msr	PRIMASK, r3
}
 800830e:	46c0      	nop			@ (mov r8, r8)
 8008310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	681a      	ldr	r2, [r3, #0]
 8008316:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	493b      	ldr	r1, [pc, #236]	@ (8008408 <UART_DMAReceiveCplt+0x12c>)
 800831c:	400a      	ands	r2, r1
 800831e:	601a      	str	r2, [r3, #0]
 8008320:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008322:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008324:	6a3b      	ldr	r3, [r7, #32]
 8008326:	f383 8810 	msr	PRIMASK, r3
}
 800832a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800832c:	f3ef 8310 	mrs	r3, PRIMASK
 8008330:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008334:	647b      	str	r3, [r7, #68]	@ 0x44
 8008336:	2301      	movs	r3, #1
 8008338:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800833a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800833c:	f383 8810 	msr	PRIMASK, r3
}
 8008340:	46c0      	nop			@ (mov r8, r8)
 8008342:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	689a      	ldr	r2, [r3, #8]
 8008348:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2101      	movs	r1, #1
 800834e:	438a      	bics	r2, r1
 8008350:	609a      	str	r2, [r3, #8]
 8008352:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008354:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008358:	f383 8810 	msr	PRIMASK, r3
}
 800835c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800835e:	f3ef 8310 	mrs	r3, PRIMASK
 8008362:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8008364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008366:	643b      	str	r3, [r7, #64]	@ 0x40
 8008368:	2301      	movs	r3, #1
 800836a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800836c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800836e:	f383 8810 	msr	PRIMASK, r3
}
 8008372:	46c0      	nop			@ (mov r8, r8)
 8008374:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	689a      	ldr	r2, [r3, #8]
 800837a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2140      	movs	r1, #64	@ 0x40
 8008380:	438a      	bics	r2, r1
 8008382:	609a      	str	r2, [r3, #8]
 8008384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008386:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800838a:	f383 8810 	msr	PRIMASK, r3
}
 800838e:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008390:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008392:	2280      	movs	r2, #128	@ 0x80
 8008394:	2120      	movs	r1, #32
 8008396:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800839a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800839c:	2b01      	cmp	r3, #1
 800839e:	d118      	bne.n	80083d2 <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083a0:	f3ef 8310 	mrs	r3, PRIMASK
 80083a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80083a6:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083aa:	2301      	movs	r3, #1
 80083ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	f383 8810 	msr	PRIMASK, r3
}
 80083b4:	46c0      	nop			@ (mov r8, r8)
 80083b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	2110      	movs	r1, #16
 80083c2:	438a      	bics	r2, r1
 80083c4:	601a      	str	r2, [r3, #0]
 80083c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	f383 8810 	msr	PRIMASK, r3
}
 80083d0:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083d4:	2200      	movs	r2, #0
 80083d6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d109      	bne.n	80083f4 <UART_DMAReceiveCplt+0x118>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 80083e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083e2:	22ac      	movs	r2, #172	@ 0xac
 80083e4:	589b      	ldr	r3, [r3, r2]
 80083e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80083e8:	2158      	movs	r1, #88	@ 0x58
 80083ea:	5a51      	ldrh	r1, [r2, r1]
 80083ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80083ee:	0010      	movs	r0, r2
 80083f0:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80083f2:	e005      	b.n	8008400 <UART_DMAReceiveCplt+0x124>
    huart->RxCpltCallback(huart);
 80083f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083f6:	2294      	movs	r2, #148	@ 0x94
 80083f8:	589b      	ldr	r3, [r3, r2]
 80083fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80083fc:	0010      	movs	r0, r2
 80083fe:	4798      	blx	r3
}
 8008400:	46c0      	nop			@ (mov r8, r8)
 8008402:	46bd      	mov	sp, r7
 8008404:	b014      	add	sp, #80	@ 0x50
 8008406:	bd80      	pop	{r7, pc}
 8008408:	fffffeff 	.word	0xfffffeff

0800840c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008418:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2201      	movs	r2, #1
 800841e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008424:	2b01      	cmp	r3, #1
 8008426:	d10b      	bne.n	8008440 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	22ac      	movs	r2, #172	@ 0xac
 800842c:	589b      	ldr	r3, [r3, r2]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	2158      	movs	r1, #88	@ 0x58
 8008432:	5a52      	ldrh	r2, [r2, r1]
 8008434:	0852      	lsrs	r2, r2, #1
 8008436:	b291      	uxth	r1, r2
 8008438:	68fa      	ldr	r2, [r7, #12]
 800843a:	0010      	movs	r0, r2
 800843c:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800843e:	e005      	b.n	800844c <UART_DMARxHalfCplt+0x40>
    huart->RxHalfCpltCallback(huart);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2290      	movs	r2, #144	@ 0x90
 8008444:	589b      	ldr	r3, [r3, r2]
 8008446:	68fa      	ldr	r2, [r7, #12]
 8008448:	0010      	movs	r0, r2
 800844a:	4798      	blx	r3
}
 800844c:	46c0      	nop			@ (mov r8, r8)
 800844e:	46bd      	mov	sp, r7
 8008450:	b004      	add	sp, #16
 8008452:	bd80      	pop	{r7, pc}

08008454 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b086      	sub	sp, #24
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008460:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008466:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	2280      	movs	r2, #128	@ 0x80
 800846c:	589b      	ldr	r3, [r3, r2]
 800846e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	689b      	ldr	r3, [r3, #8]
 8008476:	2280      	movs	r2, #128	@ 0x80
 8008478:	4013      	ands	r3, r2
 800847a:	2b80      	cmp	r3, #128	@ 0x80
 800847c:	d10a      	bne.n	8008494 <UART_DMAError+0x40>
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	2b21      	cmp	r3, #33	@ 0x21
 8008482:	d107      	bne.n	8008494 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	2252      	movs	r2, #82	@ 0x52
 8008488:	2100      	movs	r1, #0
 800848a:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	0018      	movs	r0, r3
 8008490:	f7ff fe9c 	bl	80081cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	2240      	movs	r2, #64	@ 0x40
 800849c:	4013      	ands	r3, r2
 800849e:	2b40      	cmp	r3, #64	@ 0x40
 80084a0:	d10a      	bne.n	80084b8 <UART_DMAError+0x64>
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	2b22      	cmp	r3, #34	@ 0x22
 80084a6:	d107      	bne.n	80084b8 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	225a      	movs	r2, #90	@ 0x5a
 80084ac:	2100      	movs	r1, #0
 80084ae:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	0018      	movs	r0, r3
 80084b4:	f7ff feae 	bl	8008214 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	2284      	movs	r2, #132	@ 0x84
 80084bc:	589b      	ldr	r3, [r3, r2]
 80084be:	2210      	movs	r2, #16
 80084c0:	431a      	orrs	r2, r3
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	2184      	movs	r1, #132	@ 0x84
 80084c6:	505a      	str	r2, [r3, r1]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	2298      	movs	r2, #152	@ 0x98
 80084cc:	589b      	ldr	r3, [r3, r2]
 80084ce:	697a      	ldr	r2, [r7, #20]
 80084d0:	0010      	movs	r0, r2
 80084d2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084d4:	46c0      	nop			@ (mov r8, r8)
 80084d6:	46bd      	mov	sp, r7
 80084d8:	b006      	add	sp, #24
 80084da:	bd80      	pop	{r7, pc}

080084dc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	225a      	movs	r2, #90	@ 0x5a
 80084ee:	2100      	movs	r1, #0
 80084f0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2252      	movs	r2, #82	@ 0x52
 80084f6:	2100      	movs	r1, #0
 80084f8:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2298      	movs	r2, #152	@ 0x98
 80084fe:	589b      	ldr	r3, [r3, r2]
 8008500:	68fa      	ldr	r2, [r7, #12]
 8008502:	0010      	movs	r0, r2
 8008504:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008506:	46c0      	nop			@ (mov r8, r8)
 8008508:	46bd      	mov	sp, r7
 800850a:	b004      	add	sp, #16
 800850c:	bd80      	pop	{r7, pc}

0800850e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800850e:	b580      	push	{r7, lr}
 8008510:	b08a      	sub	sp, #40	@ 0x28
 8008512:	af00      	add	r7, sp, #0
 8008514:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800851a:	2b21      	cmp	r3, #33	@ 0x21
 800851c:	d14c      	bne.n	80085b8 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2252      	movs	r2, #82	@ 0x52
 8008522:	5a9b      	ldrh	r3, [r3, r2]
 8008524:	b29b      	uxth	r3, r3
 8008526:	2b00      	cmp	r3, #0
 8008528:	d132      	bne.n	8008590 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800852a:	f3ef 8310 	mrs	r3, PRIMASK
 800852e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008530:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008532:	627b      	str	r3, [r7, #36]	@ 0x24
 8008534:	2301      	movs	r3, #1
 8008536:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f383 8810 	msr	PRIMASK, r3
}
 800853e:	46c0      	nop			@ (mov r8, r8)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	2180      	movs	r1, #128	@ 0x80
 800854c:	438a      	bics	r2, r1
 800854e:	601a      	str	r2, [r3, #0]
 8008550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008552:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	f383 8810 	msr	PRIMASK, r3
}
 800855a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800855c:	f3ef 8310 	mrs	r3, PRIMASK
 8008560:	617b      	str	r3, [r7, #20]
  return(result);
 8008562:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008564:	623b      	str	r3, [r7, #32]
 8008566:	2301      	movs	r3, #1
 8008568:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800856a:	69bb      	ldr	r3, [r7, #24]
 800856c:	f383 8810 	msr	PRIMASK, r3
}
 8008570:	46c0      	nop			@ (mov r8, r8)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2140      	movs	r1, #64	@ 0x40
 800857e:	430a      	orrs	r2, r1
 8008580:	601a      	str	r2, [r3, #0]
 8008582:	6a3b      	ldr	r3, [r7, #32]
 8008584:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008586:	69fb      	ldr	r3, [r7, #28]
 8008588:	f383 8810 	msr	PRIMASK, r3
}
 800858c:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800858e:	e013      	b.n	80085b8 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008594:	781a      	ldrb	r2, [r3, #0]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085a0:	1c5a      	adds	r2, r3, #1
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2252      	movs	r2, #82	@ 0x52
 80085aa:	5a9b      	ldrh	r3, [r3, r2]
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	3b01      	subs	r3, #1
 80085b0:	b299      	uxth	r1, r3
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2252      	movs	r2, #82	@ 0x52
 80085b6:	5299      	strh	r1, [r3, r2]
}
 80085b8:	46c0      	nop			@ (mov r8, r8)
 80085ba:	46bd      	mov	sp, r7
 80085bc:	b00a      	add	sp, #40	@ 0x28
 80085be:	bd80      	pop	{r7, pc}

080085c0 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b08c      	sub	sp, #48	@ 0x30
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80085cc:	2b21      	cmp	r3, #33	@ 0x21
 80085ce:	d151      	bne.n	8008674 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2252      	movs	r2, #82	@ 0x52
 80085d4:	5a9b      	ldrh	r3, [r3, r2]
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d132      	bne.n	8008642 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085dc:	f3ef 8310 	mrs	r3, PRIMASK
 80085e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80085e2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80085e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085e6:	2301      	movs	r3, #1
 80085e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	f383 8810 	msr	PRIMASK, r3
}
 80085f0:	46c0      	nop			@ (mov r8, r8)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	2180      	movs	r1, #128	@ 0x80
 80085fe:	438a      	bics	r2, r1
 8008600:	601a      	str	r2, [r3, #0]
 8008602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008604:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	f383 8810 	msr	PRIMASK, r3
}
 800860c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800860e:	f3ef 8310 	mrs	r3, PRIMASK
 8008612:	61bb      	str	r3, [r7, #24]
  return(result);
 8008614:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008616:	627b      	str	r3, [r7, #36]	@ 0x24
 8008618:	2301      	movs	r3, #1
 800861a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800861c:	69fb      	ldr	r3, [r7, #28]
 800861e:	f383 8810 	msr	PRIMASK, r3
}
 8008622:	46c0      	nop			@ (mov r8, r8)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	2140      	movs	r1, #64	@ 0x40
 8008630:	430a      	orrs	r2, r1
 8008632:	601a      	str	r2, [r3, #0]
 8008634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008636:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008638:	6a3b      	ldr	r3, [r7, #32]
 800863a:	f383 8810 	msr	PRIMASK, r3
}
 800863e:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008640:	e018      	b.n	8008674 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008646:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800864a:	881a      	ldrh	r2, [r3, #0]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	05d2      	lsls	r2, r2, #23
 8008652:	0dd2      	lsrs	r2, r2, #23
 8008654:	b292      	uxth	r2, r2
 8008656:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800865c:	1c9a      	adds	r2, r3, #2
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2252      	movs	r2, #82	@ 0x52
 8008666:	5a9b      	ldrh	r3, [r3, r2]
 8008668:	b29b      	uxth	r3, r3
 800866a:	3b01      	subs	r3, #1
 800866c:	b299      	uxth	r1, r3
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2252      	movs	r2, #82	@ 0x52
 8008672:	5299      	strh	r1, [r3, r2]
}
 8008674:	46c0      	nop			@ (mov r8, r8)
 8008676:	46bd      	mov	sp, r7
 8008678:	b00c      	add	sp, #48	@ 0x30
 800867a:	bd80      	pop	{r7, pc}

0800867c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b086      	sub	sp, #24
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008684:	f3ef 8310 	mrs	r3, PRIMASK
 8008688:	60bb      	str	r3, [r7, #8]
  return(result);
 800868a:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800868c:	617b      	str	r3, [r7, #20]
 800868e:	2301      	movs	r3, #1
 8008690:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f383 8810 	msr	PRIMASK, r3
}
 8008698:	46c0      	nop			@ (mov r8, r8)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2140      	movs	r1, #64	@ 0x40
 80086a6:	438a      	bics	r2, r1
 80086a8:	601a      	str	r2, [r3, #0]
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	f383 8810 	msr	PRIMASK, r3
}
 80086b4:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2220      	movs	r2, #32
 80086ba:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	228c      	movs	r2, #140	@ 0x8c
 80086c6:	589b      	ldr	r3, [r3, r2]
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	0010      	movs	r0, r2
 80086cc:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086ce:	46c0      	nop			@ (mov r8, r8)
 80086d0:	46bd      	mov	sp, r7
 80086d2:	b006      	add	sp, #24
 80086d4:	bd80      	pop	{r7, pc}

080086d6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80086d6:	b580      	push	{r7, lr}
 80086d8:	b082      	sub	sp, #8
 80086da:	af00      	add	r7, sp, #0
 80086dc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80086de:	46c0      	nop			@ (mov r8, r8)
 80086e0:	46bd      	mov	sp, r7
 80086e2:	b002      	add	sp, #8
 80086e4:	bd80      	pop	{r7, pc}

080086e6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086e6:	b5b0      	push	{r4, r5, r7, lr}
 80086e8:	b08a      	sub	sp, #40	@ 0x28
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	60f8      	str	r0, [r7, #12]
 80086ee:	60b9      	str	r1, [r7, #8]
 80086f0:	1dbb      	adds	r3, r7, #6
 80086f2:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2280      	movs	r2, #128	@ 0x80
 80086f8:	589b      	ldr	r3, [r3, r2]
 80086fa:	2b20      	cmp	r3, #32
 80086fc:	d156      	bne.n	80087ac <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d003      	beq.n	800870c <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008704:	1dbb      	adds	r3, r7, #6
 8008706:	881b      	ldrh	r3, [r3, #0]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d101      	bne.n	8008710 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	e04e      	b.n	80087ae <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	689a      	ldr	r2, [r3, #8]
 8008714:	2380      	movs	r3, #128	@ 0x80
 8008716:	015b      	lsls	r3, r3, #5
 8008718:	429a      	cmp	r2, r3
 800871a:	d109      	bne.n	8008730 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d105      	bne.n	8008730 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	2201      	movs	r2, #1
 8008728:	4013      	ands	r3, r2
 800872a:	d001      	beq.n	8008730 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 800872c:	2301      	movs	r3, #1
 800872e:	e03e      	b.n	80087ae <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2201      	movs	r2, #1
 8008734:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2200      	movs	r2, #0
 800873a:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800873c:	2527      	movs	r5, #39	@ 0x27
 800873e:	197c      	adds	r4, r7, r5
 8008740:	1dbb      	adds	r3, r7, #6
 8008742:	881a      	ldrh	r2, [r3, #0]
 8008744:	68b9      	ldr	r1, [r7, #8]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	0018      	movs	r0, r3
 800874a:	f7ff fc9f 	bl	800808c <UART_Start_Receive_DMA>
 800874e:	0003      	movs	r3, r0
 8008750:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008752:	197b      	adds	r3, r7, r5
 8008754:	781b      	ldrb	r3, [r3, #0]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d124      	bne.n	80087a4 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800875e:	2b01      	cmp	r3, #1
 8008760:	d11c      	bne.n	800879c <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2210      	movs	r2, #16
 8008768:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800876a:	f3ef 8310 	mrs	r3, PRIMASK
 800876e:	617b      	str	r3, [r7, #20]
  return(result);
 8008770:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008772:	623b      	str	r3, [r7, #32]
 8008774:	2301      	movs	r3, #1
 8008776:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	f383 8810 	msr	PRIMASK, r3
}
 800877e:	46c0      	nop			@ (mov r8, r8)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	681a      	ldr	r2, [r3, #0]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	2110      	movs	r1, #16
 800878c:	430a      	orrs	r2, r1
 800878e:	601a      	str	r2, [r3, #0]
 8008790:	6a3b      	ldr	r3, [r7, #32]
 8008792:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	f383 8810 	msr	PRIMASK, r3
}
 800879a:	e003      	b.n	80087a4 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800879c:	2327      	movs	r3, #39	@ 0x27
 800879e:	18fb      	adds	r3, r7, r3
 80087a0:	2201      	movs	r2, #1
 80087a2:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 80087a4:	2327      	movs	r3, #39	@ 0x27
 80087a6:	18fb      	adds	r3, r7, r3
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	e000      	b.n	80087ae <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 80087ac:	2302      	movs	r3, #2
  }
}
 80087ae:	0018      	movs	r0, r3
 80087b0:	46bd      	mov	sp, r7
 80087b2:	b00a      	add	sp, #40	@ 0x28
 80087b4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080087b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2244      	movs	r2, #68	@ 0x44
 80087c4:	2100      	movs	r1, #0
 80087c6:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80087c8:	4b05      	ldr	r3, [pc, #20]	@ (80087e0 <USB_EnableGlobalInt+0x28>)
 80087ca:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	b299      	uxth	r1, r3
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2240      	movs	r2, #64	@ 0x40
 80087d4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80087d6:	2300      	movs	r3, #0
}
 80087d8:	0018      	movs	r0, r3
 80087da:	46bd      	mov	sp, r7
 80087dc:	b004      	add	sp, #16
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	0000bf80 	.word	0x0000bf80

080087e4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b084      	sub	sp, #16
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80087ec:	4b09      	ldr	r3, [pc, #36]	@ (8008814 <USB_DisableGlobalInt+0x30>)
 80087ee:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2240      	movs	r2, #64	@ 0x40
 80087f4:	5a9b      	ldrh	r3, [r3, r2]
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	68fa      	ldr	r2, [r7, #12]
 80087fa:	b292      	uxth	r2, r2
 80087fc:	43d2      	mvns	r2, r2
 80087fe:	b292      	uxth	r2, r2
 8008800:	4013      	ands	r3, r2
 8008802:	b299      	uxth	r1, r3
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2240      	movs	r2, #64	@ 0x40
 8008808:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800880a:	2300      	movs	r3, #0
}
 800880c:	0018      	movs	r0, r3
 800880e:	46bd      	mov	sp, r7
 8008810:	b004      	add	sp, #16
 8008812:	bd80      	pop	{r7, pc}
 8008814:	0000bf80 	.word	0x0000bf80

08008818 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	1d3b      	adds	r3, r7, #4
 8008822:	6019      	str	r1, [r3, #0]
 8008824:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2240      	movs	r2, #64	@ 0x40
 800882a:	2101      	movs	r1, #1
 800882c:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2240      	movs	r2, #64	@ 0x40
 8008832:	2100      	movs	r1, #0
 8008834:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2244      	movs	r2, #68	@ 0x44
 800883a:	2100      	movs	r1, #0
 800883c:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2250      	movs	r2, #80	@ 0x50
 8008842:	2100      	movs	r1, #0
 8008844:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8008846:	2300      	movs	r3, #0
}
 8008848:	0018      	movs	r0, r3
 800884a:	46bd      	mov	sp, r7
 800884c:	b004      	add	sp, #16
 800884e:	bd80      	pop	{r7, pc}

08008850 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b09c      	sub	sp, #112	@ 0x70
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800885a:	236f      	movs	r3, #111	@ 0x6f
 800885c:	18fb      	adds	r3, r7, r3
 800885e:	2200      	movs	r2, #0
 8008860:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	18d3      	adds	r3, r2, r3
 800886c:	881b      	ldrh	r3, [r3, #0]
 800886e:	b29a      	uxth	r2, r3
 8008870:	236c      	movs	r3, #108	@ 0x6c
 8008872:	18fb      	adds	r3, r7, r3
 8008874:	49a1      	ldr	r1, [pc, #644]	@ (8008afc <USB_ActivateEndpoint+0x2ac>)
 8008876:	400a      	ands	r2, r1
 8008878:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	78db      	ldrb	r3, [r3, #3]
 800887e:	2b03      	cmp	r3, #3
 8008880:	d017      	beq.n	80088b2 <USB_ActivateEndpoint+0x62>
 8008882:	dc28      	bgt.n	80088d6 <USB_ActivateEndpoint+0x86>
 8008884:	2b02      	cmp	r3, #2
 8008886:	d00e      	beq.n	80088a6 <USB_ActivateEndpoint+0x56>
 8008888:	dc25      	bgt.n	80088d6 <USB_ActivateEndpoint+0x86>
 800888a:	2b00      	cmp	r3, #0
 800888c:	d002      	beq.n	8008894 <USB_ActivateEndpoint+0x44>
 800888e:	2b01      	cmp	r3, #1
 8008890:	d018      	beq.n	80088c4 <USB_ActivateEndpoint+0x74>
 8008892:	e020      	b.n	80088d6 <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008894:	226c      	movs	r2, #108	@ 0x6c
 8008896:	18bb      	adds	r3, r7, r2
 8008898:	18ba      	adds	r2, r7, r2
 800889a:	8812      	ldrh	r2, [r2, #0]
 800889c:	2180      	movs	r1, #128	@ 0x80
 800889e:	0089      	lsls	r1, r1, #2
 80088a0:	430a      	orrs	r2, r1
 80088a2:	801a      	strh	r2, [r3, #0]
      break;
 80088a4:	e01c      	b.n	80088e0 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 80088a6:	226c      	movs	r2, #108	@ 0x6c
 80088a8:	18bb      	adds	r3, r7, r2
 80088aa:	18ba      	adds	r2, r7, r2
 80088ac:	8812      	ldrh	r2, [r2, #0]
 80088ae:	801a      	strh	r2, [r3, #0]
      break;
 80088b0:	e016      	b.n	80088e0 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80088b2:	226c      	movs	r2, #108	@ 0x6c
 80088b4:	18bb      	adds	r3, r7, r2
 80088b6:	18ba      	adds	r2, r7, r2
 80088b8:	8812      	ldrh	r2, [r2, #0]
 80088ba:	21c0      	movs	r1, #192	@ 0xc0
 80088bc:	00c9      	lsls	r1, r1, #3
 80088be:	430a      	orrs	r2, r1
 80088c0:	801a      	strh	r2, [r3, #0]
      break;
 80088c2:	e00d      	b.n	80088e0 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80088c4:	226c      	movs	r2, #108	@ 0x6c
 80088c6:	18bb      	adds	r3, r7, r2
 80088c8:	18ba      	adds	r2, r7, r2
 80088ca:	8812      	ldrh	r2, [r2, #0]
 80088cc:	2180      	movs	r1, #128	@ 0x80
 80088ce:	00c9      	lsls	r1, r1, #3
 80088d0:	430a      	orrs	r2, r1
 80088d2:	801a      	strh	r2, [r3, #0]
      break;
 80088d4:	e004      	b.n	80088e0 <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 80088d6:	236f      	movs	r3, #111	@ 0x6f
 80088d8:	18fb      	adds	r3, r7, r3
 80088da:	2201      	movs	r2, #1
 80088dc:	701a      	strb	r2, [r3, #0]
      break;
 80088de:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	18d3      	adds	r3, r2, r3
 80088ea:	226c      	movs	r2, #108	@ 0x6c
 80088ec:	18ba      	adds	r2, r7, r2
 80088ee:	8812      	ldrh	r2, [r2, #0]
 80088f0:	4983      	ldr	r1, [pc, #524]	@ (8008b00 <USB_ActivateEndpoint+0x2b0>)
 80088f2:	430a      	orrs	r2, r1
 80088f4:	b292      	uxth	r2, r2
 80088f6:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80088f8:	687a      	ldr	r2, [r7, #4]
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	781b      	ldrb	r3, [r3, #0]
 80088fe:	009b      	lsls	r3, r3, #2
 8008900:	18d3      	adds	r3, r2, r3
 8008902:	881b      	ldrh	r3, [r3, #0]
 8008904:	b29b      	uxth	r3, r3
 8008906:	b21b      	sxth	r3, r3
 8008908:	4a7e      	ldr	r2, [pc, #504]	@ (8008b04 <USB_ActivateEndpoint+0x2b4>)
 800890a:	4013      	ands	r3, r2
 800890c:	b21a      	sxth	r2, r3
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	b21b      	sxth	r3, r3
 8008914:	4313      	orrs	r3, r2
 8008916:	b21a      	sxth	r2, r3
 8008918:	2166      	movs	r1, #102	@ 0x66
 800891a:	187b      	adds	r3, r7, r1
 800891c:	801a      	strh	r2, [r3, #0]
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	18d3      	adds	r3, r2, r3
 8008928:	187a      	adds	r2, r7, r1
 800892a:	8812      	ldrh	r2, [r2, #0]
 800892c:	4974      	ldr	r1, [pc, #464]	@ (8008b00 <USB_ActivateEndpoint+0x2b0>)
 800892e:	430a      	orrs	r2, r1
 8008930:	b292      	uxth	r2, r2
 8008932:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	7b1b      	ldrb	r3, [r3, #12]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d000      	beq.n	800893e <USB_ActivateEndpoint+0xee>
 800893c:	e177      	b.n	8008c2e <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	785b      	ldrb	r3, [r3, #1]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d100      	bne.n	8008948 <USB_ActivateEndpoint+0xf8>
 8008946:	e07a      	b.n	8008a3e <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	61bb      	str	r3, [r7, #24]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2250      	movs	r2, #80	@ 0x50
 8008950:	5a9b      	ldrh	r3, [r3, r2]
 8008952:	b29b      	uxth	r3, r3
 8008954:	001a      	movs	r2, r3
 8008956:	69bb      	ldr	r3, [r7, #24]
 8008958:	189b      	adds	r3, r3, r2
 800895a:	61bb      	str	r3, [r7, #24]
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	781b      	ldrb	r3, [r3, #0]
 8008960:	00da      	lsls	r2, r3, #3
 8008962:	69bb      	ldr	r3, [r7, #24]
 8008964:	18d3      	adds	r3, r2, r3
 8008966:	2280      	movs	r2, #128	@ 0x80
 8008968:	00d2      	lsls	r2, r2, #3
 800896a:	4694      	mov	ip, r2
 800896c:	4463      	add	r3, ip
 800896e:	617b      	str	r3, [r7, #20]
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	88db      	ldrh	r3, [r3, #6]
 8008974:	085b      	lsrs	r3, r3, #1
 8008976:	b29b      	uxth	r3, r3
 8008978:	18db      	adds	r3, r3, r3
 800897a:	b29a      	uxth	r2, r3
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	009b      	lsls	r3, r3, #2
 8008988:	18d2      	adds	r2, r2, r3
 800898a:	2112      	movs	r1, #18
 800898c:	187b      	adds	r3, r7, r1
 800898e:	8812      	ldrh	r2, [r2, #0]
 8008990:	801a      	strh	r2, [r3, #0]
 8008992:	187b      	adds	r3, r7, r1
 8008994:	881b      	ldrh	r3, [r3, #0]
 8008996:	2240      	movs	r2, #64	@ 0x40
 8008998:	4013      	ands	r3, r2
 800899a:	d016      	beq.n	80089ca <USB_ActivateEndpoint+0x17a>
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	781b      	ldrb	r3, [r3, #0]
 80089a2:	009b      	lsls	r3, r3, #2
 80089a4:	18d3      	adds	r3, r2, r3
 80089a6:	881b      	ldrh	r3, [r3, #0]
 80089a8:	b29a      	uxth	r2, r3
 80089aa:	2010      	movs	r0, #16
 80089ac:	183b      	adds	r3, r7, r0
 80089ae:	4955      	ldr	r1, [pc, #340]	@ (8008b04 <USB_ActivateEndpoint+0x2b4>)
 80089b0:	400a      	ands	r2, r1
 80089b2:	801a      	strh	r2, [r3, #0]
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	18d3      	adds	r3, r2, r3
 80089be:	183a      	adds	r2, r7, r0
 80089c0:	8812      	ldrh	r2, [r2, #0]
 80089c2:	4951      	ldr	r1, [pc, #324]	@ (8008b08 <USB_ActivateEndpoint+0x2b8>)
 80089c4:	430a      	orrs	r2, r1
 80089c6:	b292      	uxth	r2, r2
 80089c8:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	78db      	ldrb	r3, [r3, #3]
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d01d      	beq.n	8008a0e <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	781b      	ldrb	r3, [r3, #0]
 80089d8:	009b      	lsls	r3, r3, #2
 80089da:	18d3      	adds	r3, r2, r3
 80089dc:	881b      	ldrh	r3, [r3, #0]
 80089de:	b29a      	uxth	r2, r3
 80089e0:	200c      	movs	r0, #12
 80089e2:	183b      	adds	r3, r7, r0
 80089e4:	4949      	ldr	r1, [pc, #292]	@ (8008b0c <USB_ActivateEndpoint+0x2bc>)
 80089e6:	400a      	ands	r2, r1
 80089e8:	801a      	strh	r2, [r3, #0]
 80089ea:	183b      	adds	r3, r7, r0
 80089ec:	183a      	adds	r2, r7, r0
 80089ee:	8812      	ldrh	r2, [r2, #0]
 80089f0:	2120      	movs	r1, #32
 80089f2:	404a      	eors	r2, r1
 80089f4:	801a      	strh	r2, [r3, #0]
 80089f6:	687a      	ldr	r2, [r7, #4]
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	18d3      	adds	r3, r2, r3
 8008a00:	183a      	adds	r2, r7, r0
 8008a02:	8812      	ldrh	r2, [r2, #0]
 8008a04:	493e      	ldr	r1, [pc, #248]	@ (8008b00 <USB_ActivateEndpoint+0x2b0>)
 8008a06:	430a      	orrs	r2, r1
 8008a08:	b292      	uxth	r2, r2
 8008a0a:	801a      	strh	r2, [r3, #0]
 8008a0c:	e2b5      	b.n	8008f7a <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008a0e:	687a      	ldr	r2, [r7, #4]
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	781b      	ldrb	r3, [r3, #0]
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	18d3      	adds	r3, r2, r3
 8008a18:	881b      	ldrh	r3, [r3, #0]
 8008a1a:	b29a      	uxth	r2, r3
 8008a1c:	200e      	movs	r0, #14
 8008a1e:	183b      	adds	r3, r7, r0
 8008a20:	493a      	ldr	r1, [pc, #232]	@ (8008b0c <USB_ActivateEndpoint+0x2bc>)
 8008a22:	400a      	ands	r2, r1
 8008a24:	801a      	strh	r2, [r3, #0]
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	009b      	lsls	r3, r3, #2
 8008a2e:	18d3      	adds	r3, r2, r3
 8008a30:	183a      	adds	r2, r7, r0
 8008a32:	8812      	ldrh	r2, [r2, #0]
 8008a34:	4932      	ldr	r1, [pc, #200]	@ (8008b00 <USB_ActivateEndpoint+0x2b0>)
 8008a36:	430a      	orrs	r2, r1
 8008a38:	b292      	uxth	r2, r2
 8008a3a:	801a      	strh	r2, [r3, #0]
 8008a3c:	e29d      	b.n	8008f7a <USB_ActivateEndpoint+0x72a>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2250      	movs	r2, #80	@ 0x50
 8008a46:	5a9b      	ldrh	r3, [r3, r2]
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	001a      	movs	r2, r3
 8008a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4e:	189b      	adds	r3, r3, r2
 8008a50:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	00da      	lsls	r2, r3, #3
 8008a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a5a:	18d3      	adds	r3, r2, r3
 8008a5c:	4a2c      	ldr	r2, [pc, #176]	@ (8008b10 <USB_ActivateEndpoint+0x2c0>)
 8008a5e:	4694      	mov	ip, r2
 8008a60:	4463      	add	r3, ip
 8008a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	88db      	ldrh	r3, [r3, #6]
 8008a68:	085b      	lsrs	r3, r3, #1
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	18db      	adds	r3, r3, r3
 8008a6e:	b29a      	uxth	r2, r3
 8008a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a72:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2250      	movs	r2, #80	@ 0x50
 8008a7c:	5a9b      	ldrh	r3, [r3, r2]
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	001a      	movs	r2, r3
 8008a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a84:	189b      	adds	r3, r3, r2
 8008a86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	00da      	lsls	r2, r3, #3
 8008a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a90:	18d3      	adds	r3, r2, r3
 8008a92:	4a20      	ldr	r2, [pc, #128]	@ (8008b14 <USB_ActivateEndpoint+0x2c4>)
 8008a94:	4694      	mov	ip, r2
 8008a96:	4463      	add	r3, ip
 8008a98:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a9c:	881b      	ldrh	r3, [r3, #0]
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	059b      	lsls	r3, r3, #22
 8008aa2:	0d9b      	lsrs	r3, r3, #22
 8008aa4:	b29a      	uxth	r2, r3
 8008aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa8:	801a      	strh	r2, [r3, #0]
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	691b      	ldr	r3, [r3, #16]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d108      	bne.n	8008ac4 <USB_ActivateEndpoint+0x274>
 8008ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab4:	881b      	ldrh	r3, [r3, #0]
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	4a17      	ldr	r2, [pc, #92]	@ (8008b18 <USB_ActivateEndpoint+0x2c8>)
 8008aba:	4313      	orrs	r3, r2
 8008abc:	b29a      	uxth	r2, r3
 8008abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac0:	801a      	strh	r2, [r3, #0]
 8008ac2:	e045      	b.n	8008b50 <USB_ActivateEndpoint+0x300>
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	691b      	ldr	r3, [r3, #16]
 8008ac8:	2b3e      	cmp	r3, #62	@ 0x3e
 8008aca:	d827      	bhi.n	8008b1c <USB_ActivateEndpoint+0x2cc>
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	691b      	ldr	r3, [r3, #16]
 8008ad0:	085b      	lsrs	r3, r3, #1
 8008ad2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	691b      	ldr	r3, [r3, #16]
 8008ad8:	2201      	movs	r2, #1
 8008ada:	4013      	ands	r3, r2
 8008adc:	d002      	beq.n	8008ae4 <USB_ActivateEndpoint+0x294>
 8008ade:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae6:	881b      	ldrh	r3, [r3, #0]
 8008ae8:	b29a      	uxth	r2, r3
 8008aea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	029b      	lsls	r3, r3, #10
 8008af0:	b29b      	uxth	r3, r3
 8008af2:	4313      	orrs	r3, r2
 8008af4:	b29a      	uxth	r2, r3
 8008af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af8:	801a      	strh	r2, [r3, #0]
 8008afa:	e029      	b.n	8008b50 <USB_ActivateEndpoint+0x300>
 8008afc:	ffff898f 	.word	0xffff898f
 8008b00:	ffff8080 	.word	0xffff8080
 8008b04:	ffff8f8f 	.word	0xffff8f8f
 8008b08:	ffff80c0 	.word	0xffff80c0
 8008b0c:	ffff8fbf 	.word	0xffff8fbf
 8008b10:	00000404 	.word	0x00000404
 8008b14:	00000406 	.word	0x00000406
 8008b18:	ffff8000 	.word	0xffff8000
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	095b      	lsrs	r3, r3, #5
 8008b22:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	691b      	ldr	r3, [r3, #16]
 8008b28:	221f      	movs	r2, #31
 8008b2a:	4013      	ands	r3, r2
 8008b2c:	d102      	bne.n	8008b34 <USB_ActivateEndpoint+0x2e4>
 8008b2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b30:	3b01      	subs	r3, #1
 8008b32:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b36:	881b      	ldrh	r3, [r3, #0]
 8008b38:	b29a      	uxth	r2, r3
 8008b3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	029b      	lsls	r3, r3, #10
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	4313      	orrs	r3, r2
 8008b44:	b29b      	uxth	r3, r3
 8008b46:	4ab5      	ldr	r2, [pc, #724]	@ (8008e1c <USB_ActivateEndpoint+0x5cc>)
 8008b48:	4313      	orrs	r3, r2
 8008b4a:	b29a      	uxth	r2, r3
 8008b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	18d2      	adds	r2, r2, r3
 8008b5a:	2122      	movs	r1, #34	@ 0x22
 8008b5c:	187b      	adds	r3, r7, r1
 8008b5e:	8812      	ldrh	r2, [r2, #0]
 8008b60:	801a      	strh	r2, [r3, #0]
 8008b62:	187b      	adds	r3, r7, r1
 8008b64:	881a      	ldrh	r2, [r3, #0]
 8008b66:	2380      	movs	r3, #128	@ 0x80
 8008b68:	01db      	lsls	r3, r3, #7
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	d016      	beq.n	8008b9c <USB_ActivateEndpoint+0x34c>
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	18d3      	adds	r3, r2, r3
 8008b78:	881b      	ldrh	r3, [r3, #0]
 8008b7a:	b29a      	uxth	r2, r3
 8008b7c:	2020      	movs	r0, #32
 8008b7e:	183b      	adds	r3, r7, r0
 8008b80:	49a7      	ldr	r1, [pc, #668]	@ (8008e20 <USB_ActivateEndpoint+0x5d0>)
 8008b82:	400a      	ands	r2, r1
 8008b84:	801a      	strh	r2, [r3, #0]
 8008b86:	687a      	ldr	r2, [r7, #4]
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	009b      	lsls	r3, r3, #2
 8008b8e:	18d3      	adds	r3, r2, r3
 8008b90:	183a      	adds	r2, r7, r0
 8008b92:	8812      	ldrh	r2, [r2, #0]
 8008b94:	49a3      	ldr	r1, [pc, #652]	@ (8008e24 <USB_ActivateEndpoint+0x5d4>)
 8008b96:	430a      	orrs	r2, r1
 8008b98:	b292      	uxth	r2, r2
 8008b9a:	801a      	strh	r2, [r3, #0]

      if (ep->num == 0U)
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d125      	bne.n	8008bf0 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	18d3      	adds	r3, r2, r3
 8008bae:	881b      	ldrh	r3, [r3, #0]
 8008bb0:	b29a      	uxth	r2, r3
 8008bb2:	201c      	movs	r0, #28
 8008bb4:	183b      	adds	r3, r7, r0
 8008bb6:	499c      	ldr	r1, [pc, #624]	@ (8008e28 <USB_ActivateEndpoint+0x5d8>)
 8008bb8:	400a      	ands	r2, r1
 8008bba:	801a      	strh	r2, [r3, #0]
 8008bbc:	183b      	adds	r3, r7, r0
 8008bbe:	183a      	adds	r2, r7, r0
 8008bc0:	8812      	ldrh	r2, [r2, #0]
 8008bc2:	2180      	movs	r1, #128	@ 0x80
 8008bc4:	0149      	lsls	r1, r1, #5
 8008bc6:	404a      	eors	r2, r1
 8008bc8:	801a      	strh	r2, [r3, #0]
 8008bca:	183b      	adds	r3, r7, r0
 8008bcc:	183a      	adds	r2, r7, r0
 8008bce:	8812      	ldrh	r2, [r2, #0]
 8008bd0:	2180      	movs	r1, #128	@ 0x80
 8008bd2:	0189      	lsls	r1, r1, #6
 8008bd4:	404a      	eors	r2, r1
 8008bd6:	801a      	strh	r2, [r3, #0]
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	18d3      	adds	r3, r2, r3
 8008be2:	183a      	adds	r2, r7, r0
 8008be4:	8812      	ldrh	r2, [r2, #0]
 8008be6:	4991      	ldr	r1, [pc, #580]	@ (8008e2c <USB_ActivateEndpoint+0x5dc>)
 8008be8:	430a      	orrs	r2, r1
 8008bea:	b292      	uxth	r2, r2
 8008bec:	801a      	strh	r2, [r3, #0]
 8008bee:	e1c4      	b.n	8008f7a <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	18d3      	adds	r3, r2, r3
 8008bfa:	881b      	ldrh	r3, [r3, #0]
 8008bfc:	b29a      	uxth	r2, r3
 8008bfe:	201e      	movs	r0, #30
 8008c00:	183b      	adds	r3, r7, r0
 8008c02:	4989      	ldr	r1, [pc, #548]	@ (8008e28 <USB_ActivateEndpoint+0x5d8>)
 8008c04:	400a      	ands	r2, r1
 8008c06:	801a      	strh	r2, [r3, #0]
 8008c08:	183b      	adds	r3, r7, r0
 8008c0a:	183a      	adds	r2, r7, r0
 8008c0c:	8812      	ldrh	r2, [r2, #0]
 8008c0e:	2180      	movs	r1, #128	@ 0x80
 8008c10:	0189      	lsls	r1, r1, #6
 8008c12:	404a      	eors	r2, r1
 8008c14:	801a      	strh	r2, [r3, #0]
 8008c16:	687a      	ldr	r2, [r7, #4]
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	781b      	ldrb	r3, [r3, #0]
 8008c1c:	009b      	lsls	r3, r3, #2
 8008c1e:	18d3      	adds	r3, r2, r3
 8008c20:	183a      	adds	r2, r7, r0
 8008c22:	8812      	ldrh	r2, [r2, #0]
 8008c24:	4981      	ldr	r1, [pc, #516]	@ (8008e2c <USB_ActivateEndpoint+0x5dc>)
 8008c26:	430a      	orrs	r2, r1
 8008c28:	b292      	uxth	r2, r2
 8008c2a:	801a      	strh	r2, [r3, #0]
 8008c2c:	e1a5      	b.n	8008f7a <USB_ActivateEndpoint+0x72a>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	78db      	ldrb	r3, [r3, #3]
 8008c32:	2b02      	cmp	r3, #2
 8008c34:	d117      	bne.n	8008c66 <USB_ActivateEndpoint+0x416>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	18d3      	adds	r3, r2, r3
 8008c40:	881b      	ldrh	r3, [r3, #0]
 8008c42:	b29a      	uxth	r2, r3
 8008c44:	2062      	movs	r0, #98	@ 0x62
 8008c46:	183b      	adds	r3, r7, r0
 8008c48:	4975      	ldr	r1, [pc, #468]	@ (8008e20 <USB_ActivateEndpoint+0x5d0>)
 8008c4a:	400a      	ands	r2, r1
 8008c4c:	801a      	strh	r2, [r3, #0]
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	18d3      	adds	r3, r2, r3
 8008c58:	183a      	adds	r2, r7, r0
 8008c5a:	8812      	ldrh	r2, [r2, #0]
 8008c5c:	4974      	ldr	r1, [pc, #464]	@ (8008e30 <USB_ActivateEndpoint+0x5e0>)
 8008c5e:	430a      	orrs	r2, r1
 8008c60:	b292      	uxth	r2, r2
 8008c62:	801a      	strh	r2, [r3, #0]
 8008c64:	e016      	b.n	8008c94 <USB_ActivateEndpoint+0x444>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8008c66:	687a      	ldr	r2, [r7, #4]
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	18d3      	adds	r3, r2, r3
 8008c70:	881b      	ldrh	r3, [r3, #0]
 8008c72:	b29a      	uxth	r2, r3
 8008c74:	2064      	movs	r0, #100	@ 0x64
 8008c76:	183b      	adds	r3, r7, r0
 8008c78:	496e      	ldr	r1, [pc, #440]	@ (8008e34 <USB_ActivateEndpoint+0x5e4>)
 8008c7a:	400a      	ands	r2, r1
 8008c7c:	801a      	strh	r2, [r3, #0]
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	18d3      	adds	r3, r2, r3
 8008c88:	183a      	adds	r2, r7, r0
 8008c8a:	8812      	ldrh	r2, [r2, #0]
 8008c8c:	4967      	ldr	r1, [pc, #412]	@ (8008e2c <USB_ActivateEndpoint+0x5dc>)
 8008c8e:	430a      	orrs	r2, r1
 8008c90:	b292      	uxth	r2, r2
 8008c92:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2250      	movs	r2, #80	@ 0x50
 8008c9c:	5a9b      	ldrh	r3, [r3, r2]
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	001a      	movs	r2, r3
 8008ca2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ca4:	189b      	adds	r3, r3, r2
 8008ca6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	00da      	lsls	r2, r3, #3
 8008cae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008cb0:	18d3      	adds	r3, r2, r3
 8008cb2:	2280      	movs	r2, #128	@ 0x80
 8008cb4:	00d2      	lsls	r2, r2, #3
 8008cb6:	4694      	mov	ip, r2
 8008cb8:	4463      	add	r3, ip
 8008cba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	891b      	ldrh	r3, [r3, #8]
 8008cc0:	085b      	lsrs	r3, r3, #1
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	18db      	adds	r3, r3, r3
 8008cc6:	b29a      	uxth	r2, r3
 8008cc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008cca:	801a      	strh	r2, [r3, #0]
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	657b      	str	r3, [r7, #84]	@ 0x54
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2250      	movs	r2, #80	@ 0x50
 8008cd4:	5a9b      	ldrh	r3, [r3, r2]
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	001a      	movs	r2, r3
 8008cda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cdc:	189b      	adds	r3, r3, r2
 8008cde:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	00da      	lsls	r2, r3, #3
 8008ce6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ce8:	18d3      	adds	r3, r2, r3
 8008cea:	4a53      	ldr	r2, [pc, #332]	@ (8008e38 <USB_ActivateEndpoint+0x5e8>)
 8008cec:	4694      	mov	ip, r2
 8008cee:	4463      	add	r3, ip
 8008cf0:	653b      	str	r3, [r7, #80]	@ 0x50
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	895b      	ldrh	r3, [r3, #10]
 8008cf6:	085b      	lsrs	r3, r3, #1
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	18db      	adds	r3, r3, r3
 8008cfc:	b29a      	uxth	r2, r3
 8008cfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d00:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	785b      	ldrb	r3, [r3, #1]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d000      	beq.n	8008d0c <USB_ActivateEndpoint+0x4bc>
 8008d0a:	e09b      	b.n	8008e44 <USB_ActivateEndpoint+0x5f4>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	781b      	ldrb	r3, [r3, #0]
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	18d2      	adds	r2, r2, r3
 8008d16:	2140      	movs	r1, #64	@ 0x40
 8008d18:	187b      	adds	r3, r7, r1
 8008d1a:	8812      	ldrh	r2, [r2, #0]
 8008d1c:	801a      	strh	r2, [r3, #0]
 8008d1e:	187b      	adds	r3, r7, r1
 8008d20:	881a      	ldrh	r2, [r3, #0]
 8008d22:	2380      	movs	r3, #128	@ 0x80
 8008d24:	01db      	lsls	r3, r3, #7
 8008d26:	4013      	ands	r3, r2
 8008d28:	d016      	beq.n	8008d58 <USB_ActivateEndpoint+0x508>
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	18d3      	adds	r3, r2, r3
 8008d34:	881b      	ldrh	r3, [r3, #0]
 8008d36:	b29a      	uxth	r2, r3
 8008d38:	203e      	movs	r0, #62	@ 0x3e
 8008d3a:	183b      	adds	r3, r7, r0
 8008d3c:	4938      	ldr	r1, [pc, #224]	@ (8008e20 <USB_ActivateEndpoint+0x5d0>)
 8008d3e:	400a      	ands	r2, r1
 8008d40:	801a      	strh	r2, [r3, #0]
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	18d3      	adds	r3, r2, r3
 8008d4c:	183a      	adds	r2, r7, r0
 8008d4e:	8812      	ldrh	r2, [r2, #0]
 8008d50:	4934      	ldr	r1, [pc, #208]	@ (8008e24 <USB_ActivateEndpoint+0x5d4>)
 8008d52:	430a      	orrs	r2, r1
 8008d54:	b292      	uxth	r2, r2
 8008d56:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	781b      	ldrb	r3, [r3, #0]
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	18d2      	adds	r2, r2, r3
 8008d62:	213c      	movs	r1, #60	@ 0x3c
 8008d64:	187b      	adds	r3, r7, r1
 8008d66:	8812      	ldrh	r2, [r2, #0]
 8008d68:	801a      	strh	r2, [r3, #0]
 8008d6a:	187b      	adds	r3, r7, r1
 8008d6c:	881b      	ldrh	r3, [r3, #0]
 8008d6e:	2240      	movs	r2, #64	@ 0x40
 8008d70:	4013      	ands	r3, r2
 8008d72:	d016      	beq.n	8008da2 <USB_ActivateEndpoint+0x552>
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	18d3      	adds	r3, r2, r3
 8008d7e:	881b      	ldrh	r3, [r3, #0]
 8008d80:	b29a      	uxth	r2, r3
 8008d82:	203a      	movs	r0, #58	@ 0x3a
 8008d84:	183b      	adds	r3, r7, r0
 8008d86:	4926      	ldr	r1, [pc, #152]	@ (8008e20 <USB_ActivateEndpoint+0x5d0>)
 8008d88:	400a      	ands	r2, r1
 8008d8a:	801a      	strh	r2, [r3, #0]
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	781b      	ldrb	r3, [r3, #0]
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	18d3      	adds	r3, r2, r3
 8008d96:	183a      	adds	r2, r7, r0
 8008d98:	8812      	ldrh	r2, [r2, #0]
 8008d9a:	4928      	ldr	r1, [pc, #160]	@ (8008e3c <USB_ActivateEndpoint+0x5ec>)
 8008d9c:	430a      	orrs	r2, r1
 8008d9e:	b292      	uxth	r2, r2
 8008da0:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	781b      	ldrb	r3, [r3, #0]
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	18d3      	adds	r3, r2, r3
 8008dac:	881b      	ldrh	r3, [r3, #0]
 8008dae:	b29a      	uxth	r2, r3
 8008db0:	2038      	movs	r0, #56	@ 0x38
 8008db2:	183b      	adds	r3, r7, r0
 8008db4:	491c      	ldr	r1, [pc, #112]	@ (8008e28 <USB_ActivateEndpoint+0x5d8>)
 8008db6:	400a      	ands	r2, r1
 8008db8:	801a      	strh	r2, [r3, #0]
 8008dba:	183b      	adds	r3, r7, r0
 8008dbc:	183a      	adds	r2, r7, r0
 8008dbe:	8812      	ldrh	r2, [r2, #0]
 8008dc0:	2180      	movs	r1, #128	@ 0x80
 8008dc2:	0149      	lsls	r1, r1, #5
 8008dc4:	404a      	eors	r2, r1
 8008dc6:	801a      	strh	r2, [r3, #0]
 8008dc8:	183b      	adds	r3, r7, r0
 8008dca:	183a      	adds	r2, r7, r0
 8008dcc:	8812      	ldrh	r2, [r2, #0]
 8008dce:	2180      	movs	r1, #128	@ 0x80
 8008dd0:	0189      	lsls	r1, r1, #6
 8008dd2:	404a      	eors	r2, r1
 8008dd4:	801a      	strh	r2, [r3, #0]
 8008dd6:	687a      	ldr	r2, [r7, #4]
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	18d3      	adds	r3, r2, r3
 8008de0:	183a      	adds	r2, r7, r0
 8008de2:	8812      	ldrh	r2, [r2, #0]
 8008de4:	4911      	ldr	r1, [pc, #68]	@ (8008e2c <USB_ActivateEndpoint+0x5dc>)
 8008de6:	430a      	orrs	r2, r1
 8008de8:	b292      	uxth	r2, r2
 8008dea:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	18d3      	adds	r3, r2, r3
 8008df6:	881b      	ldrh	r3, [r3, #0]
 8008df8:	b29a      	uxth	r2, r3
 8008dfa:	2036      	movs	r0, #54	@ 0x36
 8008dfc:	183b      	adds	r3, r7, r0
 8008dfe:	4910      	ldr	r1, [pc, #64]	@ (8008e40 <USB_ActivateEndpoint+0x5f0>)
 8008e00:	400a      	ands	r2, r1
 8008e02:	801a      	strh	r2, [r3, #0]
 8008e04:	687a      	ldr	r2, [r7, #4]
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	781b      	ldrb	r3, [r3, #0]
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	18d3      	adds	r3, r2, r3
 8008e0e:	183a      	adds	r2, r7, r0
 8008e10:	8812      	ldrh	r2, [r2, #0]
 8008e12:	4906      	ldr	r1, [pc, #24]	@ (8008e2c <USB_ActivateEndpoint+0x5dc>)
 8008e14:	430a      	orrs	r2, r1
 8008e16:	b292      	uxth	r2, r2
 8008e18:	801a      	strh	r2, [r3, #0]
 8008e1a:	e0ae      	b.n	8008f7a <USB_ActivateEndpoint+0x72a>
 8008e1c:	ffff8000 	.word	0xffff8000
 8008e20:	ffff8f8f 	.word	0xffff8f8f
 8008e24:	ffffc080 	.word	0xffffc080
 8008e28:	ffffbf8f 	.word	0xffffbf8f
 8008e2c:	ffff8080 	.word	0xffff8080
 8008e30:	ffff8180 	.word	0xffff8180
 8008e34:	ffff8e8f 	.word	0xffff8e8f
 8008e38:	00000404 	.word	0x00000404
 8008e3c:	ffff80c0 	.word	0xffff80c0
 8008e40:	ffff8fbf 	.word	0xffff8fbf
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	18d2      	adds	r2, r2, r3
 8008e4e:	214e      	movs	r1, #78	@ 0x4e
 8008e50:	187b      	adds	r3, r7, r1
 8008e52:	8812      	ldrh	r2, [r2, #0]
 8008e54:	801a      	strh	r2, [r3, #0]
 8008e56:	187b      	adds	r3, r7, r1
 8008e58:	881a      	ldrh	r2, [r3, #0]
 8008e5a:	2380      	movs	r3, #128	@ 0x80
 8008e5c:	01db      	lsls	r3, r3, #7
 8008e5e:	4013      	ands	r3, r2
 8008e60:	d016      	beq.n	8008e90 <USB_ActivateEndpoint+0x640>
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	781b      	ldrb	r3, [r3, #0]
 8008e68:	009b      	lsls	r3, r3, #2
 8008e6a:	18d3      	adds	r3, r2, r3
 8008e6c:	881b      	ldrh	r3, [r3, #0]
 8008e6e:	b29a      	uxth	r2, r3
 8008e70:	204c      	movs	r0, #76	@ 0x4c
 8008e72:	183b      	adds	r3, r7, r0
 8008e74:	4944      	ldr	r1, [pc, #272]	@ (8008f88 <USB_ActivateEndpoint+0x738>)
 8008e76:	400a      	ands	r2, r1
 8008e78:	801a      	strh	r2, [r3, #0]
 8008e7a:	687a      	ldr	r2, [r7, #4]
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	781b      	ldrb	r3, [r3, #0]
 8008e80:	009b      	lsls	r3, r3, #2
 8008e82:	18d3      	adds	r3, r2, r3
 8008e84:	183a      	adds	r2, r7, r0
 8008e86:	8812      	ldrh	r2, [r2, #0]
 8008e88:	4940      	ldr	r1, [pc, #256]	@ (8008f8c <USB_ActivateEndpoint+0x73c>)
 8008e8a:	430a      	orrs	r2, r1
 8008e8c:	b292      	uxth	r2, r2
 8008e8e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	781b      	ldrb	r3, [r3, #0]
 8008e96:	009b      	lsls	r3, r3, #2
 8008e98:	18d2      	adds	r2, r2, r3
 8008e9a:	214a      	movs	r1, #74	@ 0x4a
 8008e9c:	187b      	adds	r3, r7, r1
 8008e9e:	8812      	ldrh	r2, [r2, #0]
 8008ea0:	801a      	strh	r2, [r3, #0]
 8008ea2:	187b      	adds	r3, r7, r1
 8008ea4:	881b      	ldrh	r3, [r3, #0]
 8008ea6:	2240      	movs	r2, #64	@ 0x40
 8008ea8:	4013      	ands	r3, r2
 8008eaa:	d016      	beq.n	8008eda <USB_ActivateEndpoint+0x68a>
 8008eac:	687a      	ldr	r2, [r7, #4]
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	009b      	lsls	r3, r3, #2
 8008eb4:	18d3      	adds	r3, r2, r3
 8008eb6:	881b      	ldrh	r3, [r3, #0]
 8008eb8:	b29a      	uxth	r2, r3
 8008eba:	2048      	movs	r0, #72	@ 0x48
 8008ebc:	183b      	adds	r3, r7, r0
 8008ebe:	4932      	ldr	r1, [pc, #200]	@ (8008f88 <USB_ActivateEndpoint+0x738>)
 8008ec0:	400a      	ands	r2, r1
 8008ec2:	801a      	strh	r2, [r3, #0]
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	009b      	lsls	r3, r3, #2
 8008ecc:	18d3      	adds	r3, r2, r3
 8008ece:	183a      	adds	r2, r7, r0
 8008ed0:	8812      	ldrh	r2, [r2, #0]
 8008ed2:	492f      	ldr	r1, [pc, #188]	@ (8008f90 <USB_ActivateEndpoint+0x740>)
 8008ed4:	430a      	orrs	r2, r1
 8008ed6:	b292      	uxth	r2, r2
 8008ed8:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	78db      	ldrb	r3, [r3, #3]
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d01d      	beq.n	8008f1e <USB_ActivateEndpoint+0x6ce>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008ee2:	687a      	ldr	r2, [r7, #4]
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	18d3      	adds	r3, r2, r3
 8008eec:	881b      	ldrh	r3, [r3, #0]
 8008eee:	b29a      	uxth	r2, r3
 8008ef0:	2044      	movs	r0, #68	@ 0x44
 8008ef2:	183b      	adds	r3, r7, r0
 8008ef4:	4927      	ldr	r1, [pc, #156]	@ (8008f94 <USB_ActivateEndpoint+0x744>)
 8008ef6:	400a      	ands	r2, r1
 8008ef8:	801a      	strh	r2, [r3, #0]
 8008efa:	183b      	adds	r3, r7, r0
 8008efc:	183a      	adds	r2, r7, r0
 8008efe:	8812      	ldrh	r2, [r2, #0]
 8008f00:	2120      	movs	r1, #32
 8008f02:	404a      	eors	r2, r1
 8008f04:	801a      	strh	r2, [r3, #0]
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	009b      	lsls	r3, r3, #2
 8008f0e:	18d3      	adds	r3, r2, r3
 8008f10:	183a      	adds	r2, r7, r0
 8008f12:	8812      	ldrh	r2, [r2, #0]
 8008f14:	4920      	ldr	r1, [pc, #128]	@ (8008f98 <USB_ActivateEndpoint+0x748>)
 8008f16:	430a      	orrs	r2, r1
 8008f18:	b292      	uxth	r2, r2
 8008f1a:	801a      	strh	r2, [r3, #0]
 8008f1c:	e016      	b.n	8008f4c <USB_ActivateEndpoint+0x6fc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008f1e:	687a      	ldr	r2, [r7, #4]
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	781b      	ldrb	r3, [r3, #0]
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	18d3      	adds	r3, r2, r3
 8008f28:	881b      	ldrh	r3, [r3, #0]
 8008f2a:	b29a      	uxth	r2, r3
 8008f2c:	2046      	movs	r0, #70	@ 0x46
 8008f2e:	183b      	adds	r3, r7, r0
 8008f30:	4918      	ldr	r1, [pc, #96]	@ (8008f94 <USB_ActivateEndpoint+0x744>)
 8008f32:	400a      	ands	r2, r1
 8008f34:	801a      	strh	r2, [r3, #0]
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	781b      	ldrb	r3, [r3, #0]
 8008f3c:	009b      	lsls	r3, r3, #2
 8008f3e:	18d3      	adds	r3, r2, r3
 8008f40:	183a      	adds	r2, r7, r0
 8008f42:	8812      	ldrh	r2, [r2, #0]
 8008f44:	4914      	ldr	r1, [pc, #80]	@ (8008f98 <USB_ActivateEndpoint+0x748>)
 8008f46:	430a      	orrs	r2, r1
 8008f48:	b292      	uxth	r2, r2
 8008f4a:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	009b      	lsls	r3, r3, #2
 8008f54:	18d3      	adds	r3, r2, r3
 8008f56:	881b      	ldrh	r3, [r3, #0]
 8008f58:	b29a      	uxth	r2, r3
 8008f5a:	2042      	movs	r0, #66	@ 0x42
 8008f5c:	183b      	adds	r3, r7, r0
 8008f5e:	490f      	ldr	r1, [pc, #60]	@ (8008f9c <USB_ActivateEndpoint+0x74c>)
 8008f60:	400a      	ands	r2, r1
 8008f62:	801a      	strh	r2, [r3, #0]
 8008f64:	687a      	ldr	r2, [r7, #4]
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	18d3      	adds	r3, r2, r3
 8008f6e:	183a      	adds	r2, r7, r0
 8008f70:	8812      	ldrh	r2, [r2, #0]
 8008f72:	4909      	ldr	r1, [pc, #36]	@ (8008f98 <USB_ActivateEndpoint+0x748>)
 8008f74:	430a      	orrs	r2, r1
 8008f76:	b292      	uxth	r2, r2
 8008f78:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8008f7a:	236f      	movs	r3, #111	@ 0x6f
 8008f7c:	18fb      	adds	r3, r7, r3
 8008f7e:	781b      	ldrb	r3, [r3, #0]
}
 8008f80:	0018      	movs	r0, r3
 8008f82:	46bd      	mov	sp, r7
 8008f84:	b01c      	add	sp, #112	@ 0x70
 8008f86:	bd80      	pop	{r7, pc}
 8008f88:	ffff8f8f 	.word	0xffff8f8f
 8008f8c:	ffffc080 	.word	0xffffc080
 8008f90:	ffff80c0 	.word	0xffff80c0
 8008f94:	ffff8fbf 	.word	0xffff8fbf
 8008f98:	ffff8080 	.word	0xffff8080
 8008f9c:	ffffbf8f 	.word	0xffffbf8f

08008fa0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b08c      	sub	sp, #48	@ 0x30
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	7b1b      	ldrb	r3, [r3, #12]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d000      	beq.n	8008fb4 <USB_DeactivateEndpoint+0x14>
 8008fb2:	e07e      	b.n	80090b2 <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	785b      	ldrb	r3, [r3, #1]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d03c      	beq.n	8009036 <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	009b      	lsls	r3, r3, #2
 8008fc4:	18d2      	adds	r2, r2, r3
 8008fc6:	210c      	movs	r1, #12
 8008fc8:	187b      	adds	r3, r7, r1
 8008fca:	8812      	ldrh	r2, [r2, #0]
 8008fcc:	801a      	strh	r2, [r3, #0]
 8008fce:	187b      	adds	r3, r7, r1
 8008fd0:	881b      	ldrh	r3, [r3, #0]
 8008fd2:	2240      	movs	r2, #64	@ 0x40
 8008fd4:	4013      	ands	r3, r2
 8008fd6:	d016      	beq.n	8009006 <USB_DeactivateEndpoint+0x66>
 8008fd8:	687a      	ldr	r2, [r7, #4]
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	18d3      	adds	r3, r2, r3
 8008fe2:	881b      	ldrh	r3, [r3, #0]
 8008fe4:	b29a      	uxth	r2, r3
 8008fe6:	200a      	movs	r0, #10
 8008fe8:	183b      	adds	r3, r7, r0
 8008fea:	49c7      	ldr	r1, [pc, #796]	@ (8009308 <USB_DeactivateEndpoint+0x368>)
 8008fec:	400a      	ands	r2, r1
 8008fee:	801a      	strh	r2, [r3, #0]
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	18d3      	adds	r3, r2, r3
 8008ffa:	183a      	adds	r2, r7, r0
 8008ffc:	8812      	ldrh	r2, [r2, #0]
 8008ffe:	49c3      	ldr	r1, [pc, #780]	@ (800930c <USB_DeactivateEndpoint+0x36c>)
 8009000:	430a      	orrs	r2, r1
 8009002:	b292      	uxth	r2, r2
 8009004:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	18d3      	adds	r3, r2, r3
 8009010:	881b      	ldrh	r3, [r3, #0]
 8009012:	b29a      	uxth	r2, r3
 8009014:	2008      	movs	r0, #8
 8009016:	183b      	adds	r3, r7, r0
 8009018:	49bd      	ldr	r1, [pc, #756]	@ (8009310 <USB_DeactivateEndpoint+0x370>)
 800901a:	400a      	ands	r2, r1
 800901c:	801a      	strh	r2, [r3, #0]
 800901e:	687a      	ldr	r2, [r7, #4]
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	18d3      	adds	r3, r2, r3
 8009028:	183a      	adds	r2, r7, r0
 800902a:	8812      	ldrh	r2, [r2, #0]
 800902c:	49b9      	ldr	r1, [pc, #740]	@ (8009314 <USB_DeactivateEndpoint+0x374>)
 800902e:	430a      	orrs	r2, r1
 8009030:	b292      	uxth	r2, r2
 8009032:	801a      	strh	r2, [r3, #0]
 8009034:	e163      	b.n	80092fe <USB_DeactivateEndpoint+0x35e>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	18d2      	adds	r2, r2, r3
 8009040:	2112      	movs	r1, #18
 8009042:	187b      	adds	r3, r7, r1
 8009044:	8812      	ldrh	r2, [r2, #0]
 8009046:	801a      	strh	r2, [r3, #0]
 8009048:	187b      	adds	r3, r7, r1
 800904a:	881a      	ldrh	r2, [r3, #0]
 800904c:	2380      	movs	r3, #128	@ 0x80
 800904e:	01db      	lsls	r3, r3, #7
 8009050:	4013      	ands	r3, r2
 8009052:	d016      	beq.n	8009082 <USB_DeactivateEndpoint+0xe2>
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	009b      	lsls	r3, r3, #2
 800905c:	18d3      	adds	r3, r2, r3
 800905e:	881b      	ldrh	r3, [r3, #0]
 8009060:	b29a      	uxth	r2, r3
 8009062:	2010      	movs	r0, #16
 8009064:	183b      	adds	r3, r7, r0
 8009066:	49a8      	ldr	r1, [pc, #672]	@ (8009308 <USB_DeactivateEndpoint+0x368>)
 8009068:	400a      	ands	r2, r1
 800906a:	801a      	strh	r2, [r3, #0]
 800906c:	687a      	ldr	r2, [r7, #4]
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	009b      	lsls	r3, r3, #2
 8009074:	18d3      	adds	r3, r2, r3
 8009076:	183a      	adds	r2, r7, r0
 8009078:	8812      	ldrh	r2, [r2, #0]
 800907a:	49a7      	ldr	r1, [pc, #668]	@ (8009318 <USB_DeactivateEndpoint+0x378>)
 800907c:	430a      	orrs	r2, r1
 800907e:	b292      	uxth	r2, r2
 8009080:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009082:	687a      	ldr	r2, [r7, #4]
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	781b      	ldrb	r3, [r3, #0]
 8009088:	009b      	lsls	r3, r3, #2
 800908a:	18d3      	adds	r3, r2, r3
 800908c:	881b      	ldrh	r3, [r3, #0]
 800908e:	b29a      	uxth	r2, r3
 8009090:	200e      	movs	r0, #14
 8009092:	183b      	adds	r3, r7, r0
 8009094:	49a1      	ldr	r1, [pc, #644]	@ (800931c <USB_DeactivateEndpoint+0x37c>)
 8009096:	400a      	ands	r2, r1
 8009098:	801a      	strh	r2, [r3, #0]
 800909a:	687a      	ldr	r2, [r7, #4]
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	781b      	ldrb	r3, [r3, #0]
 80090a0:	009b      	lsls	r3, r3, #2
 80090a2:	18d3      	adds	r3, r2, r3
 80090a4:	183a      	adds	r2, r7, r0
 80090a6:	8812      	ldrh	r2, [r2, #0]
 80090a8:	499a      	ldr	r1, [pc, #616]	@ (8009314 <USB_DeactivateEndpoint+0x374>)
 80090aa:	430a      	orrs	r2, r1
 80090ac:	b292      	uxth	r2, r2
 80090ae:	801a      	strh	r2, [r3, #0]
 80090b0:	e125      	b.n	80092fe <USB_DeactivateEndpoint+0x35e>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	785b      	ldrb	r3, [r3, #1]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d000      	beq.n	80090bc <USB_DeactivateEndpoint+0x11c>
 80090ba:	e090      	b.n	80091de <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80090bc:	687a      	ldr	r2, [r7, #4]
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	781b      	ldrb	r3, [r3, #0]
 80090c2:	009b      	lsls	r3, r3, #2
 80090c4:	18d2      	adds	r2, r2, r3
 80090c6:	2120      	movs	r1, #32
 80090c8:	187b      	adds	r3, r7, r1
 80090ca:	8812      	ldrh	r2, [r2, #0]
 80090cc:	801a      	strh	r2, [r3, #0]
 80090ce:	187b      	adds	r3, r7, r1
 80090d0:	881a      	ldrh	r2, [r3, #0]
 80090d2:	2380      	movs	r3, #128	@ 0x80
 80090d4:	01db      	lsls	r3, r3, #7
 80090d6:	4013      	ands	r3, r2
 80090d8:	d016      	beq.n	8009108 <USB_DeactivateEndpoint+0x168>
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	781b      	ldrb	r3, [r3, #0]
 80090e0:	009b      	lsls	r3, r3, #2
 80090e2:	18d3      	adds	r3, r2, r3
 80090e4:	881b      	ldrh	r3, [r3, #0]
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	201e      	movs	r0, #30
 80090ea:	183b      	adds	r3, r7, r0
 80090ec:	4986      	ldr	r1, [pc, #536]	@ (8009308 <USB_DeactivateEndpoint+0x368>)
 80090ee:	400a      	ands	r2, r1
 80090f0:	801a      	strh	r2, [r3, #0]
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	18d3      	adds	r3, r2, r3
 80090fc:	183a      	adds	r2, r7, r0
 80090fe:	8812      	ldrh	r2, [r2, #0]
 8009100:	4985      	ldr	r1, [pc, #532]	@ (8009318 <USB_DeactivateEndpoint+0x378>)
 8009102:	430a      	orrs	r2, r1
 8009104:	b292      	uxth	r2, r2
 8009106:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009108:	687a      	ldr	r2, [r7, #4]
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	18d2      	adds	r2, r2, r3
 8009112:	211c      	movs	r1, #28
 8009114:	187b      	adds	r3, r7, r1
 8009116:	8812      	ldrh	r2, [r2, #0]
 8009118:	801a      	strh	r2, [r3, #0]
 800911a:	187b      	adds	r3, r7, r1
 800911c:	881b      	ldrh	r3, [r3, #0]
 800911e:	2240      	movs	r2, #64	@ 0x40
 8009120:	4013      	ands	r3, r2
 8009122:	d016      	beq.n	8009152 <USB_DeactivateEndpoint+0x1b2>
 8009124:	687a      	ldr	r2, [r7, #4]
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	009b      	lsls	r3, r3, #2
 800912c:	18d3      	adds	r3, r2, r3
 800912e:	881b      	ldrh	r3, [r3, #0]
 8009130:	b29a      	uxth	r2, r3
 8009132:	201a      	movs	r0, #26
 8009134:	183b      	adds	r3, r7, r0
 8009136:	4974      	ldr	r1, [pc, #464]	@ (8009308 <USB_DeactivateEndpoint+0x368>)
 8009138:	400a      	ands	r2, r1
 800913a:	801a      	strh	r2, [r3, #0]
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	009b      	lsls	r3, r3, #2
 8009144:	18d3      	adds	r3, r2, r3
 8009146:	183a      	adds	r2, r7, r0
 8009148:	8812      	ldrh	r2, [r2, #0]
 800914a:	4970      	ldr	r1, [pc, #448]	@ (800930c <USB_DeactivateEndpoint+0x36c>)
 800914c:	430a      	orrs	r2, r1
 800914e:	b292      	uxth	r2, r2
 8009150:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8009152:	687a      	ldr	r2, [r7, #4]
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	009b      	lsls	r3, r3, #2
 800915a:	18d3      	adds	r3, r2, r3
 800915c:	881b      	ldrh	r3, [r3, #0]
 800915e:	b29a      	uxth	r2, r3
 8009160:	2018      	movs	r0, #24
 8009162:	183b      	adds	r3, r7, r0
 8009164:	4968      	ldr	r1, [pc, #416]	@ (8009308 <USB_DeactivateEndpoint+0x368>)
 8009166:	400a      	ands	r2, r1
 8009168:	801a      	strh	r2, [r3, #0]
 800916a:	687a      	ldr	r2, [r7, #4]
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	781b      	ldrb	r3, [r3, #0]
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	18d3      	adds	r3, r2, r3
 8009174:	183a      	adds	r2, r7, r0
 8009176:	8812      	ldrh	r2, [r2, #0]
 8009178:	4964      	ldr	r1, [pc, #400]	@ (800930c <USB_DeactivateEndpoint+0x36c>)
 800917a:	430a      	orrs	r2, r1
 800917c:	b292      	uxth	r2, r2
 800917e:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009180:	687a      	ldr	r2, [r7, #4]
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	781b      	ldrb	r3, [r3, #0]
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	18d3      	adds	r3, r2, r3
 800918a:	881b      	ldrh	r3, [r3, #0]
 800918c:	b29a      	uxth	r2, r3
 800918e:	2016      	movs	r0, #22
 8009190:	183b      	adds	r3, r7, r0
 8009192:	4962      	ldr	r1, [pc, #392]	@ (800931c <USB_DeactivateEndpoint+0x37c>)
 8009194:	400a      	ands	r2, r1
 8009196:	801a      	strh	r2, [r3, #0]
 8009198:	687a      	ldr	r2, [r7, #4]
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	781b      	ldrb	r3, [r3, #0]
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	18d3      	adds	r3, r2, r3
 80091a2:	183a      	adds	r2, r7, r0
 80091a4:	8812      	ldrh	r2, [r2, #0]
 80091a6:	495b      	ldr	r1, [pc, #364]	@ (8009314 <USB_DeactivateEndpoint+0x374>)
 80091a8:	430a      	orrs	r2, r1
 80091aa:	b292      	uxth	r2, r2
 80091ac:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80091ae:	687a      	ldr	r2, [r7, #4]
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	781b      	ldrb	r3, [r3, #0]
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	18d3      	adds	r3, r2, r3
 80091b8:	881b      	ldrh	r3, [r3, #0]
 80091ba:	b29a      	uxth	r2, r3
 80091bc:	2014      	movs	r0, #20
 80091be:	183b      	adds	r3, r7, r0
 80091c0:	4953      	ldr	r1, [pc, #332]	@ (8009310 <USB_DeactivateEndpoint+0x370>)
 80091c2:	400a      	ands	r2, r1
 80091c4:	801a      	strh	r2, [r3, #0]
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	18d3      	adds	r3, r2, r3
 80091d0:	183a      	adds	r2, r7, r0
 80091d2:	8812      	ldrh	r2, [r2, #0]
 80091d4:	494f      	ldr	r1, [pc, #316]	@ (8009314 <USB_DeactivateEndpoint+0x374>)
 80091d6:	430a      	orrs	r2, r1
 80091d8:	b292      	uxth	r2, r2
 80091da:	801a      	strh	r2, [r3, #0]
 80091dc:	e08f      	b.n	80092fe <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	781b      	ldrb	r3, [r3, #0]
 80091e4:	009b      	lsls	r3, r3, #2
 80091e6:	18d2      	adds	r2, r2, r3
 80091e8:	212e      	movs	r1, #46	@ 0x2e
 80091ea:	187b      	adds	r3, r7, r1
 80091ec:	8812      	ldrh	r2, [r2, #0]
 80091ee:	801a      	strh	r2, [r3, #0]
 80091f0:	187b      	adds	r3, r7, r1
 80091f2:	881a      	ldrh	r2, [r3, #0]
 80091f4:	2380      	movs	r3, #128	@ 0x80
 80091f6:	01db      	lsls	r3, r3, #7
 80091f8:	4013      	ands	r3, r2
 80091fa:	d016      	beq.n	800922a <USB_DeactivateEndpoint+0x28a>
 80091fc:	687a      	ldr	r2, [r7, #4]
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	18d3      	adds	r3, r2, r3
 8009206:	881b      	ldrh	r3, [r3, #0]
 8009208:	b29a      	uxth	r2, r3
 800920a:	202c      	movs	r0, #44	@ 0x2c
 800920c:	183b      	adds	r3, r7, r0
 800920e:	493e      	ldr	r1, [pc, #248]	@ (8009308 <USB_DeactivateEndpoint+0x368>)
 8009210:	400a      	ands	r2, r1
 8009212:	801a      	strh	r2, [r3, #0]
 8009214:	687a      	ldr	r2, [r7, #4]
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	009b      	lsls	r3, r3, #2
 800921c:	18d3      	adds	r3, r2, r3
 800921e:	183a      	adds	r2, r7, r0
 8009220:	8812      	ldrh	r2, [r2, #0]
 8009222:	493d      	ldr	r1, [pc, #244]	@ (8009318 <USB_DeactivateEndpoint+0x378>)
 8009224:	430a      	orrs	r2, r1
 8009226:	b292      	uxth	r2, r2
 8009228:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	781b      	ldrb	r3, [r3, #0]
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	18d2      	adds	r2, r2, r3
 8009234:	212a      	movs	r1, #42	@ 0x2a
 8009236:	187b      	adds	r3, r7, r1
 8009238:	8812      	ldrh	r2, [r2, #0]
 800923a:	801a      	strh	r2, [r3, #0]
 800923c:	187b      	adds	r3, r7, r1
 800923e:	881b      	ldrh	r3, [r3, #0]
 8009240:	2240      	movs	r2, #64	@ 0x40
 8009242:	4013      	ands	r3, r2
 8009244:	d016      	beq.n	8009274 <USB_DeactivateEndpoint+0x2d4>
 8009246:	687a      	ldr	r2, [r7, #4]
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	18d3      	adds	r3, r2, r3
 8009250:	881b      	ldrh	r3, [r3, #0]
 8009252:	b29a      	uxth	r2, r3
 8009254:	2028      	movs	r0, #40	@ 0x28
 8009256:	183b      	adds	r3, r7, r0
 8009258:	492b      	ldr	r1, [pc, #172]	@ (8009308 <USB_DeactivateEndpoint+0x368>)
 800925a:	400a      	ands	r2, r1
 800925c:	801a      	strh	r2, [r3, #0]
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	781b      	ldrb	r3, [r3, #0]
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	18d3      	adds	r3, r2, r3
 8009268:	183a      	adds	r2, r7, r0
 800926a:	8812      	ldrh	r2, [r2, #0]
 800926c:	4927      	ldr	r1, [pc, #156]	@ (800930c <USB_DeactivateEndpoint+0x36c>)
 800926e:	430a      	orrs	r2, r1
 8009270:	b292      	uxth	r2, r2
 8009272:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	781b      	ldrb	r3, [r3, #0]
 800927a:	009b      	lsls	r3, r3, #2
 800927c:	18d3      	adds	r3, r2, r3
 800927e:	881b      	ldrh	r3, [r3, #0]
 8009280:	b29a      	uxth	r2, r3
 8009282:	2026      	movs	r0, #38	@ 0x26
 8009284:	183b      	adds	r3, r7, r0
 8009286:	4920      	ldr	r1, [pc, #128]	@ (8009308 <USB_DeactivateEndpoint+0x368>)
 8009288:	400a      	ands	r2, r1
 800928a:	801a      	strh	r2, [r3, #0]
 800928c:	687a      	ldr	r2, [r7, #4]
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	781b      	ldrb	r3, [r3, #0]
 8009292:	009b      	lsls	r3, r3, #2
 8009294:	18d3      	adds	r3, r2, r3
 8009296:	183a      	adds	r2, r7, r0
 8009298:	8812      	ldrh	r2, [r2, #0]
 800929a:	491f      	ldr	r1, [pc, #124]	@ (8009318 <USB_DeactivateEndpoint+0x378>)
 800929c:	430a      	orrs	r2, r1
 800929e:	b292      	uxth	r2, r2
 80092a0:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	781b      	ldrb	r3, [r3, #0]
 80092a8:	009b      	lsls	r3, r3, #2
 80092aa:	18d3      	adds	r3, r2, r3
 80092ac:	881b      	ldrh	r3, [r3, #0]
 80092ae:	b29a      	uxth	r2, r3
 80092b0:	2024      	movs	r0, #36	@ 0x24
 80092b2:	183b      	adds	r3, r7, r0
 80092b4:	4916      	ldr	r1, [pc, #88]	@ (8009310 <USB_DeactivateEndpoint+0x370>)
 80092b6:	400a      	ands	r2, r1
 80092b8:	801a      	strh	r2, [r3, #0]
 80092ba:	687a      	ldr	r2, [r7, #4]
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	009b      	lsls	r3, r3, #2
 80092c2:	18d3      	adds	r3, r2, r3
 80092c4:	183a      	adds	r2, r7, r0
 80092c6:	8812      	ldrh	r2, [r2, #0]
 80092c8:	4912      	ldr	r1, [pc, #72]	@ (8009314 <USB_DeactivateEndpoint+0x374>)
 80092ca:	430a      	orrs	r2, r1
 80092cc:	b292      	uxth	r2, r2
 80092ce:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80092d0:	687a      	ldr	r2, [r7, #4]
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	18d3      	adds	r3, r2, r3
 80092da:	881b      	ldrh	r3, [r3, #0]
 80092dc:	b29a      	uxth	r2, r3
 80092de:	2022      	movs	r0, #34	@ 0x22
 80092e0:	183b      	adds	r3, r7, r0
 80092e2:	490e      	ldr	r1, [pc, #56]	@ (800931c <USB_DeactivateEndpoint+0x37c>)
 80092e4:	400a      	ands	r2, r1
 80092e6:	801a      	strh	r2, [r3, #0]
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	781b      	ldrb	r3, [r3, #0]
 80092ee:	009b      	lsls	r3, r3, #2
 80092f0:	18d3      	adds	r3, r2, r3
 80092f2:	183a      	adds	r2, r7, r0
 80092f4:	8812      	ldrh	r2, [r2, #0]
 80092f6:	4907      	ldr	r1, [pc, #28]	@ (8009314 <USB_DeactivateEndpoint+0x374>)
 80092f8:	430a      	orrs	r2, r1
 80092fa:	b292      	uxth	r2, r2
 80092fc:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80092fe:	2300      	movs	r3, #0
}
 8009300:	0018      	movs	r0, r3
 8009302:	46bd      	mov	sp, r7
 8009304:	b00c      	add	sp, #48	@ 0x30
 8009306:	bd80      	pop	{r7, pc}
 8009308:	ffff8f8f 	.word	0xffff8f8f
 800930c:	ffff80c0 	.word	0xffff80c0
 8009310:	ffff8fbf 	.word	0xffff8fbf
 8009314:	ffff8080 	.word	0xffff8080
 8009318:	ffffc080 	.word	0xffffc080
 800931c:	ffffbf8f 	.word	0xffffbf8f

08009320 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009320:	b590      	push	{r4, r7, lr}
 8009322:	b0c3      	sub	sp, #268	@ 0x10c
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	785b      	ldrb	r3, [r3, #1]
 800932e:	2b01      	cmp	r3, #1
 8009330:	d001      	beq.n	8009336 <USB_EPStartXfer+0x16>
 8009332:	f000 fd2d 	bl	8009d90 <USB_EPStartXfer+0xa70>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	699a      	ldr	r2, [r3, #24]
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	691b      	ldr	r3, [r3, #16]
 800933e:	429a      	cmp	r2, r3
 8009340:	d905      	bls.n	800934e <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	691b      	ldr	r3, [r3, #16]
 8009346:	1d7a      	adds	r2, r7, #5
 8009348:	32ff      	adds	r2, #255	@ 0xff
 800934a:	6013      	str	r3, [r2, #0]
 800934c:	e004      	b.n	8009358 <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	699b      	ldr	r3, [r3, #24]
 8009352:	1d7a      	adds	r2, r7, #5
 8009354:	32ff      	adds	r2, #255	@ 0xff
 8009356:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	7b1b      	ldrb	r3, [r3, #12]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d125      	bne.n	80093ac <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	6959      	ldr	r1, [r3, #20]
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	88da      	ldrh	r2, [r3, #6]
 8009368:	1d7b      	adds	r3, r7, #5
 800936a:	33ff      	adds	r3, #255	@ 0xff
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	b29b      	uxth	r3, r3
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f001 fa3f 	bl	800a7f4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	613b      	str	r3, [r7, #16]
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2250      	movs	r2, #80	@ 0x50
 800937e:	5a9b      	ldrh	r3, [r3, r2]
 8009380:	b29b      	uxth	r3, r3
 8009382:	001a      	movs	r2, r3
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	189b      	adds	r3, r3, r2
 8009388:	613b      	str	r3, [r7, #16]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	781b      	ldrb	r3, [r3, #0]
 800938e:	00da      	lsls	r2, r3, #3
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	18d3      	adds	r3, r2, r3
 8009394:	4ad7      	ldr	r2, [pc, #860]	@ (80096f4 <USB_EPStartXfer+0x3d4>)
 8009396:	4694      	mov	ip, r2
 8009398:	4463      	add	r3, ip
 800939a:	60fb      	str	r3, [r7, #12]
 800939c:	1d7b      	adds	r3, r7, #5
 800939e:	33ff      	adds	r3, #255	@ 0xff
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	b29a      	uxth	r2, r3
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	801a      	strh	r2, [r3, #0]
 80093a8:	f000 fccd 	bl	8009d46 <USB_EPStartXfer+0xa26>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	78db      	ldrb	r3, [r3, #3]
 80093b0:	2b02      	cmp	r3, #2
 80093b2:	d000      	beq.n	80093b6 <USB_EPStartXfer+0x96>
 80093b4:	e362      	b.n	8009a7c <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	6a1a      	ldr	r2, [r3, #32]
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	691b      	ldr	r3, [r3, #16]
 80093be:	429a      	cmp	r2, r3
 80093c0:	d800      	bhi.n	80093c4 <USB_EPStartXfer+0xa4>
 80093c2:	e309      	b.n	80099d8 <USB_EPStartXfer+0x6b8>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80093c4:	687a      	ldr	r2, [r7, #4]
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	781b      	ldrb	r3, [r3, #0]
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	18d3      	adds	r3, r2, r3
 80093ce:	881b      	ldrh	r3, [r3, #0]
 80093d0:	b29a      	uxth	r2, r3
 80093d2:	2056      	movs	r0, #86	@ 0x56
 80093d4:	183b      	adds	r3, r7, r0
 80093d6:	49c8      	ldr	r1, [pc, #800]	@ (80096f8 <USB_EPStartXfer+0x3d8>)
 80093d8:	400a      	ands	r2, r1
 80093da:	801a      	strh	r2, [r3, #0]
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	781b      	ldrb	r3, [r3, #0]
 80093e2:	009b      	lsls	r3, r3, #2
 80093e4:	18d3      	adds	r3, r2, r3
 80093e6:	183a      	adds	r2, r7, r0
 80093e8:	8812      	ldrh	r2, [r2, #0]
 80093ea:	49c4      	ldr	r1, [pc, #784]	@ (80096fc <USB_EPStartXfer+0x3dc>)
 80093ec:	430a      	orrs	r2, r1
 80093ee:	b292      	uxth	r2, r2
 80093f0:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	6a1a      	ldr	r2, [r3, #32]
 80093f6:	1d7b      	adds	r3, r7, #5
 80093f8:	33ff      	adds	r3, #255	@ 0xff
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	1ad2      	subs	r2, r2, r3
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009402:	687a      	ldr	r2, [r7, #4]
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	781b      	ldrb	r3, [r3, #0]
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	18d3      	adds	r3, r2, r3
 800940c:	881b      	ldrh	r3, [r3, #0]
 800940e:	b29b      	uxth	r3, r3
 8009410:	001a      	movs	r2, r3
 8009412:	2340      	movs	r3, #64	@ 0x40
 8009414:	4013      	ands	r3, r2
 8009416:	d100      	bne.n	800941a <USB_EPStartXfer+0xfa>
 8009418:	e176      	b.n	8009708 <USB_EPStartXfer+0x3e8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	633b      	str	r3, [r7, #48]	@ 0x30
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	785b      	ldrb	r3, [r3, #1]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d000      	beq.n	8009428 <USB_EPStartXfer+0x108>
 8009426:	e074      	b.n	8009512 <USB_EPStartXfer+0x1f2>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2250      	movs	r2, #80	@ 0x50
 8009430:	5a9b      	ldrh	r3, [r3, r2]
 8009432:	b29b      	uxth	r3, r3
 8009434:	001a      	movs	r2, r3
 8009436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009438:	189b      	adds	r3, r3, r2
 800943a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	781b      	ldrb	r3, [r3, #0]
 8009440:	00da      	lsls	r2, r3, #3
 8009442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009444:	18d3      	adds	r3, r2, r3
 8009446:	4aae      	ldr	r2, [pc, #696]	@ (8009700 <USB_EPStartXfer+0x3e0>)
 8009448:	4694      	mov	ip, r2
 800944a:	4463      	add	r3, ip
 800944c:	627b      	str	r3, [r7, #36]	@ 0x24
 800944e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009450:	881b      	ldrh	r3, [r3, #0]
 8009452:	b29b      	uxth	r3, r3
 8009454:	059b      	lsls	r3, r3, #22
 8009456:	0d9b      	lsrs	r3, r3, #22
 8009458:	b29a      	uxth	r2, r3
 800945a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800945c:	801a      	strh	r2, [r3, #0]
 800945e:	1d7b      	adds	r3, r7, #5
 8009460:	33ff      	adds	r3, #255	@ 0xff
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d108      	bne.n	800947a <USB_EPStartXfer+0x15a>
 8009468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800946a:	881b      	ldrh	r3, [r3, #0]
 800946c:	b29b      	uxth	r3, r3
 800946e:	4aa5      	ldr	r2, [pc, #660]	@ (8009704 <USB_EPStartXfer+0x3e4>)
 8009470:	4313      	orrs	r3, r2
 8009472:	b29a      	uxth	r2, r3
 8009474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009476:	801a      	strh	r2, [r3, #0]
 8009478:	e066      	b.n	8009548 <USB_EPStartXfer+0x228>
 800947a:	1d7b      	adds	r3, r7, #5
 800947c:	33ff      	adds	r3, #255	@ 0xff
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2b3e      	cmp	r3, #62	@ 0x3e
 8009482:	d821      	bhi.n	80094c8 <USB_EPStartXfer+0x1a8>
 8009484:	1d7b      	adds	r3, r7, #5
 8009486:	33ff      	adds	r3, #255	@ 0xff
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	085b      	lsrs	r3, r3, #1
 800948c:	1c7a      	adds	r2, r7, #1
 800948e:	32ff      	adds	r2, #255	@ 0xff
 8009490:	6013      	str	r3, [r2, #0]
 8009492:	1d7b      	adds	r3, r7, #5
 8009494:	33ff      	adds	r3, #255	@ 0xff
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	2201      	movs	r2, #1
 800949a:	4013      	ands	r3, r2
 800949c:	d006      	beq.n	80094ac <USB_EPStartXfer+0x18c>
 800949e:	1c7b      	adds	r3, r7, #1
 80094a0:	33ff      	adds	r3, #255	@ 0xff
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	3301      	adds	r3, #1
 80094a6:	1c7a      	adds	r2, r7, #1
 80094a8:	32ff      	adds	r2, #255	@ 0xff
 80094aa:	6013      	str	r3, [r2, #0]
 80094ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ae:	881b      	ldrh	r3, [r3, #0]
 80094b0:	b29a      	uxth	r2, r3
 80094b2:	1c7b      	adds	r3, r7, #1
 80094b4:	33ff      	adds	r3, #255	@ 0xff
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	b29b      	uxth	r3, r3
 80094ba:	029b      	lsls	r3, r3, #10
 80094bc:	b29b      	uxth	r3, r3
 80094be:	4313      	orrs	r3, r2
 80094c0:	b29a      	uxth	r2, r3
 80094c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c4:	801a      	strh	r2, [r3, #0]
 80094c6:	e03f      	b.n	8009548 <USB_EPStartXfer+0x228>
 80094c8:	1d7b      	adds	r3, r7, #5
 80094ca:	33ff      	adds	r3, #255	@ 0xff
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	095b      	lsrs	r3, r3, #5
 80094d0:	1c7a      	adds	r2, r7, #1
 80094d2:	32ff      	adds	r2, #255	@ 0xff
 80094d4:	6013      	str	r3, [r2, #0]
 80094d6:	1d7b      	adds	r3, r7, #5
 80094d8:	33ff      	adds	r3, #255	@ 0xff
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	221f      	movs	r2, #31
 80094de:	4013      	ands	r3, r2
 80094e0:	d106      	bne.n	80094f0 <USB_EPStartXfer+0x1d0>
 80094e2:	1c7b      	adds	r3, r7, #1
 80094e4:	33ff      	adds	r3, #255	@ 0xff
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	3b01      	subs	r3, #1
 80094ea:	1c7a      	adds	r2, r7, #1
 80094ec:	32ff      	adds	r2, #255	@ 0xff
 80094ee:	6013      	str	r3, [r2, #0]
 80094f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f2:	881b      	ldrh	r3, [r3, #0]
 80094f4:	b29a      	uxth	r2, r3
 80094f6:	1c7b      	adds	r3, r7, #1
 80094f8:	33ff      	adds	r3, #255	@ 0xff
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	029b      	lsls	r3, r3, #10
 8009500:	b29b      	uxth	r3, r3
 8009502:	4313      	orrs	r3, r2
 8009504:	b29b      	uxth	r3, r3
 8009506:	4a7f      	ldr	r2, [pc, #508]	@ (8009704 <USB_EPStartXfer+0x3e4>)
 8009508:	4313      	orrs	r3, r2
 800950a:	b29a      	uxth	r2, r3
 800950c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800950e:	801a      	strh	r2, [r3, #0]
 8009510:	e01a      	b.n	8009548 <USB_EPStartXfer+0x228>
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	785b      	ldrb	r3, [r3, #1]
 8009516:	2b01      	cmp	r3, #1
 8009518:	d116      	bne.n	8009548 <USB_EPStartXfer+0x228>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2250      	movs	r2, #80	@ 0x50
 800951e:	5a9b      	ldrh	r3, [r3, r2]
 8009520:	b29b      	uxth	r3, r3
 8009522:	001a      	movs	r2, r3
 8009524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009526:	189b      	adds	r3, r3, r2
 8009528:	633b      	str	r3, [r7, #48]	@ 0x30
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	781b      	ldrb	r3, [r3, #0]
 800952e:	00da      	lsls	r2, r3, #3
 8009530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009532:	18d3      	adds	r3, r2, r3
 8009534:	4a72      	ldr	r2, [pc, #456]	@ (8009700 <USB_EPStartXfer+0x3e0>)
 8009536:	4694      	mov	ip, r2
 8009538:	4463      	add	r3, ip
 800953a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800953c:	1d7b      	adds	r3, r7, #5
 800953e:	33ff      	adds	r3, #255	@ 0xff
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	b29a      	uxth	r2, r3
 8009544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009546:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009548:	2076      	movs	r0, #118	@ 0x76
 800954a:	183b      	adds	r3, r7, r0
 800954c:	683a      	ldr	r2, [r7, #0]
 800954e:	8952      	ldrh	r2, [r2, #10]
 8009550:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	6959      	ldr	r1, [r3, #20]
 8009556:	1d7b      	adds	r3, r7, #5
 8009558:	33ff      	adds	r3, #255	@ 0xff
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	b29c      	uxth	r4, r3
 800955e:	183b      	adds	r3, r7, r0
 8009560:	881a      	ldrh	r2, [r3, #0]
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	0023      	movs	r3, r4
 8009566:	f001 f945 	bl	800a7f4 <USB_WritePMA>
            ep->xfer_buff += len;
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	695a      	ldr	r2, [r3, #20]
 800956e:	1d7b      	adds	r3, r7, #5
 8009570:	33ff      	adds	r3, #255	@ 0xff
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	18d2      	adds	r2, r2, r3
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	6a1a      	ldr	r2, [r3, #32]
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	691b      	ldr	r3, [r3, #16]
 8009582:	429a      	cmp	r2, r3
 8009584:	d908      	bls.n	8009598 <USB_EPStartXfer+0x278>
            {
              ep->xfer_len_db -= len;
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	6a1a      	ldr	r2, [r3, #32]
 800958a:	1d7b      	adds	r3, r7, #5
 800958c:	33ff      	adds	r3, #255	@ 0xff
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	1ad2      	subs	r2, r2, r3
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	621a      	str	r2, [r3, #32]
 8009596:	e007      	b.n	80095a8 <USB_EPStartXfer+0x288>
            }
            else
            {
              len = ep->xfer_len_db;
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	6a1b      	ldr	r3, [r3, #32]
 800959c:	1d7a      	adds	r2, r7, #5
 800959e:	32ff      	adds	r2, #255	@ 0xff
 80095a0:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	2200      	movs	r2, #0
 80095a6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	785b      	ldrb	r3, [r3, #1]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d000      	beq.n	80095b2 <USB_EPStartXfer+0x292>
 80095b0:	e070      	b.n	8009694 <USB_EPStartXfer+0x374>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	61bb      	str	r3, [r7, #24]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2250      	movs	r2, #80	@ 0x50
 80095ba:	5a9b      	ldrh	r3, [r3, r2]
 80095bc:	b29b      	uxth	r3, r3
 80095be:	001a      	movs	r2, r3
 80095c0:	69bb      	ldr	r3, [r7, #24]
 80095c2:	189b      	adds	r3, r3, r2
 80095c4:	61bb      	str	r3, [r7, #24]
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	781b      	ldrb	r3, [r3, #0]
 80095ca:	00da      	lsls	r2, r3, #3
 80095cc:	69bb      	ldr	r3, [r7, #24]
 80095ce:	18d3      	adds	r3, r2, r3
 80095d0:	4a48      	ldr	r2, [pc, #288]	@ (80096f4 <USB_EPStartXfer+0x3d4>)
 80095d2:	4694      	mov	ip, r2
 80095d4:	4463      	add	r3, ip
 80095d6:	617b      	str	r3, [r7, #20]
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	881b      	ldrh	r3, [r3, #0]
 80095dc:	b29b      	uxth	r3, r3
 80095de:	059b      	lsls	r3, r3, #22
 80095e0:	0d9b      	lsrs	r3, r3, #22
 80095e2:	b29a      	uxth	r2, r3
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	801a      	strh	r2, [r3, #0]
 80095e8:	1d7b      	adds	r3, r7, #5
 80095ea:	33ff      	adds	r3, #255	@ 0xff
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d108      	bne.n	8009604 <USB_EPStartXfer+0x2e4>
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	881b      	ldrh	r3, [r3, #0]
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	4a42      	ldr	r2, [pc, #264]	@ (8009704 <USB_EPStartXfer+0x3e4>)
 80095fa:	4313      	orrs	r3, r2
 80095fc:	b29a      	uxth	r2, r3
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	801a      	strh	r2, [r3, #0]
 8009602:	e064      	b.n	80096ce <USB_EPStartXfer+0x3ae>
 8009604:	1d7b      	adds	r3, r7, #5
 8009606:	33ff      	adds	r3, #255	@ 0xff
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2b3e      	cmp	r3, #62	@ 0x3e
 800960c:	d81f      	bhi.n	800964e <USB_EPStartXfer+0x32e>
 800960e:	1d7b      	adds	r3, r7, #5
 8009610:	33ff      	adds	r3, #255	@ 0xff
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	085b      	lsrs	r3, r3, #1
 8009616:	21fc      	movs	r1, #252	@ 0xfc
 8009618:	187a      	adds	r2, r7, r1
 800961a:	6013      	str	r3, [r2, #0]
 800961c:	1d7b      	adds	r3, r7, #5
 800961e:	33ff      	adds	r3, #255	@ 0xff
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	2201      	movs	r2, #1
 8009624:	4013      	ands	r3, r2
 8009626:	d004      	beq.n	8009632 <USB_EPStartXfer+0x312>
 8009628:	187b      	adds	r3, r7, r1
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	3301      	adds	r3, #1
 800962e:	187a      	adds	r2, r7, r1
 8009630:	6013      	str	r3, [r2, #0]
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	881b      	ldrh	r3, [r3, #0]
 8009636:	b29a      	uxth	r2, r3
 8009638:	23fc      	movs	r3, #252	@ 0xfc
 800963a:	18fb      	adds	r3, r7, r3
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	b29b      	uxth	r3, r3
 8009640:	029b      	lsls	r3, r3, #10
 8009642:	b29b      	uxth	r3, r3
 8009644:	4313      	orrs	r3, r2
 8009646:	b29a      	uxth	r2, r3
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	801a      	strh	r2, [r3, #0]
 800964c:	e03f      	b.n	80096ce <USB_EPStartXfer+0x3ae>
 800964e:	1d7b      	adds	r3, r7, #5
 8009650:	33ff      	adds	r3, #255	@ 0xff
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	095b      	lsrs	r3, r3, #5
 8009656:	21fc      	movs	r1, #252	@ 0xfc
 8009658:	187a      	adds	r2, r7, r1
 800965a:	6013      	str	r3, [r2, #0]
 800965c:	1d7b      	adds	r3, r7, #5
 800965e:	33ff      	adds	r3, #255	@ 0xff
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	221f      	movs	r2, #31
 8009664:	4013      	ands	r3, r2
 8009666:	d104      	bne.n	8009672 <USB_EPStartXfer+0x352>
 8009668:	187b      	adds	r3, r7, r1
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	3b01      	subs	r3, #1
 800966e:	187a      	adds	r2, r7, r1
 8009670:	6013      	str	r3, [r2, #0]
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	881b      	ldrh	r3, [r3, #0]
 8009676:	b29a      	uxth	r2, r3
 8009678:	23fc      	movs	r3, #252	@ 0xfc
 800967a:	18fb      	adds	r3, r7, r3
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	b29b      	uxth	r3, r3
 8009680:	029b      	lsls	r3, r3, #10
 8009682:	b29b      	uxth	r3, r3
 8009684:	4313      	orrs	r3, r2
 8009686:	b29b      	uxth	r3, r3
 8009688:	4a1e      	ldr	r2, [pc, #120]	@ (8009704 <USB_EPStartXfer+0x3e4>)
 800968a:	4313      	orrs	r3, r2
 800968c:	b29a      	uxth	r2, r3
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	801a      	strh	r2, [r3, #0]
 8009692:	e01c      	b.n	80096ce <USB_EPStartXfer+0x3ae>
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	785b      	ldrb	r3, [r3, #1]
 8009698:	2b01      	cmp	r3, #1
 800969a:	d118      	bne.n	80096ce <USB_EPStartXfer+0x3ae>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	623b      	str	r3, [r7, #32]
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2250      	movs	r2, #80	@ 0x50
 80096a4:	5a9b      	ldrh	r3, [r3, r2]
 80096a6:	b29b      	uxth	r3, r3
 80096a8:	001a      	movs	r2, r3
 80096aa:	6a3b      	ldr	r3, [r7, #32]
 80096ac:	189b      	adds	r3, r3, r2
 80096ae:	623b      	str	r3, [r7, #32]
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	781b      	ldrb	r3, [r3, #0]
 80096b4:	00da      	lsls	r2, r3, #3
 80096b6:	6a3b      	ldr	r3, [r7, #32]
 80096b8:	18d3      	adds	r3, r2, r3
 80096ba:	4a0e      	ldr	r2, [pc, #56]	@ (80096f4 <USB_EPStartXfer+0x3d4>)
 80096bc:	4694      	mov	ip, r2
 80096be:	4463      	add	r3, ip
 80096c0:	61fb      	str	r3, [r7, #28]
 80096c2:	1d7b      	adds	r3, r7, #5
 80096c4:	33ff      	adds	r3, #255	@ 0xff
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	b29a      	uxth	r2, r3
 80096ca:	69fb      	ldr	r3, [r7, #28]
 80096cc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80096ce:	2076      	movs	r0, #118	@ 0x76
 80096d0:	183b      	adds	r3, r7, r0
 80096d2:	683a      	ldr	r2, [r7, #0]
 80096d4:	8912      	ldrh	r2, [r2, #8]
 80096d6:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	6959      	ldr	r1, [r3, #20]
 80096dc:	1d7b      	adds	r3, r7, #5
 80096de:	33ff      	adds	r3, #255	@ 0xff
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	b29c      	uxth	r4, r3
 80096e4:	183b      	adds	r3, r7, r0
 80096e6:	881a      	ldrh	r2, [r3, #0]
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	0023      	movs	r3, r4
 80096ec:	f001 f882 	bl	800a7f4 <USB_WritePMA>
 80096f0:	e329      	b.n	8009d46 <USB_EPStartXfer+0xa26>
 80096f2:	46c0      	nop			@ (mov r8, r8)
 80096f4:	00000402 	.word	0x00000402
 80096f8:	ffff8f8f 	.word	0xffff8f8f
 80096fc:	ffff8180 	.word	0xffff8180
 8009700:	00000406 	.word	0x00000406
 8009704:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	785b      	ldrb	r3, [r3, #1]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d000      	beq.n	8009712 <USB_EPStartXfer+0x3f2>
 8009710:	e070      	b.n	80097f4 <USB_EPStartXfer+0x4d4>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2250      	movs	r2, #80	@ 0x50
 800971a:	5a9b      	ldrh	r3, [r3, r2]
 800971c:	b29b      	uxth	r3, r3
 800971e:	001a      	movs	r2, r3
 8009720:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009722:	189b      	adds	r3, r3, r2
 8009724:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	781b      	ldrb	r3, [r3, #0]
 800972a:	00da      	lsls	r2, r3, #3
 800972c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800972e:	18d3      	adds	r3, r2, r3
 8009730:	4acd      	ldr	r2, [pc, #820]	@ (8009a68 <USB_EPStartXfer+0x748>)
 8009732:	4694      	mov	ip, r2
 8009734:	4463      	add	r3, ip
 8009736:	647b      	str	r3, [r7, #68]	@ 0x44
 8009738:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800973a:	881b      	ldrh	r3, [r3, #0]
 800973c:	b29b      	uxth	r3, r3
 800973e:	059b      	lsls	r3, r3, #22
 8009740:	0d9b      	lsrs	r3, r3, #22
 8009742:	b29a      	uxth	r2, r3
 8009744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009746:	801a      	strh	r2, [r3, #0]
 8009748:	1d7b      	adds	r3, r7, #5
 800974a:	33ff      	adds	r3, #255	@ 0xff
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d108      	bne.n	8009764 <USB_EPStartXfer+0x444>
 8009752:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009754:	881b      	ldrh	r3, [r3, #0]
 8009756:	b29b      	uxth	r3, r3
 8009758:	4ac4      	ldr	r2, [pc, #784]	@ (8009a6c <USB_EPStartXfer+0x74c>)
 800975a:	4313      	orrs	r3, r2
 800975c:	b29a      	uxth	r2, r3
 800975e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009760:	801a      	strh	r2, [r3, #0]
 8009762:	e064      	b.n	800982e <USB_EPStartXfer+0x50e>
 8009764:	1d7b      	adds	r3, r7, #5
 8009766:	33ff      	adds	r3, #255	@ 0xff
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	2b3e      	cmp	r3, #62	@ 0x3e
 800976c:	d81f      	bhi.n	80097ae <USB_EPStartXfer+0x48e>
 800976e:	1d7b      	adds	r3, r7, #5
 8009770:	33ff      	adds	r3, #255	@ 0xff
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	085b      	lsrs	r3, r3, #1
 8009776:	21f8      	movs	r1, #248	@ 0xf8
 8009778:	187a      	adds	r2, r7, r1
 800977a:	6013      	str	r3, [r2, #0]
 800977c:	1d7b      	adds	r3, r7, #5
 800977e:	33ff      	adds	r3, #255	@ 0xff
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	2201      	movs	r2, #1
 8009784:	4013      	ands	r3, r2
 8009786:	d004      	beq.n	8009792 <USB_EPStartXfer+0x472>
 8009788:	187b      	adds	r3, r7, r1
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	3301      	adds	r3, #1
 800978e:	187a      	adds	r2, r7, r1
 8009790:	6013      	str	r3, [r2, #0]
 8009792:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009794:	881b      	ldrh	r3, [r3, #0]
 8009796:	b29a      	uxth	r2, r3
 8009798:	23f8      	movs	r3, #248	@ 0xf8
 800979a:	18fb      	adds	r3, r7, r3
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	b29b      	uxth	r3, r3
 80097a0:	029b      	lsls	r3, r3, #10
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	4313      	orrs	r3, r2
 80097a6:	b29a      	uxth	r2, r3
 80097a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097aa:	801a      	strh	r2, [r3, #0]
 80097ac:	e03f      	b.n	800982e <USB_EPStartXfer+0x50e>
 80097ae:	1d7b      	adds	r3, r7, #5
 80097b0:	33ff      	adds	r3, #255	@ 0xff
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	095b      	lsrs	r3, r3, #5
 80097b6:	21f8      	movs	r1, #248	@ 0xf8
 80097b8:	187a      	adds	r2, r7, r1
 80097ba:	6013      	str	r3, [r2, #0]
 80097bc:	1d7b      	adds	r3, r7, #5
 80097be:	33ff      	adds	r3, #255	@ 0xff
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	221f      	movs	r2, #31
 80097c4:	4013      	ands	r3, r2
 80097c6:	d104      	bne.n	80097d2 <USB_EPStartXfer+0x4b2>
 80097c8:	187b      	adds	r3, r7, r1
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	3b01      	subs	r3, #1
 80097ce:	187a      	adds	r2, r7, r1
 80097d0:	6013      	str	r3, [r2, #0]
 80097d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097d4:	881b      	ldrh	r3, [r3, #0]
 80097d6:	b29a      	uxth	r2, r3
 80097d8:	23f8      	movs	r3, #248	@ 0xf8
 80097da:	18fb      	adds	r3, r7, r3
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	b29b      	uxth	r3, r3
 80097e0:	029b      	lsls	r3, r3, #10
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	4313      	orrs	r3, r2
 80097e6:	b29b      	uxth	r3, r3
 80097e8:	4aa0      	ldr	r2, [pc, #640]	@ (8009a6c <USB_EPStartXfer+0x74c>)
 80097ea:	4313      	orrs	r3, r2
 80097ec:	b29a      	uxth	r2, r3
 80097ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097f0:	801a      	strh	r2, [r3, #0]
 80097f2:	e01c      	b.n	800982e <USB_EPStartXfer+0x50e>
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	785b      	ldrb	r3, [r3, #1]
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d118      	bne.n	800982e <USB_EPStartXfer+0x50e>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2250      	movs	r2, #80	@ 0x50
 8009804:	5a9b      	ldrh	r3, [r3, r2]
 8009806:	b29b      	uxth	r3, r3
 8009808:	001a      	movs	r2, r3
 800980a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800980c:	189b      	adds	r3, r3, r2
 800980e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	781b      	ldrb	r3, [r3, #0]
 8009814:	00da      	lsls	r2, r3, #3
 8009816:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009818:	18d3      	adds	r3, r2, r3
 800981a:	4a93      	ldr	r2, [pc, #588]	@ (8009a68 <USB_EPStartXfer+0x748>)
 800981c:	4694      	mov	ip, r2
 800981e:	4463      	add	r3, ip
 8009820:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009822:	1d7b      	adds	r3, r7, #5
 8009824:	33ff      	adds	r3, #255	@ 0xff
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	b29a      	uxth	r2, r3
 800982a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800982c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800982e:	2076      	movs	r0, #118	@ 0x76
 8009830:	183b      	adds	r3, r7, r0
 8009832:	683a      	ldr	r2, [r7, #0]
 8009834:	8912      	ldrh	r2, [r2, #8]
 8009836:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	6959      	ldr	r1, [r3, #20]
 800983c:	1d7b      	adds	r3, r7, #5
 800983e:	33ff      	adds	r3, #255	@ 0xff
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	b29c      	uxth	r4, r3
 8009844:	183b      	adds	r3, r7, r0
 8009846:	881a      	ldrh	r2, [r3, #0]
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	0023      	movs	r3, r4
 800984c:	f000 ffd2 	bl	800a7f4 <USB_WritePMA>
            ep->xfer_buff += len;
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	695a      	ldr	r2, [r3, #20]
 8009854:	1d7b      	adds	r3, r7, #5
 8009856:	33ff      	adds	r3, #255	@ 0xff
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	18d2      	adds	r2, r2, r3
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	6a1a      	ldr	r2, [r3, #32]
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	691b      	ldr	r3, [r3, #16]
 8009868:	429a      	cmp	r2, r3
 800986a:	d908      	bls.n	800987e <USB_EPStartXfer+0x55e>
            {
              ep->xfer_len_db -= len;
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	6a1a      	ldr	r2, [r3, #32]
 8009870:	1d7b      	adds	r3, r7, #5
 8009872:	33ff      	adds	r3, #255	@ 0xff
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	1ad2      	subs	r2, r2, r3
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	621a      	str	r2, [r3, #32]
 800987c:	e007      	b.n	800988e <USB_EPStartXfer+0x56e>
            }
            else
            {
              len = ep->xfer_len_db;
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	6a1b      	ldr	r3, [r3, #32]
 8009882:	1d7a      	adds	r2, r7, #5
 8009884:	32ff      	adds	r2, #255	@ 0xff
 8009886:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	2200      	movs	r2, #0
 800988c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	643b      	str	r3, [r7, #64]	@ 0x40
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	785b      	ldrb	r3, [r3, #1]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d000      	beq.n	800989c <USB_EPStartXfer+0x57c>
 800989a:	e070      	b.n	800997e <USB_EPStartXfer+0x65e>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2250      	movs	r2, #80	@ 0x50
 80098a4:	5a9b      	ldrh	r3, [r3, r2]
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	001a      	movs	r2, r3
 80098aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ac:	189b      	adds	r3, r3, r2
 80098ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	781b      	ldrb	r3, [r3, #0]
 80098b4:	00da      	lsls	r2, r3, #3
 80098b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098b8:	18d3      	adds	r3, r2, r3
 80098ba:	4a6d      	ldr	r2, [pc, #436]	@ (8009a70 <USB_EPStartXfer+0x750>)
 80098bc:	4694      	mov	ip, r2
 80098be:	4463      	add	r3, ip
 80098c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80098c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098c4:	881b      	ldrh	r3, [r3, #0]
 80098c6:	b29b      	uxth	r3, r3
 80098c8:	059b      	lsls	r3, r3, #22
 80098ca:	0d9b      	lsrs	r3, r3, #22
 80098cc:	b29a      	uxth	r2, r3
 80098ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098d0:	801a      	strh	r2, [r3, #0]
 80098d2:	1d7b      	adds	r3, r7, #5
 80098d4:	33ff      	adds	r3, #255	@ 0xff
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d108      	bne.n	80098ee <USB_EPStartXfer+0x5ce>
 80098dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098de:	881b      	ldrh	r3, [r3, #0]
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	4a62      	ldr	r2, [pc, #392]	@ (8009a6c <USB_EPStartXfer+0x74c>)
 80098e4:	4313      	orrs	r3, r2
 80098e6:	b29a      	uxth	r2, r3
 80098e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ea:	801a      	strh	r2, [r3, #0]
 80098ec:	e062      	b.n	80099b4 <USB_EPStartXfer+0x694>
 80098ee:	1d7b      	adds	r3, r7, #5
 80098f0:	33ff      	adds	r3, #255	@ 0xff
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80098f6:	d81f      	bhi.n	8009938 <USB_EPStartXfer+0x618>
 80098f8:	1d7b      	adds	r3, r7, #5
 80098fa:	33ff      	adds	r3, #255	@ 0xff
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	085b      	lsrs	r3, r3, #1
 8009900:	21f4      	movs	r1, #244	@ 0xf4
 8009902:	187a      	adds	r2, r7, r1
 8009904:	6013      	str	r3, [r2, #0]
 8009906:	1d7b      	adds	r3, r7, #5
 8009908:	33ff      	adds	r3, #255	@ 0xff
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	2201      	movs	r2, #1
 800990e:	4013      	ands	r3, r2
 8009910:	d004      	beq.n	800991c <USB_EPStartXfer+0x5fc>
 8009912:	187b      	adds	r3, r7, r1
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	3301      	adds	r3, #1
 8009918:	187a      	adds	r2, r7, r1
 800991a:	6013      	str	r3, [r2, #0]
 800991c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800991e:	881b      	ldrh	r3, [r3, #0]
 8009920:	b29a      	uxth	r2, r3
 8009922:	23f4      	movs	r3, #244	@ 0xf4
 8009924:	18fb      	adds	r3, r7, r3
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	b29b      	uxth	r3, r3
 800992a:	029b      	lsls	r3, r3, #10
 800992c:	b29b      	uxth	r3, r3
 800992e:	4313      	orrs	r3, r2
 8009930:	b29a      	uxth	r2, r3
 8009932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009934:	801a      	strh	r2, [r3, #0]
 8009936:	e03d      	b.n	80099b4 <USB_EPStartXfer+0x694>
 8009938:	1d7b      	adds	r3, r7, #5
 800993a:	33ff      	adds	r3, #255	@ 0xff
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	095b      	lsrs	r3, r3, #5
 8009940:	21f4      	movs	r1, #244	@ 0xf4
 8009942:	187a      	adds	r2, r7, r1
 8009944:	6013      	str	r3, [r2, #0]
 8009946:	1d7b      	adds	r3, r7, #5
 8009948:	33ff      	adds	r3, #255	@ 0xff
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	221f      	movs	r2, #31
 800994e:	4013      	ands	r3, r2
 8009950:	d104      	bne.n	800995c <USB_EPStartXfer+0x63c>
 8009952:	187b      	adds	r3, r7, r1
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	3b01      	subs	r3, #1
 8009958:	187a      	adds	r2, r7, r1
 800995a:	6013      	str	r3, [r2, #0]
 800995c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800995e:	881b      	ldrh	r3, [r3, #0]
 8009960:	b29a      	uxth	r2, r3
 8009962:	23f4      	movs	r3, #244	@ 0xf4
 8009964:	18fb      	adds	r3, r7, r3
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	b29b      	uxth	r3, r3
 800996a:	029b      	lsls	r3, r3, #10
 800996c:	b29b      	uxth	r3, r3
 800996e:	4313      	orrs	r3, r2
 8009970:	b29b      	uxth	r3, r3
 8009972:	4a3e      	ldr	r2, [pc, #248]	@ (8009a6c <USB_EPStartXfer+0x74c>)
 8009974:	4313      	orrs	r3, r2
 8009976:	b29a      	uxth	r2, r3
 8009978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800997a:	801a      	strh	r2, [r3, #0]
 800997c:	e01a      	b.n	80099b4 <USB_EPStartXfer+0x694>
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	785b      	ldrb	r3, [r3, #1]
 8009982:	2b01      	cmp	r3, #1
 8009984:	d116      	bne.n	80099b4 <USB_EPStartXfer+0x694>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2250      	movs	r2, #80	@ 0x50
 800998a:	5a9b      	ldrh	r3, [r3, r2]
 800998c:	b29b      	uxth	r3, r3
 800998e:	001a      	movs	r2, r3
 8009990:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009992:	189b      	adds	r3, r3, r2
 8009994:	643b      	str	r3, [r7, #64]	@ 0x40
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	781b      	ldrb	r3, [r3, #0]
 800999a:	00da      	lsls	r2, r3, #3
 800999c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800999e:	18d3      	adds	r3, r2, r3
 80099a0:	4a33      	ldr	r2, [pc, #204]	@ (8009a70 <USB_EPStartXfer+0x750>)
 80099a2:	4694      	mov	ip, r2
 80099a4:	4463      	add	r3, ip
 80099a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099a8:	1d7b      	adds	r3, r7, #5
 80099aa:	33ff      	adds	r3, #255	@ 0xff
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	b29a      	uxth	r2, r3
 80099b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099b2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80099b4:	2076      	movs	r0, #118	@ 0x76
 80099b6:	183b      	adds	r3, r7, r0
 80099b8:	683a      	ldr	r2, [r7, #0]
 80099ba:	8952      	ldrh	r2, [r2, #10]
 80099bc:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	6959      	ldr	r1, [r3, #20]
 80099c2:	1d7b      	adds	r3, r7, #5
 80099c4:	33ff      	adds	r3, #255	@ 0xff
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	b29c      	uxth	r4, r3
 80099ca:	183b      	adds	r3, r7, r0
 80099cc:	881a      	ldrh	r2, [r3, #0]
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	0023      	movs	r3, r4
 80099d2:	f000 ff0f 	bl	800a7f4 <USB_WritePMA>
 80099d6:	e1b6      	b.n	8009d46 <USB_EPStartXfer+0xa26>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	6a1b      	ldr	r3, [r3, #32]
 80099dc:	1d7a      	adds	r2, r7, #5
 80099de:	32ff      	adds	r2, #255	@ 0xff
 80099e0:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	781b      	ldrb	r3, [r3, #0]
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	18d3      	adds	r3, r2, r3
 80099ec:	881b      	ldrh	r3, [r3, #0]
 80099ee:	b29a      	uxth	r2, r3
 80099f0:	2062      	movs	r0, #98	@ 0x62
 80099f2:	183b      	adds	r3, r7, r0
 80099f4:	491f      	ldr	r1, [pc, #124]	@ (8009a74 <USB_EPStartXfer+0x754>)
 80099f6:	400a      	ands	r2, r1
 80099f8:	801a      	strh	r2, [r3, #0]
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	781b      	ldrb	r3, [r3, #0]
 8009a00:	009b      	lsls	r3, r3, #2
 8009a02:	18d3      	adds	r3, r2, r3
 8009a04:	183a      	adds	r2, r7, r0
 8009a06:	8812      	ldrh	r2, [r2, #0]
 8009a08:	491b      	ldr	r1, [pc, #108]	@ (8009a78 <USB_EPStartXfer+0x758>)
 8009a0a:	430a      	orrs	r2, r1
 8009a0c:	b292      	uxth	r2, r2
 8009a0e:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2250      	movs	r2, #80	@ 0x50
 8009a18:	5a9b      	ldrh	r3, [r3, r2]
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	001a      	movs	r2, r3
 8009a1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a20:	189b      	adds	r3, r3, r2
 8009a22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	781b      	ldrb	r3, [r3, #0]
 8009a28:	00da      	lsls	r2, r3, #3
 8009a2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a2c:	18d3      	adds	r3, r2, r3
 8009a2e:	4a0e      	ldr	r2, [pc, #56]	@ (8009a68 <USB_EPStartXfer+0x748>)
 8009a30:	4694      	mov	ip, r2
 8009a32:	4463      	add	r3, ip
 8009a34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a36:	1d7b      	adds	r3, r7, #5
 8009a38:	33ff      	adds	r3, #255	@ 0xff
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	b29a      	uxth	r2, r3
 8009a3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a40:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009a42:	2076      	movs	r0, #118	@ 0x76
 8009a44:	183b      	adds	r3, r7, r0
 8009a46:	683a      	ldr	r2, [r7, #0]
 8009a48:	8912      	ldrh	r2, [r2, #8]
 8009a4a:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	6959      	ldr	r1, [r3, #20]
 8009a50:	1d7b      	adds	r3, r7, #5
 8009a52:	33ff      	adds	r3, #255	@ 0xff
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	b29c      	uxth	r4, r3
 8009a58:	183b      	adds	r3, r7, r0
 8009a5a:	881a      	ldrh	r2, [r3, #0]
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	0023      	movs	r3, r4
 8009a60:	f000 fec8 	bl	800a7f4 <USB_WritePMA>
 8009a64:	e16f      	b.n	8009d46 <USB_EPStartXfer+0xa26>
 8009a66:	46c0      	nop			@ (mov r8, r8)
 8009a68:	00000402 	.word	0x00000402
 8009a6c:	ffff8000 	.word	0xffff8000
 8009a70:	00000406 	.word	0x00000406
 8009a74:	ffff8e8f 	.word	0xffff8e8f
 8009a78:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	6a1a      	ldr	r2, [r3, #32]
 8009a80:	1d7b      	adds	r3, r7, #5
 8009a82:	33ff      	adds	r3, #255	@ 0xff
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	1ad2      	subs	r2, r2, r3
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	18d3      	adds	r3, r2, r3
 8009a96:	881b      	ldrh	r3, [r3, #0]
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	001a      	movs	r2, r3
 8009a9c:	2340      	movs	r3, #64	@ 0x40
 8009a9e:	4013      	ands	r3, r2
 8009aa0:	d100      	bne.n	8009aa4 <USB_EPStartXfer+0x784>
 8009aa2:	e0a4      	b.n	8009bee <USB_EPStartXfer+0x8ce>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	673b      	str	r3, [r7, #112]	@ 0x70
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	785b      	ldrb	r3, [r3, #1]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d000      	beq.n	8009ab2 <USB_EPStartXfer+0x792>
 8009ab0:	e070      	b.n	8009b94 <USB_EPStartXfer+0x874>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2250      	movs	r2, #80	@ 0x50
 8009aba:	5a9b      	ldrh	r3, [r3, r2]
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	001a      	movs	r2, r3
 8009ac0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ac2:	189b      	adds	r3, r3, r2
 8009ac4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	00da      	lsls	r2, r3, #3
 8009acc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ace:	18d3      	adds	r3, r2, r3
 8009ad0:	4ada      	ldr	r2, [pc, #872]	@ (8009e3c <USB_EPStartXfer+0xb1c>)
 8009ad2:	4694      	mov	ip, r2
 8009ad4:	4463      	add	r3, ip
 8009ad6:	667b      	str	r3, [r7, #100]	@ 0x64
 8009ad8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ada:	881b      	ldrh	r3, [r3, #0]
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	059b      	lsls	r3, r3, #22
 8009ae0:	0d9b      	lsrs	r3, r3, #22
 8009ae2:	b29a      	uxth	r2, r3
 8009ae4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ae6:	801a      	strh	r2, [r3, #0]
 8009ae8:	1d7b      	adds	r3, r7, #5
 8009aea:	33ff      	adds	r3, #255	@ 0xff
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d108      	bne.n	8009b04 <USB_EPStartXfer+0x7e4>
 8009af2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009af4:	881b      	ldrh	r3, [r3, #0]
 8009af6:	b29b      	uxth	r3, r3
 8009af8:	4ad1      	ldr	r2, [pc, #836]	@ (8009e40 <USB_EPStartXfer+0xb20>)
 8009afa:	4313      	orrs	r3, r2
 8009afc:	b29a      	uxth	r2, r3
 8009afe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b00:	801a      	strh	r2, [r3, #0]
 8009b02:	e062      	b.n	8009bca <USB_EPStartXfer+0x8aa>
 8009b04:	1d7b      	adds	r3, r7, #5
 8009b06:	33ff      	adds	r3, #255	@ 0xff
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	2b3e      	cmp	r3, #62	@ 0x3e
 8009b0c:	d81f      	bhi.n	8009b4e <USB_EPStartXfer+0x82e>
 8009b0e:	1d7b      	adds	r3, r7, #5
 8009b10:	33ff      	adds	r3, #255	@ 0xff
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	085b      	lsrs	r3, r3, #1
 8009b16:	21f0      	movs	r1, #240	@ 0xf0
 8009b18:	187a      	adds	r2, r7, r1
 8009b1a:	6013      	str	r3, [r2, #0]
 8009b1c:	1d7b      	adds	r3, r7, #5
 8009b1e:	33ff      	adds	r3, #255	@ 0xff
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	2201      	movs	r2, #1
 8009b24:	4013      	ands	r3, r2
 8009b26:	d004      	beq.n	8009b32 <USB_EPStartXfer+0x812>
 8009b28:	187b      	adds	r3, r7, r1
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	187a      	adds	r2, r7, r1
 8009b30:	6013      	str	r3, [r2, #0]
 8009b32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b34:	881b      	ldrh	r3, [r3, #0]
 8009b36:	b29a      	uxth	r2, r3
 8009b38:	23f0      	movs	r3, #240	@ 0xf0
 8009b3a:	18fb      	adds	r3, r7, r3
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	b29b      	uxth	r3, r3
 8009b40:	029b      	lsls	r3, r3, #10
 8009b42:	b29b      	uxth	r3, r3
 8009b44:	4313      	orrs	r3, r2
 8009b46:	b29a      	uxth	r2, r3
 8009b48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b4a:	801a      	strh	r2, [r3, #0]
 8009b4c:	e03d      	b.n	8009bca <USB_EPStartXfer+0x8aa>
 8009b4e:	1d7b      	adds	r3, r7, #5
 8009b50:	33ff      	adds	r3, #255	@ 0xff
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	095b      	lsrs	r3, r3, #5
 8009b56:	21f0      	movs	r1, #240	@ 0xf0
 8009b58:	187a      	adds	r2, r7, r1
 8009b5a:	6013      	str	r3, [r2, #0]
 8009b5c:	1d7b      	adds	r3, r7, #5
 8009b5e:	33ff      	adds	r3, #255	@ 0xff
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	221f      	movs	r2, #31
 8009b64:	4013      	ands	r3, r2
 8009b66:	d104      	bne.n	8009b72 <USB_EPStartXfer+0x852>
 8009b68:	187b      	adds	r3, r7, r1
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	3b01      	subs	r3, #1
 8009b6e:	187a      	adds	r2, r7, r1
 8009b70:	6013      	str	r3, [r2, #0]
 8009b72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b74:	881b      	ldrh	r3, [r3, #0]
 8009b76:	b29a      	uxth	r2, r3
 8009b78:	23f0      	movs	r3, #240	@ 0xf0
 8009b7a:	18fb      	adds	r3, r7, r3
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	029b      	lsls	r3, r3, #10
 8009b82:	b29b      	uxth	r3, r3
 8009b84:	4313      	orrs	r3, r2
 8009b86:	b29b      	uxth	r3, r3
 8009b88:	4aad      	ldr	r2, [pc, #692]	@ (8009e40 <USB_EPStartXfer+0xb20>)
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	b29a      	uxth	r2, r3
 8009b8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b90:	801a      	strh	r2, [r3, #0]
 8009b92:	e01a      	b.n	8009bca <USB_EPStartXfer+0x8aa>
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	785b      	ldrb	r3, [r3, #1]
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d116      	bne.n	8009bca <USB_EPStartXfer+0x8aa>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2250      	movs	r2, #80	@ 0x50
 8009ba0:	5a9b      	ldrh	r3, [r3, r2]
 8009ba2:	b29b      	uxth	r3, r3
 8009ba4:	001a      	movs	r2, r3
 8009ba6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009ba8:	189b      	adds	r3, r3, r2
 8009baa:	673b      	str	r3, [r7, #112]	@ 0x70
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	781b      	ldrb	r3, [r3, #0]
 8009bb0:	00da      	lsls	r2, r3, #3
 8009bb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009bb4:	18d3      	adds	r3, r2, r3
 8009bb6:	4aa1      	ldr	r2, [pc, #644]	@ (8009e3c <USB_EPStartXfer+0xb1c>)
 8009bb8:	4694      	mov	ip, r2
 8009bba:	4463      	add	r3, ip
 8009bbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009bbe:	1d7b      	adds	r3, r7, #5
 8009bc0:	33ff      	adds	r3, #255	@ 0xff
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	b29a      	uxth	r2, r3
 8009bc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bc8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8009bca:	2076      	movs	r0, #118	@ 0x76
 8009bcc:	183b      	adds	r3, r7, r0
 8009bce:	683a      	ldr	r2, [r7, #0]
 8009bd0:	8952      	ldrh	r2, [r2, #10]
 8009bd2:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	6959      	ldr	r1, [r3, #20]
 8009bd8:	1d7b      	adds	r3, r7, #5
 8009bda:	33ff      	adds	r3, #255	@ 0xff
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	b29c      	uxth	r4, r3
 8009be0:	183b      	adds	r3, r7, r0
 8009be2:	881a      	ldrh	r2, [r3, #0]
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	0023      	movs	r3, r4
 8009be8:	f000 fe04 	bl	800a7f4 <USB_WritePMA>
 8009bec:	e0ab      	b.n	8009d46 <USB_EPStartXfer+0xa26>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	785b      	ldrb	r3, [r3, #1]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d000      	beq.n	8009bf8 <USB_EPStartXfer+0x8d8>
 8009bf6:	e070      	b.n	8009cda <USB_EPStartXfer+0x9ba>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2250      	movs	r2, #80	@ 0x50
 8009c00:	5a9b      	ldrh	r3, [r3, r2]
 8009c02:	b29b      	uxth	r3, r3
 8009c04:	001a      	movs	r2, r3
 8009c06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009c08:	189b      	adds	r3, r3, r2
 8009c0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	781b      	ldrb	r3, [r3, #0]
 8009c10:	00da      	lsls	r2, r3, #3
 8009c12:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009c14:	18d3      	adds	r3, r2, r3
 8009c16:	4a8b      	ldr	r2, [pc, #556]	@ (8009e44 <USB_EPStartXfer+0xb24>)
 8009c18:	4694      	mov	ip, r2
 8009c1a:	4463      	add	r3, ip
 8009c1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009c1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c20:	881b      	ldrh	r3, [r3, #0]
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	059b      	lsls	r3, r3, #22
 8009c26:	0d9b      	lsrs	r3, r3, #22
 8009c28:	b29a      	uxth	r2, r3
 8009c2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c2c:	801a      	strh	r2, [r3, #0]
 8009c2e:	1d7b      	adds	r3, r7, #5
 8009c30:	33ff      	adds	r3, #255	@ 0xff
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d108      	bne.n	8009c4a <USB_EPStartXfer+0x92a>
 8009c38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c3a:	881b      	ldrh	r3, [r3, #0]
 8009c3c:	b29b      	uxth	r3, r3
 8009c3e:	4a80      	ldr	r2, [pc, #512]	@ (8009e40 <USB_EPStartXfer+0xb20>)
 8009c40:	4313      	orrs	r3, r2
 8009c42:	b29a      	uxth	r2, r3
 8009c44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c46:	801a      	strh	r2, [r3, #0]
 8009c48:	e06c      	b.n	8009d24 <USB_EPStartXfer+0xa04>
 8009c4a:	1d7b      	adds	r3, r7, #5
 8009c4c:	33ff      	adds	r3, #255	@ 0xff
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	2b3e      	cmp	r3, #62	@ 0x3e
 8009c52:	d81f      	bhi.n	8009c94 <USB_EPStartXfer+0x974>
 8009c54:	1d7b      	adds	r3, r7, #5
 8009c56:	33ff      	adds	r3, #255	@ 0xff
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	085b      	lsrs	r3, r3, #1
 8009c5c:	21ec      	movs	r1, #236	@ 0xec
 8009c5e:	187a      	adds	r2, r7, r1
 8009c60:	6013      	str	r3, [r2, #0]
 8009c62:	1d7b      	adds	r3, r7, #5
 8009c64:	33ff      	adds	r3, #255	@ 0xff
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2201      	movs	r2, #1
 8009c6a:	4013      	ands	r3, r2
 8009c6c:	d004      	beq.n	8009c78 <USB_EPStartXfer+0x958>
 8009c6e:	187b      	adds	r3, r7, r1
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	3301      	adds	r3, #1
 8009c74:	187a      	adds	r2, r7, r1
 8009c76:	6013      	str	r3, [r2, #0]
 8009c78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c7a:	881b      	ldrh	r3, [r3, #0]
 8009c7c:	b29a      	uxth	r2, r3
 8009c7e:	23ec      	movs	r3, #236	@ 0xec
 8009c80:	18fb      	adds	r3, r7, r3
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	b29b      	uxth	r3, r3
 8009c86:	029b      	lsls	r3, r3, #10
 8009c88:	b29b      	uxth	r3, r3
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	b29a      	uxth	r2, r3
 8009c8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c90:	801a      	strh	r2, [r3, #0]
 8009c92:	e047      	b.n	8009d24 <USB_EPStartXfer+0xa04>
 8009c94:	1d7b      	adds	r3, r7, #5
 8009c96:	33ff      	adds	r3, #255	@ 0xff
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	095b      	lsrs	r3, r3, #5
 8009c9c:	21ec      	movs	r1, #236	@ 0xec
 8009c9e:	187a      	adds	r2, r7, r1
 8009ca0:	6013      	str	r3, [r2, #0]
 8009ca2:	1d7b      	adds	r3, r7, #5
 8009ca4:	33ff      	adds	r3, #255	@ 0xff
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	221f      	movs	r2, #31
 8009caa:	4013      	ands	r3, r2
 8009cac:	d104      	bne.n	8009cb8 <USB_EPStartXfer+0x998>
 8009cae:	187b      	adds	r3, r7, r1
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	3b01      	subs	r3, #1
 8009cb4:	187a      	adds	r2, r7, r1
 8009cb6:	6013      	str	r3, [r2, #0]
 8009cb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009cba:	881b      	ldrh	r3, [r3, #0]
 8009cbc:	b29a      	uxth	r2, r3
 8009cbe:	23ec      	movs	r3, #236	@ 0xec
 8009cc0:	18fb      	adds	r3, r7, r3
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	029b      	lsls	r3, r3, #10
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	b29b      	uxth	r3, r3
 8009cce:	4a5c      	ldr	r2, [pc, #368]	@ (8009e40 <USB_EPStartXfer+0xb20>)
 8009cd0:	4313      	orrs	r3, r2
 8009cd2:	b29a      	uxth	r2, r3
 8009cd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009cd6:	801a      	strh	r2, [r3, #0]
 8009cd8:	e024      	b.n	8009d24 <USB_EPStartXfer+0xa04>
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	785b      	ldrb	r3, [r3, #1]
 8009cde:	2b01      	cmp	r3, #1
 8009ce0:	d120      	bne.n	8009d24 <USB_EPStartXfer+0xa04>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2184      	movs	r1, #132	@ 0x84
 8009ce6:	187a      	adds	r2, r7, r1
 8009ce8:	6013      	str	r3, [r2, #0]
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2250      	movs	r2, #80	@ 0x50
 8009cee:	5a9b      	ldrh	r3, [r3, r2]
 8009cf0:	b29b      	uxth	r3, r3
 8009cf2:	001a      	movs	r2, r3
 8009cf4:	187b      	adds	r3, r7, r1
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	189b      	adds	r3, r3, r2
 8009cfa:	187a      	adds	r2, r7, r1
 8009cfc:	6013      	str	r3, [r2, #0]
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	781b      	ldrb	r3, [r3, #0]
 8009d02:	00da      	lsls	r2, r3, #3
 8009d04:	187b      	adds	r3, r7, r1
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	18d3      	adds	r3, r2, r3
 8009d0a:	4a4e      	ldr	r2, [pc, #312]	@ (8009e44 <USB_EPStartXfer+0xb24>)
 8009d0c:	4694      	mov	ip, r2
 8009d0e:	4463      	add	r3, ip
 8009d10:	2180      	movs	r1, #128	@ 0x80
 8009d12:	187a      	adds	r2, r7, r1
 8009d14:	6013      	str	r3, [r2, #0]
 8009d16:	1d7b      	adds	r3, r7, #5
 8009d18:	33ff      	adds	r3, #255	@ 0xff
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	b29a      	uxth	r2, r3
 8009d1e:	187b      	adds	r3, r7, r1
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009d24:	2076      	movs	r0, #118	@ 0x76
 8009d26:	183b      	adds	r3, r7, r0
 8009d28:	683a      	ldr	r2, [r7, #0]
 8009d2a:	8912      	ldrh	r2, [r2, #8]
 8009d2c:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	6959      	ldr	r1, [r3, #20]
 8009d32:	1d7b      	adds	r3, r7, #5
 8009d34:	33ff      	adds	r3, #255	@ 0xff
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	b29c      	uxth	r4, r3
 8009d3a:	183b      	adds	r3, r7, r0
 8009d3c:	881a      	ldrh	r2, [r3, #0]
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	0023      	movs	r3, r4
 8009d42:	f000 fd57 	bl	800a7f4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009d46:	687a      	ldr	r2, [r7, #4]
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	781b      	ldrb	r3, [r3, #0]
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	18d3      	adds	r3, r2, r3
 8009d50:	881b      	ldrh	r3, [r3, #0]
 8009d52:	b29a      	uxth	r2, r3
 8009d54:	200a      	movs	r0, #10
 8009d56:	183b      	adds	r3, r7, r0
 8009d58:	493b      	ldr	r1, [pc, #236]	@ (8009e48 <USB_EPStartXfer+0xb28>)
 8009d5a:	400a      	ands	r2, r1
 8009d5c:	801a      	strh	r2, [r3, #0]
 8009d5e:	183b      	adds	r3, r7, r0
 8009d60:	183a      	adds	r2, r7, r0
 8009d62:	8812      	ldrh	r2, [r2, #0]
 8009d64:	2110      	movs	r1, #16
 8009d66:	404a      	eors	r2, r1
 8009d68:	801a      	strh	r2, [r3, #0]
 8009d6a:	183b      	adds	r3, r7, r0
 8009d6c:	183a      	adds	r2, r7, r0
 8009d6e:	8812      	ldrh	r2, [r2, #0]
 8009d70:	2120      	movs	r1, #32
 8009d72:	404a      	eors	r2, r1
 8009d74:	801a      	strh	r2, [r3, #0]
 8009d76:	687a      	ldr	r2, [r7, #4]
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	009b      	lsls	r3, r3, #2
 8009d7e:	18d3      	adds	r3, r2, r3
 8009d80:	183a      	adds	r2, r7, r0
 8009d82:	8812      	ldrh	r2, [r2, #0]
 8009d84:	4931      	ldr	r1, [pc, #196]	@ (8009e4c <USB_EPStartXfer+0xb2c>)
 8009d86:	430a      	orrs	r2, r1
 8009d88:	b292      	uxth	r2, r2
 8009d8a:	801a      	strh	r2, [r3, #0]
 8009d8c:	f000 fbe9 	bl	800a562 <USB_EPStartXfer+0x1242>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	7b1b      	ldrb	r3, [r3, #12]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d000      	beq.n	8009d9a <USB_EPStartXfer+0xa7a>
 8009d98:	e0a8      	b.n	8009eec <USB_EPStartXfer+0xbcc>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	699a      	ldr	r2, [r3, #24]
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	691b      	ldr	r3, [r3, #16]
 8009da2:	429a      	cmp	r2, r3
 8009da4:	d90d      	bls.n	8009dc2 <USB_EPStartXfer+0xaa2>
      {
        len = ep->maxpacket;
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	691b      	ldr	r3, [r3, #16]
 8009daa:	1d7a      	adds	r2, r7, #5
 8009dac:	32ff      	adds	r2, #255	@ 0xff
 8009dae:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	699a      	ldr	r2, [r3, #24]
 8009db4:	1d7b      	adds	r3, r7, #5
 8009db6:	33ff      	adds	r3, #255	@ 0xff
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	1ad2      	subs	r2, r2, r3
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	619a      	str	r2, [r3, #24]
 8009dc0:	e007      	b.n	8009dd2 <USB_EPStartXfer+0xab2>
      }
      else
      {
        len = ep->xfer_len;
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	699b      	ldr	r3, [r3, #24]
 8009dc6:	1d7a      	adds	r2, r7, #5
 8009dc8:	32ff      	adds	r2, #255	@ 0xff
 8009dca:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2190      	movs	r1, #144	@ 0x90
 8009dd6:	187a      	adds	r2, r7, r1
 8009dd8:	6013      	str	r3, [r2, #0]
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2250      	movs	r2, #80	@ 0x50
 8009dde:	5a9b      	ldrh	r3, [r3, r2]
 8009de0:	b29b      	uxth	r3, r3
 8009de2:	001a      	movs	r2, r3
 8009de4:	187b      	adds	r3, r7, r1
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	189b      	adds	r3, r3, r2
 8009dea:	187a      	adds	r2, r7, r1
 8009dec:	6013      	str	r3, [r2, #0]
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	00da      	lsls	r2, r3, #3
 8009df4:	187b      	adds	r3, r7, r1
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	18d3      	adds	r3, r2, r3
 8009dfa:	4a10      	ldr	r2, [pc, #64]	@ (8009e3c <USB_EPStartXfer+0xb1c>)
 8009dfc:	4694      	mov	ip, r2
 8009dfe:	4463      	add	r3, ip
 8009e00:	218c      	movs	r1, #140	@ 0x8c
 8009e02:	187a      	adds	r2, r7, r1
 8009e04:	6013      	str	r3, [r2, #0]
 8009e06:	187b      	adds	r3, r7, r1
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	881b      	ldrh	r3, [r3, #0]
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	059b      	lsls	r3, r3, #22
 8009e10:	0d9b      	lsrs	r3, r3, #22
 8009e12:	b29a      	uxth	r2, r3
 8009e14:	187b      	adds	r3, r7, r1
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	801a      	strh	r2, [r3, #0]
 8009e1a:	1d7b      	adds	r3, r7, #5
 8009e1c:	33ff      	adds	r3, #255	@ 0xff
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d115      	bne.n	8009e50 <USB_EPStartXfer+0xb30>
 8009e24:	187b      	adds	r3, r7, r1
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	881b      	ldrh	r3, [r3, #0]
 8009e2a:	b29b      	uxth	r3, r3
 8009e2c:	4a04      	ldr	r2, [pc, #16]	@ (8009e40 <USB_EPStartXfer+0xb20>)
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	b29a      	uxth	r2, r3
 8009e32:	187b      	adds	r3, r7, r1
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	801a      	strh	r2, [r3, #0]
 8009e38:	e36e      	b.n	800a518 <USB_EPStartXfer+0x11f8>
 8009e3a:	46c0      	nop			@ (mov r8, r8)
 8009e3c:	00000406 	.word	0x00000406
 8009e40:	ffff8000 	.word	0xffff8000
 8009e44:	00000402 	.word	0x00000402
 8009e48:	ffff8fbf 	.word	0xffff8fbf
 8009e4c:	ffff8080 	.word	0xffff8080
 8009e50:	1d7b      	adds	r3, r7, #5
 8009e52:	33ff      	adds	r3, #255	@ 0xff
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	2b3e      	cmp	r3, #62	@ 0x3e
 8009e58:	d822      	bhi.n	8009ea0 <USB_EPStartXfer+0xb80>
 8009e5a:	1d7b      	adds	r3, r7, #5
 8009e5c:	33ff      	adds	r3, #255	@ 0xff
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	085b      	lsrs	r3, r3, #1
 8009e62:	21e8      	movs	r1, #232	@ 0xe8
 8009e64:	187a      	adds	r2, r7, r1
 8009e66:	6013      	str	r3, [r2, #0]
 8009e68:	1d7b      	adds	r3, r7, #5
 8009e6a:	33ff      	adds	r3, #255	@ 0xff
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	2201      	movs	r2, #1
 8009e70:	4013      	ands	r3, r2
 8009e72:	d004      	beq.n	8009e7e <USB_EPStartXfer+0xb5e>
 8009e74:	187b      	adds	r3, r7, r1
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	3301      	adds	r3, #1
 8009e7a:	187a      	adds	r2, r7, r1
 8009e7c:	6013      	str	r3, [r2, #0]
 8009e7e:	218c      	movs	r1, #140	@ 0x8c
 8009e80:	187b      	adds	r3, r7, r1
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	881b      	ldrh	r3, [r3, #0]
 8009e86:	b29a      	uxth	r2, r3
 8009e88:	23e8      	movs	r3, #232	@ 0xe8
 8009e8a:	18fb      	adds	r3, r7, r3
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	b29b      	uxth	r3, r3
 8009e90:	029b      	lsls	r3, r3, #10
 8009e92:	b29b      	uxth	r3, r3
 8009e94:	4313      	orrs	r3, r2
 8009e96:	b29a      	uxth	r2, r3
 8009e98:	187b      	adds	r3, r7, r1
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	801a      	strh	r2, [r3, #0]
 8009e9e:	e33b      	b.n	800a518 <USB_EPStartXfer+0x11f8>
 8009ea0:	1d7b      	adds	r3, r7, #5
 8009ea2:	33ff      	adds	r3, #255	@ 0xff
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	095b      	lsrs	r3, r3, #5
 8009ea8:	21e8      	movs	r1, #232	@ 0xe8
 8009eaa:	187a      	adds	r2, r7, r1
 8009eac:	6013      	str	r3, [r2, #0]
 8009eae:	1d7b      	adds	r3, r7, #5
 8009eb0:	33ff      	adds	r3, #255	@ 0xff
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	221f      	movs	r2, #31
 8009eb6:	4013      	ands	r3, r2
 8009eb8:	d104      	bne.n	8009ec4 <USB_EPStartXfer+0xba4>
 8009eba:	187b      	adds	r3, r7, r1
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	3b01      	subs	r3, #1
 8009ec0:	187a      	adds	r2, r7, r1
 8009ec2:	6013      	str	r3, [r2, #0]
 8009ec4:	218c      	movs	r1, #140	@ 0x8c
 8009ec6:	187b      	adds	r3, r7, r1
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	881b      	ldrh	r3, [r3, #0]
 8009ecc:	b29a      	uxth	r2, r3
 8009ece:	23e8      	movs	r3, #232	@ 0xe8
 8009ed0:	18fb      	adds	r3, r7, r3
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	029b      	lsls	r3, r3, #10
 8009ed8:	b29b      	uxth	r3, r3
 8009eda:	4313      	orrs	r3, r2
 8009edc:	b29b      	uxth	r3, r3
 8009ede:	4ad7      	ldr	r2, [pc, #860]	@ (800a23c <USB_EPStartXfer+0xf1c>)
 8009ee0:	4313      	orrs	r3, r2
 8009ee2:	b29a      	uxth	r2, r3
 8009ee4:	187b      	adds	r3, r7, r1
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	801a      	strh	r2, [r3, #0]
 8009eea:	e315      	b.n	800a518 <USB_EPStartXfer+0x11f8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	78db      	ldrb	r3, [r3, #3]
 8009ef0:	2b02      	cmp	r3, #2
 8009ef2:	d000      	beq.n	8009ef6 <USB_EPStartXfer+0xbd6>
 8009ef4:	e189      	b.n	800a20a <USB_EPStartXfer+0xeea>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	785b      	ldrb	r3, [r3, #1]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d000      	beq.n	8009f00 <USB_EPStartXfer+0xbe0>
 8009efe:	e07b      	b.n	8009ff8 <USB_EPStartXfer+0xcd8>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	21ac      	movs	r1, #172	@ 0xac
 8009f04:	187a      	adds	r2, r7, r1
 8009f06:	6013      	str	r3, [r2, #0]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2250      	movs	r2, #80	@ 0x50
 8009f0c:	5a9b      	ldrh	r3, [r3, r2]
 8009f0e:	b29b      	uxth	r3, r3
 8009f10:	001a      	movs	r2, r3
 8009f12:	187b      	adds	r3, r7, r1
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	189b      	adds	r3, r3, r2
 8009f18:	187a      	adds	r2, r7, r1
 8009f1a:	6013      	str	r3, [r2, #0]
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	781b      	ldrb	r3, [r3, #0]
 8009f20:	00da      	lsls	r2, r3, #3
 8009f22:	187b      	adds	r3, r7, r1
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	18d3      	adds	r3, r2, r3
 8009f28:	4ac5      	ldr	r2, [pc, #788]	@ (800a240 <USB_EPStartXfer+0xf20>)
 8009f2a:	4694      	mov	ip, r2
 8009f2c:	4463      	add	r3, ip
 8009f2e:	21a8      	movs	r1, #168	@ 0xa8
 8009f30:	187a      	adds	r2, r7, r1
 8009f32:	6013      	str	r3, [r2, #0]
 8009f34:	187b      	adds	r3, r7, r1
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	881b      	ldrh	r3, [r3, #0]
 8009f3a:	b29b      	uxth	r3, r3
 8009f3c:	059b      	lsls	r3, r3, #22
 8009f3e:	0d9b      	lsrs	r3, r3, #22
 8009f40:	b29a      	uxth	r2, r3
 8009f42:	187b      	adds	r3, r7, r1
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	801a      	strh	r2, [r3, #0]
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	691b      	ldr	r3, [r3, #16]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d10a      	bne.n	8009f66 <USB_EPStartXfer+0xc46>
 8009f50:	187b      	adds	r3, r7, r1
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	881b      	ldrh	r3, [r3, #0]
 8009f56:	b29b      	uxth	r3, r3
 8009f58:	4ab8      	ldr	r2, [pc, #736]	@ (800a23c <USB_EPStartXfer+0xf1c>)
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	b29a      	uxth	r2, r3
 8009f5e:	187b      	adds	r3, r7, r1
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	801a      	strh	r2, [r3, #0]
 8009f64:	e06c      	b.n	800a040 <USB_EPStartXfer+0xd20>
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	691b      	ldr	r3, [r3, #16]
 8009f6a:	2b3e      	cmp	r3, #62	@ 0x3e
 8009f6c:	d820      	bhi.n	8009fb0 <USB_EPStartXfer+0xc90>
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	691b      	ldr	r3, [r3, #16]
 8009f72:	085b      	lsrs	r3, r3, #1
 8009f74:	21e4      	movs	r1, #228	@ 0xe4
 8009f76:	187a      	adds	r2, r7, r1
 8009f78:	6013      	str	r3, [r2, #0]
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	691b      	ldr	r3, [r3, #16]
 8009f7e:	2201      	movs	r2, #1
 8009f80:	4013      	ands	r3, r2
 8009f82:	d004      	beq.n	8009f8e <USB_EPStartXfer+0xc6e>
 8009f84:	187b      	adds	r3, r7, r1
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	3301      	adds	r3, #1
 8009f8a:	187a      	adds	r2, r7, r1
 8009f8c:	6013      	str	r3, [r2, #0]
 8009f8e:	21a8      	movs	r1, #168	@ 0xa8
 8009f90:	187b      	adds	r3, r7, r1
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	881b      	ldrh	r3, [r3, #0]
 8009f96:	b29a      	uxth	r2, r3
 8009f98:	23e4      	movs	r3, #228	@ 0xe4
 8009f9a:	18fb      	adds	r3, r7, r3
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	b29b      	uxth	r3, r3
 8009fa0:	029b      	lsls	r3, r3, #10
 8009fa2:	b29b      	uxth	r3, r3
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	b29a      	uxth	r2, r3
 8009fa8:	187b      	adds	r3, r7, r1
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	801a      	strh	r2, [r3, #0]
 8009fae:	e047      	b.n	800a040 <USB_EPStartXfer+0xd20>
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	691b      	ldr	r3, [r3, #16]
 8009fb4:	095b      	lsrs	r3, r3, #5
 8009fb6:	21e4      	movs	r1, #228	@ 0xe4
 8009fb8:	187a      	adds	r2, r7, r1
 8009fba:	6013      	str	r3, [r2, #0]
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	691b      	ldr	r3, [r3, #16]
 8009fc0:	221f      	movs	r2, #31
 8009fc2:	4013      	ands	r3, r2
 8009fc4:	d104      	bne.n	8009fd0 <USB_EPStartXfer+0xcb0>
 8009fc6:	187b      	adds	r3, r7, r1
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	3b01      	subs	r3, #1
 8009fcc:	187a      	adds	r2, r7, r1
 8009fce:	6013      	str	r3, [r2, #0]
 8009fd0:	21a8      	movs	r1, #168	@ 0xa8
 8009fd2:	187b      	adds	r3, r7, r1
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	881b      	ldrh	r3, [r3, #0]
 8009fd8:	b29a      	uxth	r2, r3
 8009fda:	23e4      	movs	r3, #228	@ 0xe4
 8009fdc:	18fb      	adds	r3, r7, r3
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	b29b      	uxth	r3, r3
 8009fe2:	029b      	lsls	r3, r3, #10
 8009fe4:	b29b      	uxth	r3, r3
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	b29b      	uxth	r3, r3
 8009fea:	4a94      	ldr	r2, [pc, #592]	@ (800a23c <USB_EPStartXfer+0xf1c>)
 8009fec:	4313      	orrs	r3, r2
 8009fee:	b29a      	uxth	r2, r3
 8009ff0:	187b      	adds	r3, r7, r1
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	801a      	strh	r2, [r3, #0]
 8009ff6:	e023      	b.n	800a040 <USB_EPStartXfer+0xd20>
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	785b      	ldrb	r3, [r3, #1]
 8009ffc:	2b01      	cmp	r3, #1
 8009ffe:	d11f      	bne.n	800a040 <USB_EPStartXfer+0xd20>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	21b4      	movs	r1, #180	@ 0xb4
 800a004:	187a      	adds	r2, r7, r1
 800a006:	6013      	str	r3, [r2, #0]
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2250      	movs	r2, #80	@ 0x50
 800a00c:	5a9b      	ldrh	r3, [r3, r2]
 800a00e:	b29b      	uxth	r3, r3
 800a010:	001a      	movs	r2, r3
 800a012:	187b      	adds	r3, r7, r1
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	189b      	adds	r3, r3, r2
 800a018:	187a      	adds	r2, r7, r1
 800a01a:	6013      	str	r3, [r2, #0]
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	781b      	ldrb	r3, [r3, #0]
 800a020:	00da      	lsls	r2, r3, #3
 800a022:	187b      	adds	r3, r7, r1
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	18d3      	adds	r3, r2, r3
 800a028:	4a85      	ldr	r2, [pc, #532]	@ (800a240 <USB_EPStartXfer+0xf20>)
 800a02a:	4694      	mov	ip, r2
 800a02c:	4463      	add	r3, ip
 800a02e:	21b0      	movs	r1, #176	@ 0xb0
 800a030:	187a      	adds	r2, r7, r1
 800a032:	6013      	str	r3, [r2, #0]
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	691b      	ldr	r3, [r3, #16]
 800a038:	b29a      	uxth	r2, r3
 800a03a:	187b      	adds	r3, r7, r1
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	801a      	strh	r2, [r3, #0]
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	22a4      	movs	r2, #164	@ 0xa4
 800a044:	18ba      	adds	r2, r7, r2
 800a046:	6013      	str	r3, [r2, #0]
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	785b      	ldrb	r3, [r3, #1]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d000      	beq.n	800a052 <USB_EPStartXfer+0xd32>
 800a050:	e07b      	b.n	800a14a <USB_EPStartXfer+0xe2a>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	219c      	movs	r1, #156	@ 0x9c
 800a056:	187a      	adds	r2, r7, r1
 800a058:	6013      	str	r3, [r2, #0]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2250      	movs	r2, #80	@ 0x50
 800a05e:	5a9b      	ldrh	r3, [r3, r2]
 800a060:	b29b      	uxth	r3, r3
 800a062:	001a      	movs	r2, r3
 800a064:	187b      	adds	r3, r7, r1
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	189b      	adds	r3, r3, r2
 800a06a:	187a      	adds	r2, r7, r1
 800a06c:	6013      	str	r3, [r2, #0]
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	00da      	lsls	r2, r3, #3
 800a074:	187b      	adds	r3, r7, r1
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	18d3      	adds	r3, r2, r3
 800a07a:	4a72      	ldr	r2, [pc, #456]	@ (800a244 <USB_EPStartXfer+0xf24>)
 800a07c:	4694      	mov	ip, r2
 800a07e:	4463      	add	r3, ip
 800a080:	2198      	movs	r1, #152	@ 0x98
 800a082:	187a      	adds	r2, r7, r1
 800a084:	6013      	str	r3, [r2, #0]
 800a086:	187b      	adds	r3, r7, r1
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	881b      	ldrh	r3, [r3, #0]
 800a08c:	b29b      	uxth	r3, r3
 800a08e:	059b      	lsls	r3, r3, #22
 800a090:	0d9b      	lsrs	r3, r3, #22
 800a092:	b29a      	uxth	r2, r3
 800a094:	187b      	adds	r3, r7, r1
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	801a      	strh	r2, [r3, #0]
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	691b      	ldr	r3, [r3, #16]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d10a      	bne.n	800a0b8 <USB_EPStartXfer+0xd98>
 800a0a2:	187b      	adds	r3, r7, r1
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	881b      	ldrh	r3, [r3, #0]
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	4a64      	ldr	r2, [pc, #400]	@ (800a23c <USB_EPStartXfer+0xf1c>)
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	b29a      	uxth	r2, r3
 800a0b0:	187b      	adds	r3, r7, r1
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	801a      	strh	r2, [r3, #0]
 800a0b6:	e069      	b.n	800a18c <USB_EPStartXfer+0xe6c>
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	691b      	ldr	r3, [r3, #16]
 800a0bc:	2b3e      	cmp	r3, #62	@ 0x3e
 800a0be:	d820      	bhi.n	800a102 <USB_EPStartXfer+0xde2>
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	691b      	ldr	r3, [r3, #16]
 800a0c4:	085b      	lsrs	r3, r3, #1
 800a0c6:	21e0      	movs	r1, #224	@ 0xe0
 800a0c8:	187a      	adds	r2, r7, r1
 800a0ca:	6013      	str	r3, [r2, #0]
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	691b      	ldr	r3, [r3, #16]
 800a0d0:	2201      	movs	r2, #1
 800a0d2:	4013      	ands	r3, r2
 800a0d4:	d004      	beq.n	800a0e0 <USB_EPStartXfer+0xdc0>
 800a0d6:	187b      	adds	r3, r7, r1
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	3301      	adds	r3, #1
 800a0dc:	187a      	adds	r2, r7, r1
 800a0de:	6013      	str	r3, [r2, #0]
 800a0e0:	2198      	movs	r1, #152	@ 0x98
 800a0e2:	187b      	adds	r3, r7, r1
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	881b      	ldrh	r3, [r3, #0]
 800a0e8:	b29a      	uxth	r2, r3
 800a0ea:	23e0      	movs	r3, #224	@ 0xe0
 800a0ec:	18fb      	adds	r3, r7, r3
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	b29b      	uxth	r3, r3
 800a0f2:	029b      	lsls	r3, r3, #10
 800a0f4:	b29b      	uxth	r3, r3
 800a0f6:	4313      	orrs	r3, r2
 800a0f8:	b29a      	uxth	r2, r3
 800a0fa:	187b      	adds	r3, r7, r1
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	801a      	strh	r2, [r3, #0]
 800a100:	e044      	b.n	800a18c <USB_EPStartXfer+0xe6c>
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	691b      	ldr	r3, [r3, #16]
 800a106:	095b      	lsrs	r3, r3, #5
 800a108:	21e0      	movs	r1, #224	@ 0xe0
 800a10a:	187a      	adds	r2, r7, r1
 800a10c:	6013      	str	r3, [r2, #0]
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	691b      	ldr	r3, [r3, #16]
 800a112:	221f      	movs	r2, #31
 800a114:	4013      	ands	r3, r2
 800a116:	d104      	bne.n	800a122 <USB_EPStartXfer+0xe02>
 800a118:	187b      	adds	r3, r7, r1
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	3b01      	subs	r3, #1
 800a11e:	187a      	adds	r2, r7, r1
 800a120:	6013      	str	r3, [r2, #0]
 800a122:	2198      	movs	r1, #152	@ 0x98
 800a124:	187b      	adds	r3, r7, r1
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	881b      	ldrh	r3, [r3, #0]
 800a12a:	b29a      	uxth	r2, r3
 800a12c:	23e0      	movs	r3, #224	@ 0xe0
 800a12e:	18fb      	adds	r3, r7, r3
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	b29b      	uxth	r3, r3
 800a134:	029b      	lsls	r3, r3, #10
 800a136:	b29b      	uxth	r3, r3
 800a138:	4313      	orrs	r3, r2
 800a13a:	b29b      	uxth	r3, r3
 800a13c:	4a3f      	ldr	r2, [pc, #252]	@ (800a23c <USB_EPStartXfer+0xf1c>)
 800a13e:	4313      	orrs	r3, r2
 800a140:	b29a      	uxth	r2, r3
 800a142:	187b      	adds	r3, r7, r1
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	801a      	strh	r2, [r3, #0]
 800a148:	e020      	b.n	800a18c <USB_EPStartXfer+0xe6c>
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	785b      	ldrb	r3, [r3, #1]
 800a14e:	2b01      	cmp	r3, #1
 800a150:	d11c      	bne.n	800a18c <USB_EPStartXfer+0xe6c>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2250      	movs	r2, #80	@ 0x50
 800a156:	5a9b      	ldrh	r3, [r3, r2]
 800a158:	b29b      	uxth	r3, r3
 800a15a:	001a      	movs	r2, r3
 800a15c:	21a4      	movs	r1, #164	@ 0xa4
 800a15e:	187b      	adds	r3, r7, r1
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	189b      	adds	r3, r3, r2
 800a164:	187a      	adds	r2, r7, r1
 800a166:	6013      	str	r3, [r2, #0]
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	781b      	ldrb	r3, [r3, #0]
 800a16c:	00da      	lsls	r2, r3, #3
 800a16e:	187b      	adds	r3, r7, r1
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	18d3      	adds	r3, r2, r3
 800a174:	4a33      	ldr	r2, [pc, #204]	@ (800a244 <USB_EPStartXfer+0xf24>)
 800a176:	4694      	mov	ip, r2
 800a178:	4463      	add	r3, ip
 800a17a:	21a0      	movs	r1, #160	@ 0xa0
 800a17c:	187a      	adds	r2, r7, r1
 800a17e:	6013      	str	r3, [r2, #0]
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	691b      	ldr	r3, [r3, #16]
 800a184:	b29a      	uxth	r2, r3
 800a186:	187b      	adds	r3, r7, r1
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	69db      	ldr	r3, [r3, #28]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d100      	bne.n	800a196 <USB_EPStartXfer+0xe76>
 800a194:	e1c0      	b.n	800a518 <USB_EPStartXfer+0x11f8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a196:	687a      	ldr	r2, [r7, #4]
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	781b      	ldrb	r3, [r3, #0]
 800a19c:	009b      	lsls	r3, r3, #2
 800a19e:	18d2      	adds	r2, r2, r3
 800a1a0:	2196      	movs	r1, #150	@ 0x96
 800a1a2:	187b      	adds	r3, r7, r1
 800a1a4:	8812      	ldrh	r2, [r2, #0]
 800a1a6:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a1a8:	187b      	adds	r3, r7, r1
 800a1aa:	881a      	ldrh	r2, [r3, #0]
 800a1ac:	2380      	movs	r3, #128	@ 0x80
 800a1ae:	01db      	lsls	r3, r3, #7
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	d004      	beq.n	800a1be <USB_EPStartXfer+0xe9e>
 800a1b4:	187b      	adds	r3, r7, r1
 800a1b6:	881b      	ldrh	r3, [r3, #0]
 800a1b8:	2240      	movs	r2, #64	@ 0x40
 800a1ba:	4013      	ands	r3, r2
 800a1bc:	d10d      	bne.n	800a1da <USB_EPStartXfer+0xeba>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a1be:	2196      	movs	r1, #150	@ 0x96
 800a1c0:	187b      	adds	r3, r7, r1
 800a1c2:	881a      	ldrh	r2, [r3, #0]
 800a1c4:	2380      	movs	r3, #128	@ 0x80
 800a1c6:	01db      	lsls	r3, r3, #7
 800a1c8:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a1ca:	d000      	beq.n	800a1ce <USB_EPStartXfer+0xeae>
 800a1cc:	e1a4      	b.n	800a518 <USB_EPStartXfer+0x11f8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a1ce:	187b      	adds	r3, r7, r1
 800a1d0:	881b      	ldrh	r3, [r3, #0]
 800a1d2:	2240      	movs	r2, #64	@ 0x40
 800a1d4:	4013      	ands	r3, r2
 800a1d6:	d000      	beq.n	800a1da <USB_EPStartXfer+0xeba>
 800a1d8:	e19e      	b.n	800a518 <USB_EPStartXfer+0x11f8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a1da:	687a      	ldr	r2, [r7, #4]
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	009b      	lsls	r3, r3, #2
 800a1e2:	18d3      	adds	r3, r2, r3
 800a1e4:	881b      	ldrh	r3, [r3, #0]
 800a1e6:	b29a      	uxth	r2, r3
 800a1e8:	2094      	movs	r0, #148	@ 0x94
 800a1ea:	183b      	adds	r3, r7, r0
 800a1ec:	4916      	ldr	r1, [pc, #88]	@ (800a248 <USB_EPStartXfer+0xf28>)
 800a1ee:	400a      	ands	r2, r1
 800a1f0:	801a      	strh	r2, [r3, #0]
 800a1f2:	687a      	ldr	r2, [r7, #4]
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	781b      	ldrb	r3, [r3, #0]
 800a1f8:	009b      	lsls	r3, r3, #2
 800a1fa:	18d3      	adds	r3, r2, r3
 800a1fc:	183a      	adds	r2, r7, r0
 800a1fe:	8812      	ldrh	r2, [r2, #0]
 800a200:	4912      	ldr	r1, [pc, #72]	@ (800a24c <USB_EPStartXfer+0xf2c>)
 800a202:	430a      	orrs	r2, r1
 800a204:	b292      	uxth	r2, r2
 800a206:	801a      	strh	r2, [r3, #0]
 800a208:	e186      	b.n	800a518 <USB_EPStartXfer+0x11f8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	78db      	ldrb	r3, [r3, #3]
 800a20e:	2b01      	cmp	r3, #1
 800a210:	d000      	beq.n	800a214 <USB_EPStartXfer+0xef4>
 800a212:	e17f      	b.n	800a514 <USB_EPStartXfer+0x11f4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	699a      	ldr	r2, [r3, #24]
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	691b      	ldr	r3, [r3, #16]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d917      	bls.n	800a250 <USB_EPStartXfer+0xf30>
        {
          len = ep->maxpacket;
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	1d7a      	adds	r2, r7, #5
 800a226:	32ff      	adds	r2, #255	@ 0xff
 800a228:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	699a      	ldr	r2, [r3, #24]
 800a22e:	1d7b      	adds	r3, r7, #5
 800a230:	33ff      	adds	r3, #255	@ 0xff
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	1ad2      	subs	r2, r2, r3
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	619a      	str	r2, [r3, #24]
 800a23a:	e011      	b.n	800a260 <USB_EPStartXfer+0xf40>
 800a23c:	ffff8000 	.word	0xffff8000
 800a240:	00000402 	.word	0x00000402
 800a244:	00000406 	.word	0x00000406
 800a248:	ffff8f8f 	.word	0xffff8f8f
 800a24c:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	699b      	ldr	r3, [r3, #24]
 800a254:	1d7a      	adds	r2, r7, #5
 800a256:	32ff      	adds	r2, #255	@ 0xff
 800a258:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	2200      	movs	r2, #0
 800a25e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	785b      	ldrb	r3, [r3, #1]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d000      	beq.n	800a26a <USB_EPStartXfer+0xf4a>
 800a268:	e081      	b.n	800a36e <USB_EPStartXfer+0x104e>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	21cc      	movs	r1, #204	@ 0xcc
 800a26e:	187a      	adds	r2, r7, r1
 800a270:	6013      	str	r3, [r2, #0]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2250      	movs	r2, #80	@ 0x50
 800a276:	5a9b      	ldrh	r3, [r3, r2]
 800a278:	b29b      	uxth	r3, r3
 800a27a:	001a      	movs	r2, r3
 800a27c:	187b      	adds	r3, r7, r1
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	189b      	adds	r3, r3, r2
 800a282:	187a      	adds	r2, r7, r1
 800a284:	6013      	str	r3, [r2, #0]
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	781b      	ldrb	r3, [r3, #0]
 800a28a:	00da      	lsls	r2, r3, #3
 800a28c:	187b      	adds	r3, r7, r1
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	18d3      	adds	r3, r2, r3
 800a292:	4ab6      	ldr	r2, [pc, #728]	@ (800a56c <USB_EPStartXfer+0x124c>)
 800a294:	4694      	mov	ip, r2
 800a296:	4463      	add	r3, ip
 800a298:	21c8      	movs	r1, #200	@ 0xc8
 800a29a:	187a      	adds	r2, r7, r1
 800a29c:	6013      	str	r3, [r2, #0]
 800a29e:	187b      	adds	r3, r7, r1
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	881b      	ldrh	r3, [r3, #0]
 800a2a4:	b29b      	uxth	r3, r3
 800a2a6:	059b      	lsls	r3, r3, #22
 800a2a8:	0d9b      	lsrs	r3, r3, #22
 800a2aa:	b29a      	uxth	r2, r3
 800a2ac:	187b      	adds	r3, r7, r1
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	801a      	strh	r2, [r3, #0]
 800a2b2:	1d7b      	adds	r3, r7, #5
 800a2b4:	33ff      	adds	r3, #255	@ 0xff
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d10a      	bne.n	800a2d2 <USB_EPStartXfer+0xfb2>
 800a2bc:	187b      	adds	r3, r7, r1
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	881b      	ldrh	r3, [r3, #0]
 800a2c2:	b29b      	uxth	r3, r3
 800a2c4:	4aaa      	ldr	r2, [pc, #680]	@ (800a570 <USB_EPStartXfer+0x1250>)
 800a2c6:	4313      	orrs	r3, r2
 800a2c8:	b29a      	uxth	r2, r3
 800a2ca:	187b      	adds	r3, r7, r1
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	801a      	strh	r2, [r3, #0]
 800a2d0:	e072      	b.n	800a3b8 <USB_EPStartXfer+0x1098>
 800a2d2:	1d7b      	adds	r3, r7, #5
 800a2d4:	33ff      	adds	r3, #255	@ 0xff
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	2b3e      	cmp	r3, #62	@ 0x3e
 800a2da:	d822      	bhi.n	800a322 <USB_EPStartXfer+0x1002>
 800a2dc:	1d7b      	adds	r3, r7, #5
 800a2de:	33ff      	adds	r3, #255	@ 0xff
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	085b      	lsrs	r3, r3, #1
 800a2e4:	21dc      	movs	r1, #220	@ 0xdc
 800a2e6:	187a      	adds	r2, r7, r1
 800a2e8:	6013      	str	r3, [r2, #0]
 800a2ea:	1d7b      	adds	r3, r7, #5
 800a2ec:	33ff      	adds	r3, #255	@ 0xff
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	4013      	ands	r3, r2
 800a2f4:	d004      	beq.n	800a300 <USB_EPStartXfer+0xfe0>
 800a2f6:	187b      	adds	r3, r7, r1
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	187a      	adds	r2, r7, r1
 800a2fe:	6013      	str	r3, [r2, #0]
 800a300:	21c8      	movs	r1, #200	@ 0xc8
 800a302:	187b      	adds	r3, r7, r1
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	881b      	ldrh	r3, [r3, #0]
 800a308:	b29a      	uxth	r2, r3
 800a30a:	23dc      	movs	r3, #220	@ 0xdc
 800a30c:	18fb      	adds	r3, r7, r3
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	b29b      	uxth	r3, r3
 800a312:	029b      	lsls	r3, r3, #10
 800a314:	b29b      	uxth	r3, r3
 800a316:	4313      	orrs	r3, r2
 800a318:	b29a      	uxth	r2, r3
 800a31a:	187b      	adds	r3, r7, r1
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	801a      	strh	r2, [r3, #0]
 800a320:	e04a      	b.n	800a3b8 <USB_EPStartXfer+0x1098>
 800a322:	1d7b      	adds	r3, r7, #5
 800a324:	33ff      	adds	r3, #255	@ 0xff
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	095b      	lsrs	r3, r3, #5
 800a32a:	21dc      	movs	r1, #220	@ 0xdc
 800a32c:	187a      	adds	r2, r7, r1
 800a32e:	6013      	str	r3, [r2, #0]
 800a330:	1d7b      	adds	r3, r7, #5
 800a332:	33ff      	adds	r3, #255	@ 0xff
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	221f      	movs	r2, #31
 800a338:	4013      	ands	r3, r2
 800a33a:	d104      	bne.n	800a346 <USB_EPStartXfer+0x1026>
 800a33c:	187b      	adds	r3, r7, r1
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	3b01      	subs	r3, #1
 800a342:	187a      	adds	r2, r7, r1
 800a344:	6013      	str	r3, [r2, #0]
 800a346:	21c8      	movs	r1, #200	@ 0xc8
 800a348:	187b      	adds	r3, r7, r1
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	881b      	ldrh	r3, [r3, #0]
 800a34e:	b29a      	uxth	r2, r3
 800a350:	23dc      	movs	r3, #220	@ 0xdc
 800a352:	18fb      	adds	r3, r7, r3
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	b29b      	uxth	r3, r3
 800a358:	029b      	lsls	r3, r3, #10
 800a35a:	b29b      	uxth	r3, r3
 800a35c:	4313      	orrs	r3, r2
 800a35e:	b29b      	uxth	r3, r3
 800a360:	4a83      	ldr	r2, [pc, #524]	@ (800a570 <USB_EPStartXfer+0x1250>)
 800a362:	4313      	orrs	r3, r2
 800a364:	b29a      	uxth	r2, r3
 800a366:	187b      	adds	r3, r7, r1
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	801a      	strh	r2, [r3, #0]
 800a36c:	e024      	b.n	800a3b8 <USB_EPStartXfer+0x1098>
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	785b      	ldrb	r3, [r3, #1]
 800a372:	2b01      	cmp	r3, #1
 800a374:	d120      	bne.n	800a3b8 <USB_EPStartXfer+0x1098>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	21d4      	movs	r1, #212	@ 0xd4
 800a37a:	187a      	adds	r2, r7, r1
 800a37c:	6013      	str	r3, [r2, #0]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2250      	movs	r2, #80	@ 0x50
 800a382:	5a9b      	ldrh	r3, [r3, r2]
 800a384:	b29b      	uxth	r3, r3
 800a386:	001a      	movs	r2, r3
 800a388:	187b      	adds	r3, r7, r1
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	189b      	adds	r3, r3, r2
 800a38e:	187a      	adds	r2, r7, r1
 800a390:	6013      	str	r3, [r2, #0]
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	00da      	lsls	r2, r3, #3
 800a398:	187b      	adds	r3, r7, r1
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	18d3      	adds	r3, r2, r3
 800a39e:	4a73      	ldr	r2, [pc, #460]	@ (800a56c <USB_EPStartXfer+0x124c>)
 800a3a0:	4694      	mov	ip, r2
 800a3a2:	4463      	add	r3, ip
 800a3a4:	21d0      	movs	r1, #208	@ 0xd0
 800a3a6:	187a      	adds	r2, r7, r1
 800a3a8:	6013      	str	r3, [r2, #0]
 800a3aa:	1d7b      	adds	r3, r7, #5
 800a3ac:	33ff      	adds	r3, #255	@ 0xff
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	b29a      	uxth	r2, r3
 800a3b2:	187b      	adds	r3, r7, r1
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	801a      	strh	r2, [r3, #0]
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	22c4      	movs	r2, #196	@ 0xc4
 800a3bc:	18ba      	adds	r2, r7, r2
 800a3be:	6013      	str	r3, [r2, #0]
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	785b      	ldrb	r3, [r3, #1]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d000      	beq.n	800a3ca <USB_EPStartXfer+0x10aa>
 800a3c8:	e081      	b.n	800a4ce <USB_EPStartXfer+0x11ae>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	21bc      	movs	r1, #188	@ 0xbc
 800a3ce:	187a      	adds	r2, r7, r1
 800a3d0:	6013      	str	r3, [r2, #0]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2250      	movs	r2, #80	@ 0x50
 800a3d6:	5a9b      	ldrh	r3, [r3, r2]
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	001a      	movs	r2, r3
 800a3dc:	187b      	adds	r3, r7, r1
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	189b      	adds	r3, r3, r2
 800a3e2:	187a      	adds	r2, r7, r1
 800a3e4:	6013      	str	r3, [r2, #0]
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	781b      	ldrb	r3, [r3, #0]
 800a3ea:	00da      	lsls	r2, r3, #3
 800a3ec:	187b      	adds	r3, r7, r1
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	18d3      	adds	r3, r2, r3
 800a3f2:	4a60      	ldr	r2, [pc, #384]	@ (800a574 <USB_EPStartXfer+0x1254>)
 800a3f4:	4694      	mov	ip, r2
 800a3f6:	4463      	add	r3, ip
 800a3f8:	21b8      	movs	r1, #184	@ 0xb8
 800a3fa:	187a      	adds	r2, r7, r1
 800a3fc:	6013      	str	r3, [r2, #0]
 800a3fe:	187b      	adds	r3, r7, r1
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	881b      	ldrh	r3, [r3, #0]
 800a404:	b29b      	uxth	r3, r3
 800a406:	059b      	lsls	r3, r3, #22
 800a408:	0d9b      	lsrs	r3, r3, #22
 800a40a:	b29a      	uxth	r2, r3
 800a40c:	187b      	adds	r3, r7, r1
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	801a      	strh	r2, [r3, #0]
 800a412:	1d7b      	adds	r3, r7, #5
 800a414:	33ff      	adds	r3, #255	@ 0xff
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d10a      	bne.n	800a432 <USB_EPStartXfer+0x1112>
 800a41c:	187b      	adds	r3, r7, r1
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	881b      	ldrh	r3, [r3, #0]
 800a422:	b29b      	uxth	r3, r3
 800a424:	4a52      	ldr	r2, [pc, #328]	@ (800a570 <USB_EPStartXfer+0x1250>)
 800a426:	4313      	orrs	r3, r2
 800a428:	b29a      	uxth	r2, r3
 800a42a:	187b      	adds	r3, r7, r1
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	801a      	strh	r2, [r3, #0]
 800a430:	e072      	b.n	800a518 <USB_EPStartXfer+0x11f8>
 800a432:	1d7b      	adds	r3, r7, #5
 800a434:	33ff      	adds	r3, #255	@ 0xff
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	2b3e      	cmp	r3, #62	@ 0x3e
 800a43a:	d822      	bhi.n	800a482 <USB_EPStartXfer+0x1162>
 800a43c:	1d7b      	adds	r3, r7, #5
 800a43e:	33ff      	adds	r3, #255	@ 0xff
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	085b      	lsrs	r3, r3, #1
 800a444:	21d8      	movs	r1, #216	@ 0xd8
 800a446:	187a      	adds	r2, r7, r1
 800a448:	6013      	str	r3, [r2, #0]
 800a44a:	1d7b      	adds	r3, r7, #5
 800a44c:	33ff      	adds	r3, #255	@ 0xff
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	2201      	movs	r2, #1
 800a452:	4013      	ands	r3, r2
 800a454:	d004      	beq.n	800a460 <USB_EPStartXfer+0x1140>
 800a456:	187b      	adds	r3, r7, r1
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	3301      	adds	r3, #1
 800a45c:	187a      	adds	r2, r7, r1
 800a45e:	6013      	str	r3, [r2, #0]
 800a460:	21b8      	movs	r1, #184	@ 0xb8
 800a462:	187b      	adds	r3, r7, r1
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	881b      	ldrh	r3, [r3, #0]
 800a468:	b29a      	uxth	r2, r3
 800a46a:	23d8      	movs	r3, #216	@ 0xd8
 800a46c:	18fb      	adds	r3, r7, r3
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	b29b      	uxth	r3, r3
 800a472:	029b      	lsls	r3, r3, #10
 800a474:	b29b      	uxth	r3, r3
 800a476:	4313      	orrs	r3, r2
 800a478:	b29a      	uxth	r2, r3
 800a47a:	187b      	adds	r3, r7, r1
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	801a      	strh	r2, [r3, #0]
 800a480:	e04a      	b.n	800a518 <USB_EPStartXfer+0x11f8>
 800a482:	1d7b      	adds	r3, r7, #5
 800a484:	33ff      	adds	r3, #255	@ 0xff
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	095b      	lsrs	r3, r3, #5
 800a48a:	21d8      	movs	r1, #216	@ 0xd8
 800a48c:	187a      	adds	r2, r7, r1
 800a48e:	6013      	str	r3, [r2, #0]
 800a490:	1d7b      	adds	r3, r7, #5
 800a492:	33ff      	adds	r3, #255	@ 0xff
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	221f      	movs	r2, #31
 800a498:	4013      	ands	r3, r2
 800a49a:	d104      	bne.n	800a4a6 <USB_EPStartXfer+0x1186>
 800a49c:	187b      	adds	r3, r7, r1
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	187a      	adds	r2, r7, r1
 800a4a4:	6013      	str	r3, [r2, #0]
 800a4a6:	21b8      	movs	r1, #184	@ 0xb8
 800a4a8:	187b      	adds	r3, r7, r1
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	881b      	ldrh	r3, [r3, #0]
 800a4ae:	b29a      	uxth	r2, r3
 800a4b0:	23d8      	movs	r3, #216	@ 0xd8
 800a4b2:	18fb      	adds	r3, r7, r3
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	029b      	lsls	r3, r3, #10
 800a4ba:	b29b      	uxth	r3, r3
 800a4bc:	4313      	orrs	r3, r2
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	4a2b      	ldr	r2, [pc, #172]	@ (800a570 <USB_EPStartXfer+0x1250>)
 800a4c2:	4313      	orrs	r3, r2
 800a4c4:	b29a      	uxth	r2, r3
 800a4c6:	187b      	adds	r3, r7, r1
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	801a      	strh	r2, [r3, #0]
 800a4cc:	e024      	b.n	800a518 <USB_EPStartXfer+0x11f8>
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	785b      	ldrb	r3, [r3, #1]
 800a4d2:	2b01      	cmp	r3, #1
 800a4d4:	d120      	bne.n	800a518 <USB_EPStartXfer+0x11f8>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2250      	movs	r2, #80	@ 0x50
 800a4da:	5a9b      	ldrh	r3, [r3, r2]
 800a4dc:	b29b      	uxth	r3, r3
 800a4de:	001a      	movs	r2, r3
 800a4e0:	21c4      	movs	r1, #196	@ 0xc4
 800a4e2:	187b      	adds	r3, r7, r1
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	189b      	adds	r3, r3, r2
 800a4e8:	187a      	adds	r2, r7, r1
 800a4ea:	6013      	str	r3, [r2, #0]
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	00da      	lsls	r2, r3, #3
 800a4f2:	187b      	adds	r3, r7, r1
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	18d3      	adds	r3, r2, r3
 800a4f8:	4a1e      	ldr	r2, [pc, #120]	@ (800a574 <USB_EPStartXfer+0x1254>)
 800a4fa:	4694      	mov	ip, r2
 800a4fc:	4463      	add	r3, ip
 800a4fe:	21c0      	movs	r1, #192	@ 0xc0
 800a500:	187a      	adds	r2, r7, r1
 800a502:	6013      	str	r3, [r2, #0]
 800a504:	1d7b      	adds	r3, r7, #5
 800a506:	33ff      	adds	r3, #255	@ 0xff
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	b29a      	uxth	r2, r3
 800a50c:	187b      	adds	r3, r7, r1
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	801a      	strh	r2, [r3, #0]
 800a512:	e001      	b.n	800a518 <USB_EPStartXfer+0x11f8>
      }
      else
      {
        return HAL_ERROR;
 800a514:	2301      	movs	r3, #1
 800a516:	e025      	b.n	800a564 <USB_EPStartXfer+0x1244>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	009b      	lsls	r3, r3, #2
 800a520:	18d3      	adds	r3, r2, r3
 800a522:	881b      	ldrh	r3, [r3, #0]
 800a524:	b29a      	uxth	r2, r3
 800a526:	208a      	movs	r0, #138	@ 0x8a
 800a528:	183b      	adds	r3, r7, r0
 800a52a:	4913      	ldr	r1, [pc, #76]	@ (800a578 <USB_EPStartXfer+0x1258>)
 800a52c:	400a      	ands	r2, r1
 800a52e:	801a      	strh	r2, [r3, #0]
 800a530:	183b      	adds	r3, r7, r0
 800a532:	183a      	adds	r2, r7, r0
 800a534:	8812      	ldrh	r2, [r2, #0]
 800a536:	2180      	movs	r1, #128	@ 0x80
 800a538:	0149      	lsls	r1, r1, #5
 800a53a:	404a      	eors	r2, r1
 800a53c:	801a      	strh	r2, [r3, #0]
 800a53e:	183b      	adds	r3, r7, r0
 800a540:	183a      	adds	r2, r7, r0
 800a542:	8812      	ldrh	r2, [r2, #0]
 800a544:	2180      	movs	r1, #128	@ 0x80
 800a546:	0189      	lsls	r1, r1, #6
 800a548:	404a      	eors	r2, r1
 800a54a:	801a      	strh	r2, [r3, #0]
 800a54c:	687a      	ldr	r2, [r7, #4]
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	781b      	ldrb	r3, [r3, #0]
 800a552:	009b      	lsls	r3, r3, #2
 800a554:	18d3      	adds	r3, r2, r3
 800a556:	183a      	adds	r2, r7, r0
 800a558:	8812      	ldrh	r2, [r2, #0]
 800a55a:	4908      	ldr	r1, [pc, #32]	@ (800a57c <USB_EPStartXfer+0x125c>)
 800a55c:	430a      	orrs	r2, r1
 800a55e:	b292      	uxth	r2, r2
 800a560:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800a562:	2300      	movs	r3, #0
}
 800a564:	0018      	movs	r0, r3
 800a566:	46bd      	mov	sp, r7
 800a568:	b043      	add	sp, #268	@ 0x10c
 800a56a:	bd90      	pop	{r4, r7, pc}
 800a56c:	00000402 	.word	0x00000402
 800a570:	ffff8000 	.word	0xffff8000
 800a574:	00000406 	.word	0x00000406
 800a578:	ffffbf8f 	.word	0xffffbf8f
 800a57c:	ffff8080 	.word	0xffff8080

0800a580 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b084      	sub	sp, #16
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
 800a588:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	785b      	ldrb	r3, [r3, #1]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d01d      	beq.n	800a5ce <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800a592:	687a      	ldr	r2, [r7, #4]
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	18d3      	adds	r3, r2, r3
 800a59c:	881b      	ldrh	r3, [r3, #0]
 800a59e:	b29a      	uxth	r2, r3
 800a5a0:	200c      	movs	r0, #12
 800a5a2:	183b      	adds	r3, r7, r0
 800a5a4:	491b      	ldr	r1, [pc, #108]	@ (800a614 <USB_EPSetStall+0x94>)
 800a5a6:	400a      	ands	r2, r1
 800a5a8:	801a      	strh	r2, [r3, #0]
 800a5aa:	183b      	adds	r3, r7, r0
 800a5ac:	183a      	adds	r2, r7, r0
 800a5ae:	8812      	ldrh	r2, [r2, #0]
 800a5b0:	2110      	movs	r1, #16
 800a5b2:	404a      	eors	r2, r1
 800a5b4:	801a      	strh	r2, [r3, #0]
 800a5b6:	687a      	ldr	r2, [r7, #4]
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	009b      	lsls	r3, r3, #2
 800a5be:	18d3      	adds	r3, r2, r3
 800a5c0:	183a      	adds	r2, r7, r0
 800a5c2:	8812      	ldrh	r2, [r2, #0]
 800a5c4:	4914      	ldr	r1, [pc, #80]	@ (800a618 <USB_EPSetStall+0x98>)
 800a5c6:	430a      	orrs	r2, r1
 800a5c8:	b292      	uxth	r2, r2
 800a5ca:	801a      	strh	r2, [r3, #0]
 800a5cc:	e01d      	b.n	800a60a <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800a5ce:	687a      	ldr	r2, [r7, #4]
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	781b      	ldrb	r3, [r3, #0]
 800a5d4:	009b      	lsls	r3, r3, #2
 800a5d6:	18d3      	adds	r3, r2, r3
 800a5d8:	881b      	ldrh	r3, [r3, #0]
 800a5da:	b29a      	uxth	r2, r3
 800a5dc:	200e      	movs	r0, #14
 800a5de:	183b      	adds	r3, r7, r0
 800a5e0:	490e      	ldr	r1, [pc, #56]	@ (800a61c <USB_EPSetStall+0x9c>)
 800a5e2:	400a      	ands	r2, r1
 800a5e4:	801a      	strh	r2, [r3, #0]
 800a5e6:	183b      	adds	r3, r7, r0
 800a5e8:	183a      	adds	r2, r7, r0
 800a5ea:	8812      	ldrh	r2, [r2, #0]
 800a5ec:	2180      	movs	r1, #128	@ 0x80
 800a5ee:	0149      	lsls	r1, r1, #5
 800a5f0:	404a      	eors	r2, r1
 800a5f2:	801a      	strh	r2, [r3, #0]
 800a5f4:	687a      	ldr	r2, [r7, #4]
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	781b      	ldrb	r3, [r3, #0]
 800a5fa:	009b      	lsls	r3, r3, #2
 800a5fc:	18d3      	adds	r3, r2, r3
 800a5fe:	183a      	adds	r2, r7, r0
 800a600:	8812      	ldrh	r2, [r2, #0]
 800a602:	4905      	ldr	r1, [pc, #20]	@ (800a618 <USB_EPSetStall+0x98>)
 800a604:	430a      	orrs	r2, r1
 800a606:	b292      	uxth	r2, r2
 800a608:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800a60a:	2300      	movs	r3, #0
}
 800a60c:	0018      	movs	r0, r3
 800a60e:	46bd      	mov	sp, r7
 800a610:	b004      	add	sp, #16
 800a612:	bd80      	pop	{r7, pc}
 800a614:	ffff8fbf 	.word	0xffff8fbf
 800a618:	ffff8080 	.word	0xffff8080
 800a61c:	ffffbf8f 	.word	0xffffbf8f

0800a620 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b086      	sub	sp, #24
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
 800a628:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	7b1b      	ldrb	r3, [r3, #12]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d000      	beq.n	800a634 <USB_EPClearStall+0x14>
 800a632:	e095      	b.n	800a760 <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	785b      	ldrb	r3, [r3, #1]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d046      	beq.n	800a6ca <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	781b      	ldrb	r3, [r3, #0]
 800a642:	009b      	lsls	r3, r3, #2
 800a644:	18d2      	adds	r2, r2, r3
 800a646:	2110      	movs	r1, #16
 800a648:	187b      	adds	r3, r7, r1
 800a64a:	8812      	ldrh	r2, [r2, #0]
 800a64c:	801a      	strh	r2, [r3, #0]
 800a64e:	187b      	adds	r3, r7, r1
 800a650:	881b      	ldrh	r3, [r3, #0]
 800a652:	2240      	movs	r2, #64	@ 0x40
 800a654:	4013      	ands	r3, r2
 800a656:	d016      	beq.n	800a686 <USB_EPClearStall+0x66>
 800a658:	687a      	ldr	r2, [r7, #4]
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	781b      	ldrb	r3, [r3, #0]
 800a65e:	009b      	lsls	r3, r3, #2
 800a660:	18d3      	adds	r3, r2, r3
 800a662:	881b      	ldrh	r3, [r3, #0]
 800a664:	b29a      	uxth	r2, r3
 800a666:	200e      	movs	r0, #14
 800a668:	183b      	adds	r3, r7, r0
 800a66a:	4940      	ldr	r1, [pc, #256]	@ (800a76c <USB_EPClearStall+0x14c>)
 800a66c:	400a      	ands	r2, r1
 800a66e:	801a      	strh	r2, [r3, #0]
 800a670:	687a      	ldr	r2, [r7, #4]
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	009b      	lsls	r3, r3, #2
 800a678:	18d3      	adds	r3, r2, r3
 800a67a:	183a      	adds	r2, r7, r0
 800a67c:	8812      	ldrh	r2, [r2, #0]
 800a67e:	493c      	ldr	r1, [pc, #240]	@ (800a770 <USB_EPClearStall+0x150>)
 800a680:	430a      	orrs	r2, r1
 800a682:	b292      	uxth	r2, r2
 800a684:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	78db      	ldrb	r3, [r3, #3]
 800a68a:	2b01      	cmp	r3, #1
 800a68c:	d068      	beq.n	800a760 <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	781b      	ldrb	r3, [r3, #0]
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	18d3      	adds	r3, r2, r3
 800a698:	881b      	ldrh	r3, [r3, #0]
 800a69a:	b29a      	uxth	r2, r3
 800a69c:	200c      	movs	r0, #12
 800a69e:	183b      	adds	r3, r7, r0
 800a6a0:	4934      	ldr	r1, [pc, #208]	@ (800a774 <USB_EPClearStall+0x154>)
 800a6a2:	400a      	ands	r2, r1
 800a6a4:	801a      	strh	r2, [r3, #0]
 800a6a6:	183b      	adds	r3, r7, r0
 800a6a8:	183a      	adds	r2, r7, r0
 800a6aa:	8812      	ldrh	r2, [r2, #0]
 800a6ac:	2120      	movs	r1, #32
 800a6ae:	404a      	eors	r2, r1
 800a6b0:	801a      	strh	r2, [r3, #0]
 800a6b2:	687a      	ldr	r2, [r7, #4]
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	781b      	ldrb	r3, [r3, #0]
 800a6b8:	009b      	lsls	r3, r3, #2
 800a6ba:	18d3      	adds	r3, r2, r3
 800a6bc:	183a      	adds	r2, r7, r0
 800a6be:	8812      	ldrh	r2, [r2, #0]
 800a6c0:	492d      	ldr	r1, [pc, #180]	@ (800a778 <USB_EPClearStall+0x158>)
 800a6c2:	430a      	orrs	r2, r1
 800a6c4:	b292      	uxth	r2, r2
 800a6c6:	801a      	strh	r2, [r3, #0]
 800a6c8:	e04a      	b.n	800a760 <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a6ca:	687a      	ldr	r2, [r7, #4]
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	781b      	ldrb	r3, [r3, #0]
 800a6d0:	009b      	lsls	r3, r3, #2
 800a6d2:	18d2      	adds	r2, r2, r3
 800a6d4:	2116      	movs	r1, #22
 800a6d6:	187b      	adds	r3, r7, r1
 800a6d8:	8812      	ldrh	r2, [r2, #0]
 800a6da:	801a      	strh	r2, [r3, #0]
 800a6dc:	187b      	adds	r3, r7, r1
 800a6de:	881a      	ldrh	r2, [r3, #0]
 800a6e0:	2380      	movs	r3, #128	@ 0x80
 800a6e2:	01db      	lsls	r3, r3, #7
 800a6e4:	4013      	ands	r3, r2
 800a6e6:	d016      	beq.n	800a716 <USB_EPClearStall+0xf6>
 800a6e8:	687a      	ldr	r2, [r7, #4]
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	781b      	ldrb	r3, [r3, #0]
 800a6ee:	009b      	lsls	r3, r3, #2
 800a6f0:	18d3      	adds	r3, r2, r3
 800a6f2:	881b      	ldrh	r3, [r3, #0]
 800a6f4:	b29a      	uxth	r2, r3
 800a6f6:	2014      	movs	r0, #20
 800a6f8:	183b      	adds	r3, r7, r0
 800a6fa:	491c      	ldr	r1, [pc, #112]	@ (800a76c <USB_EPClearStall+0x14c>)
 800a6fc:	400a      	ands	r2, r1
 800a6fe:	801a      	strh	r2, [r3, #0]
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	781b      	ldrb	r3, [r3, #0]
 800a706:	009b      	lsls	r3, r3, #2
 800a708:	18d3      	adds	r3, r2, r3
 800a70a:	183a      	adds	r2, r7, r0
 800a70c:	8812      	ldrh	r2, [r2, #0]
 800a70e:	491b      	ldr	r1, [pc, #108]	@ (800a77c <USB_EPClearStall+0x15c>)
 800a710:	430a      	orrs	r2, r1
 800a712:	b292      	uxth	r2, r2
 800a714:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	781b      	ldrb	r3, [r3, #0]
 800a71c:	009b      	lsls	r3, r3, #2
 800a71e:	18d3      	adds	r3, r2, r3
 800a720:	881b      	ldrh	r3, [r3, #0]
 800a722:	b29a      	uxth	r2, r3
 800a724:	2012      	movs	r0, #18
 800a726:	183b      	adds	r3, r7, r0
 800a728:	4915      	ldr	r1, [pc, #84]	@ (800a780 <USB_EPClearStall+0x160>)
 800a72a:	400a      	ands	r2, r1
 800a72c:	801a      	strh	r2, [r3, #0]
 800a72e:	183b      	adds	r3, r7, r0
 800a730:	183a      	adds	r2, r7, r0
 800a732:	8812      	ldrh	r2, [r2, #0]
 800a734:	2180      	movs	r1, #128	@ 0x80
 800a736:	0149      	lsls	r1, r1, #5
 800a738:	404a      	eors	r2, r1
 800a73a:	801a      	strh	r2, [r3, #0]
 800a73c:	183b      	adds	r3, r7, r0
 800a73e:	183a      	adds	r2, r7, r0
 800a740:	8812      	ldrh	r2, [r2, #0]
 800a742:	2180      	movs	r1, #128	@ 0x80
 800a744:	0189      	lsls	r1, r1, #6
 800a746:	404a      	eors	r2, r1
 800a748:	801a      	strh	r2, [r3, #0]
 800a74a:	687a      	ldr	r2, [r7, #4]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	009b      	lsls	r3, r3, #2
 800a752:	18d3      	adds	r3, r2, r3
 800a754:	183a      	adds	r2, r7, r0
 800a756:	8812      	ldrh	r2, [r2, #0]
 800a758:	4907      	ldr	r1, [pc, #28]	@ (800a778 <USB_EPClearStall+0x158>)
 800a75a:	430a      	orrs	r2, r1
 800a75c:	b292      	uxth	r2, r2
 800a75e:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800a760:	2300      	movs	r3, #0
}
 800a762:	0018      	movs	r0, r3
 800a764:	46bd      	mov	sp, r7
 800a766:	b006      	add	sp, #24
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	46c0      	nop			@ (mov r8, r8)
 800a76c:	ffff8f8f 	.word	0xffff8f8f
 800a770:	ffff80c0 	.word	0xffff80c0
 800a774:	ffff8fbf 	.word	0xffff8fbf
 800a778:	ffff8080 	.word	0xffff8080
 800a77c:	ffffc080 	.word	0xffffc080
 800a780:	ffffbf8f 	.word	0xffffbf8f

0800a784 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b082      	sub	sp, #8
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
 800a78c:	000a      	movs	r2, r1
 800a78e:	1cfb      	adds	r3, r7, #3
 800a790:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800a792:	1cfb      	adds	r3, r7, #3
 800a794:	781b      	ldrb	r3, [r3, #0]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d103      	bne.n	800a7a2 <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	224c      	movs	r2, #76	@ 0x4c
 800a79e:	2180      	movs	r1, #128	@ 0x80
 800a7a0:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 800a7a2:	2300      	movs	r3, #0
}
 800a7a4:	0018      	movs	r0, r3
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	b002      	add	sp, #8
 800a7aa:	bd80      	pop	{r7, pc}

0800a7ac <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b082      	sub	sp, #8
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2258      	movs	r2, #88	@ 0x58
 800a7b8:	5a9b      	ldrh	r3, [r3, r2]
 800a7ba:	b29b      	uxth	r3, r3
 800a7bc:	4a05      	ldr	r2, [pc, #20]	@ (800a7d4 <USB_DevConnect+0x28>)
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	b299      	uxth	r1, r3
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2258      	movs	r2, #88	@ 0x58
 800a7c6:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800a7c8:	2300      	movs	r3, #0
}
 800a7ca:	0018      	movs	r0, r3
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	b002      	add	sp, #8
 800a7d0:	bd80      	pop	{r7, pc}
 800a7d2:	46c0      	nop			@ (mov r8, r8)
 800a7d4:	ffff8000 	.word	0xffff8000

0800a7d8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b084      	sub	sp, #16
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2244      	movs	r2, #68	@ 0x44
 800a7e4:	5a9b      	ldrh	r3, [r3, r2]
 800a7e6:	b29b      	uxth	r3, r3
 800a7e8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
}
 800a7ec:	0018      	movs	r0, r3
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	b004      	add	sp, #16
 800a7f2:	bd80      	pop	{r7, pc}

0800a7f4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b08a      	sub	sp, #40	@ 0x28
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	60f8      	str	r0, [r7, #12]
 800a7fc:	60b9      	str	r1, [r7, #8]
 800a7fe:	0019      	movs	r1, r3
 800a800:	1dbb      	adds	r3, r7, #6
 800a802:	801a      	strh	r2, [r3, #0]
 800a804:	1d3b      	adds	r3, r7, #4
 800a806:	1c0a      	adds	r2, r1, #0
 800a808:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a80a:	1d3b      	adds	r3, r7, #4
 800a80c:	881b      	ldrh	r3, [r3, #0]
 800a80e:	3301      	adds	r3, #1
 800a810:	085b      	lsrs	r3, r3, #1
 800a812:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a81c:	1dbb      	adds	r3, r7, #6
 800a81e:	881a      	ldrh	r2, [r3, #0]
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	18d3      	adds	r3, r2, r3
 800a824:	2280      	movs	r2, #128	@ 0x80
 800a826:	00d2      	lsls	r2, r2, #3
 800a828:	4694      	mov	ip, r2
 800a82a:	4463      	add	r3, ip
 800a82c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a82e:	69bb      	ldr	r3, [r7, #24]
 800a830:	627b      	str	r3, [r7, #36]	@ 0x24
 800a832:	e020      	b.n	800a876 <USB_WritePMA+0x82>
  {
    WrVal = pBuf[0];
 800a834:	69fb      	ldr	r3, [r7, #28]
 800a836:	781a      	ldrb	r2, [r3, #0]
 800a838:	2112      	movs	r1, #18
 800a83a:	187b      	adds	r3, r7, r1
 800a83c:	801a      	strh	r2, [r3, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a83e:	69fb      	ldr	r3, [r7, #28]
 800a840:	3301      	adds	r3, #1
 800a842:	781b      	ldrb	r3, [r3, #0]
 800a844:	021b      	lsls	r3, r3, #8
 800a846:	b21a      	sxth	r2, r3
 800a848:	187b      	adds	r3, r7, r1
 800a84a:	2000      	movs	r0, #0
 800a84c:	5e1b      	ldrsh	r3, [r3, r0]
 800a84e:	4313      	orrs	r3, r2
 800a850:	b21a      	sxth	r2, r3
 800a852:	187b      	adds	r3, r7, r1
 800a854:	801a      	strh	r2, [r3, #0]
    *pdwVal = (WrVal & 0xFFFFU);
 800a856:	6a3b      	ldr	r3, [r7, #32]
 800a858:	187a      	adds	r2, r7, r1
 800a85a:	8812      	ldrh	r2, [r2, #0]
 800a85c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a85e:	6a3b      	ldr	r3, [r7, #32]
 800a860:	3302      	adds	r3, #2
 800a862:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800a864:	69fb      	ldr	r3, [r7, #28]
 800a866:	3301      	adds	r3, #1
 800a868:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a86a:	69fb      	ldr	r3, [r7, #28]
 800a86c:	3301      	adds	r3, #1
 800a86e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a872:	3b01      	subs	r3, #1
 800a874:	627b      	str	r3, [r7, #36]	@ 0x24
 800a876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d1db      	bne.n	800a834 <USB_WritePMA+0x40>
  }
}
 800a87c:	46c0      	nop			@ (mov r8, r8)
 800a87e:	46c0      	nop			@ (mov r8, r8)
 800a880:	46bd      	mov	sp, r7
 800a882:	b00a      	add	sp, #40	@ 0x28
 800a884:	bd80      	pop	{r7, pc}

0800a886 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a886:	b580      	push	{r7, lr}
 800a888:	b08a      	sub	sp, #40	@ 0x28
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	60f8      	str	r0, [r7, #12]
 800a88e:	60b9      	str	r1, [r7, #8]
 800a890:	0019      	movs	r1, r3
 800a892:	1dbb      	adds	r3, r7, #6
 800a894:	801a      	strh	r2, [r3, #0]
 800a896:	1d3b      	adds	r3, r7, #4
 800a898:	1c0a      	adds	r2, r1, #0
 800a89a:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a89c:	1d3b      	adds	r3, r7, #4
 800a89e:	881b      	ldrh	r3, [r3, #0]
 800a8a0:	085b      	lsrs	r3, r3, #1
 800a8a2:	b29b      	uxth	r3, r3
 800a8a4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a8ae:	1dbb      	adds	r3, r7, #6
 800a8b0:	881a      	ldrh	r2, [r3, #0]
 800a8b2:	697b      	ldr	r3, [r7, #20]
 800a8b4:	18d3      	adds	r3, r2, r3
 800a8b6:	2280      	movs	r2, #128	@ 0x80
 800a8b8:	00d2      	lsls	r2, r2, #3
 800a8ba:	4694      	mov	ip, r2
 800a8bc:	4463      	add	r3, ip
 800a8be:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a8c0:	69bb      	ldr	r3, [r7, #24]
 800a8c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8c4:	e018      	b.n	800a8f8 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a8c6:	6a3b      	ldr	r3, [r7, #32]
 800a8c8:	881b      	ldrh	r3, [r3, #0]
 800a8ca:	b29b      	uxth	r3, r3
 800a8cc:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a8ce:	6a3b      	ldr	r3, [r7, #32]
 800a8d0:	3302      	adds	r3, #2
 800a8d2:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	b2da      	uxtb	r2, r3
 800a8d8:	69fb      	ldr	r3, [r7, #28]
 800a8da:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a8dc:	69fb      	ldr	r3, [r7, #28]
 800a8de:	3301      	adds	r3, #1
 800a8e0:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a8e2:	693b      	ldr	r3, [r7, #16]
 800a8e4:	0a1b      	lsrs	r3, r3, #8
 800a8e6:	b2da      	uxtb	r2, r3
 800a8e8:	69fb      	ldr	r3, [r7, #28]
 800a8ea:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a8ec:	69fb      	ldr	r3, [r7, #28]
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f4:	3b01      	subs	r3, #1
 800a8f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d1e3      	bne.n	800a8c6 <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a8fe:	1d3b      	adds	r3, r7, #4
 800a900:	881b      	ldrh	r3, [r3, #0]
 800a902:	2201      	movs	r2, #1
 800a904:	4013      	ands	r3, r2
 800a906:	b29b      	uxth	r3, r3
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d007      	beq.n	800a91c <USB_ReadPMA+0x96>
  {
    RdVal = *pdwVal;
 800a90c:	6a3b      	ldr	r3, [r7, #32]
 800a90e:	881b      	ldrh	r3, [r3, #0]
 800a910:	b29b      	uxth	r3, r3
 800a912:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	b2da      	uxtb	r2, r3
 800a918:	69fb      	ldr	r3, [r7, #28]
 800a91a:	701a      	strb	r2, [r3, #0]
  }
}
 800a91c:	46c0      	nop			@ (mov r8, r8)
 800a91e:	46bd      	mov	sp, r7
 800a920:	b00a      	add	sp, #40	@ 0x28
 800a922:	bd80      	pop	{r7, pc}

0800a924 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b084      	sub	sp, #16
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
 800a92c:	000a      	movs	r2, r1
 800a92e:	1cfb      	adds	r3, r7, #3
 800a930:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800a932:	230f      	movs	r3, #15
 800a934:	18fb      	adds	r3, r7, r3
 800a936:	2200      	movs	r2, #0
 800a938:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	7c1b      	ldrb	r3, [r3, #16]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d116      	bne.n	800a970 <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a942:	2380      	movs	r3, #128	@ 0x80
 800a944:	009b      	lsls	r3, r3, #2
 800a946:	6878      	ldr	r0, [r7, #4]
 800a948:	2202      	movs	r2, #2
 800a94a:	2181      	movs	r1, #129	@ 0x81
 800a94c:	f002 f88b 	bl	800ca66 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2201      	movs	r2, #1
 800a954:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a956:	2380      	movs	r3, #128	@ 0x80
 800a958:	009b      	lsls	r3, r3, #2
 800a95a:	6878      	ldr	r0, [r7, #4]
 800a95c:	2202      	movs	r2, #2
 800a95e:	2101      	movs	r1, #1
 800a960:	f002 f881 	bl	800ca66 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a964:	687a      	ldr	r2, [r7, #4]
 800a966:	23b6      	movs	r3, #182	@ 0xb6
 800a968:	005b      	lsls	r3, r3, #1
 800a96a:	2101      	movs	r1, #1
 800a96c:	50d1      	str	r1, [r2, r3]
 800a96e:	e013      	b.n	800a998 <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	2340      	movs	r3, #64	@ 0x40
 800a974:	2202      	movs	r2, #2
 800a976:	2181      	movs	r1, #129	@ 0x81
 800a978:	f002 f875 	bl	800ca66 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2201      	movs	r2, #1
 800a980:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	2340      	movs	r3, #64	@ 0x40
 800a986:	2202      	movs	r2, #2
 800a988:	2101      	movs	r1, #1
 800a98a:	f002 f86c 	bl	800ca66 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a98e:	687a      	ldr	r2, [r7, #4]
 800a990:	23b6      	movs	r3, #182	@ 0xb6
 800a992:	005b      	lsls	r3, r3, #1
 800a994:	2101      	movs	r1, #1
 800a996:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	2308      	movs	r3, #8
 800a99c:	2203      	movs	r2, #3
 800a99e:	2182      	movs	r1, #130	@ 0x82
 800a9a0:	f002 f861 	bl	800ca66 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a9aa:	2387      	movs	r3, #135	@ 0x87
 800a9ac:	009b      	lsls	r3, r3, #2
 800a9ae:	0018      	movs	r0, r3
 800a9b0:	f002 f9f0 	bl	800cd94 <USBD_static_malloc>
 800a9b4:	0001      	movs	r1, r0
 800a9b6:	687a      	ldr	r2, [r7, #4]
 800a9b8:	23ae      	movs	r3, #174	@ 0xae
 800a9ba:	009b      	lsls	r3, r3, #2
 800a9bc:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 800a9be:	687a      	ldr	r2, [r7, #4]
 800a9c0:	23ae      	movs	r3, #174	@ 0xae
 800a9c2:	009b      	lsls	r3, r3, #2
 800a9c4:	58d3      	ldr	r3, [r2, r3]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d104      	bne.n	800a9d4 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800a9ca:	230f      	movs	r3, #15
 800a9cc:	18fb      	adds	r3, r7, r3
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	701a      	strb	r2, [r3, #0]
 800a9d2:	e02c      	b.n	800aa2e <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a9d4:	687a      	ldr	r2, [r7, #4]
 800a9d6:	23ae      	movs	r3, #174	@ 0xae
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	58d3      	ldr	r3, [r2, r3]
 800a9dc:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a9de:	687a      	ldr	r2, [r7, #4]
 800a9e0:	23af      	movs	r3, #175	@ 0xaf
 800a9e2:	009b      	lsls	r3, r3, #2
 800a9e4:	58d3      	ldr	r3, [r2, r3]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a9ea:	68ba      	ldr	r2, [r7, #8]
 800a9ec:	2385      	movs	r3, #133	@ 0x85
 800a9ee:	009b      	lsls	r3, r3, #2
 800a9f0:	2100      	movs	r1, #0
 800a9f2:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 800a9f4:	68ba      	ldr	r2, [r7, #8]
 800a9f6:	2386      	movs	r3, #134	@ 0x86
 800a9f8:	009b      	lsls	r3, r3, #2
 800a9fa:	2100      	movs	r1, #0
 800a9fc:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	7c1b      	ldrb	r3, [r3, #16]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d10a      	bne.n	800aa1c <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aa06:	68ba      	ldr	r2, [r7, #8]
 800aa08:	2381      	movs	r3, #129	@ 0x81
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	58d2      	ldr	r2, [r2, r3]
 800aa0e:	2380      	movs	r3, #128	@ 0x80
 800aa10:	009b      	lsls	r3, r3, #2
 800aa12:	6878      	ldr	r0, [r7, #4]
 800aa14:	2101      	movs	r1, #1
 800aa16:	f002 f970 	bl	800ccfa <USBD_LL_PrepareReceive>
 800aa1a:	e008      	b.n	800aa2e <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aa1c:	68ba      	ldr	r2, [r7, #8]
 800aa1e:	2381      	movs	r3, #129	@ 0x81
 800aa20:	009b      	lsls	r3, r3, #2
 800aa22:	58d2      	ldr	r2, [r2, r3]
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	2340      	movs	r3, #64	@ 0x40
 800aa28:	2101      	movs	r1, #1
 800aa2a:	f002 f966 	bl	800ccfa <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800aa2e:	230f      	movs	r3, #15
 800aa30:	18fb      	adds	r3, r7, r3
 800aa32:	781b      	ldrb	r3, [r3, #0]
}
 800aa34:	0018      	movs	r0, r3
 800aa36:	46bd      	mov	sp, r7
 800aa38:	b004      	add	sp, #16
 800aa3a:	bd80      	pop	{r7, pc}

0800aa3c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b084      	sub	sp, #16
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
 800aa44:	000a      	movs	r2, r1
 800aa46:	1cfb      	adds	r3, r7, #3
 800aa48:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800aa4a:	230f      	movs	r3, #15
 800aa4c:	18fb      	adds	r3, r7, r3
 800aa4e:	2200      	movs	r2, #0
 800aa50:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2181      	movs	r1, #129	@ 0x81
 800aa56:	0018      	movs	r0, r3
 800aa58:	f002 f83c 	bl	800cad4 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2200      	movs	r2, #0
 800aa60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2101      	movs	r1, #1
 800aa66:	0018      	movs	r0, r3
 800aa68:	f002 f834 	bl	800cad4 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800aa6c:	687a      	ldr	r2, [r7, #4]
 800aa6e:	23b6      	movs	r3, #182	@ 0xb6
 800aa70:	005b      	lsls	r3, r3, #1
 800aa72:	2100      	movs	r1, #0
 800aa74:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2182      	movs	r1, #130	@ 0x82
 800aa7a:	0018      	movs	r0, r3
 800aa7c:	f002 f82a 	bl	800cad4 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2200      	movs	r2, #0
 800aa84:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	23ae      	movs	r3, #174	@ 0xae
 800aa8a:	009b      	lsls	r3, r3, #2
 800aa8c:	58d3      	ldr	r3, [r2, r3]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d011      	beq.n	800aab6 <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	23af      	movs	r3, #175	@ 0xaf
 800aa96:	009b      	lsls	r3, r3, #2
 800aa98:	58d3      	ldr	r3, [r2, r3]
 800aa9a:	685b      	ldr	r3, [r3, #4]
 800aa9c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800aa9e:	687a      	ldr	r2, [r7, #4]
 800aaa0:	23ae      	movs	r3, #174	@ 0xae
 800aaa2:	009b      	lsls	r3, r3, #2
 800aaa4:	58d3      	ldr	r3, [r2, r3]
 800aaa6:	0018      	movs	r0, r3
 800aaa8:	f002 f980 	bl	800cdac <USBD_static_free>
    pdev->pClassData = NULL;
 800aaac:	687a      	ldr	r2, [r7, #4]
 800aaae:	23ae      	movs	r3, #174	@ 0xae
 800aab0:	009b      	lsls	r3, r3, #2
 800aab2:	2100      	movs	r1, #0
 800aab4:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 800aab6:	230f      	movs	r3, #15
 800aab8:	18fb      	adds	r3, r7, r3
 800aaba:	781b      	ldrb	r3, [r3, #0]
}
 800aabc:	0018      	movs	r0, r3
 800aabe:	46bd      	mov	sp, r7
 800aac0:	b004      	add	sp, #16
 800aac2:	bd80      	pop	{r7, pc}

0800aac4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b086      	sub	sp, #24
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
 800aacc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	23ae      	movs	r3, #174	@ 0xae
 800aad2:	009b      	lsls	r3, r3, #2
 800aad4:	58d3      	ldr	r3, [r2, r3]
 800aad6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800aad8:	230f      	movs	r3, #15
 800aada:	18fb      	adds	r3, r7, r3
 800aadc:	2200      	movs	r2, #0
 800aade:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 800aae0:	230c      	movs	r3, #12
 800aae2:	18fb      	adds	r3, r7, r3
 800aae4:	2200      	movs	r2, #0
 800aae6:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 800aae8:	2317      	movs	r3, #23
 800aaea:	18fb      	adds	r3, r7, r3
 800aaec:	2200      	movs	r2, #0
 800aaee:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	781b      	ldrb	r3, [r3, #0]
 800aaf4:	001a      	movs	r2, r3
 800aaf6:	2360      	movs	r3, #96	@ 0x60
 800aaf8:	4013      	ands	r3, r2
 800aafa:	d03d      	beq.n	800ab78 <USBD_CDC_Setup+0xb4>
 800aafc:	2b20      	cmp	r3, #32
 800aafe:	d000      	beq.n	800ab02 <USBD_CDC_Setup+0x3e>
 800ab00:	e094      	b.n	800ac2c <USBD_CDC_Setup+0x168>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	88db      	ldrh	r3, [r3, #6]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d02b      	beq.n	800ab62 <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	b25b      	sxtb	r3, r3
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	da12      	bge.n	800ab3a <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	23af      	movs	r3, #175	@ 0xaf
 800ab18:	009b      	lsls	r3, r3, #2
 800ab1a:	58d3      	ldr	r3, [r2, r3]
 800ab1c:	689b      	ldr	r3, [r3, #8]
 800ab1e:	683a      	ldr	r2, [r7, #0]
 800ab20:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800ab22:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ab24:	683a      	ldr	r2, [r7, #0]
 800ab26:	88d2      	ldrh	r2, [r2, #6]
 800ab28:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800ab2a:	6939      	ldr	r1, [r7, #16]
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	88da      	ldrh	r2, [r3, #6]
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	0018      	movs	r0, r3
 800ab34:	f001 fbaf 	bl	800c296 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800ab38:	e083      	b.n	800ac42 <USBD_CDC_Setup+0x17e>
          hcdc->CmdOpCode = req->bRequest;
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	7859      	ldrb	r1, [r3, #1]
 800ab3e:	693a      	ldr	r2, [r7, #16]
 800ab40:	2380      	movs	r3, #128	@ 0x80
 800ab42:	009b      	lsls	r3, r3, #2
 800ab44:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	88db      	ldrh	r3, [r3, #6]
 800ab4a:	b2d9      	uxtb	r1, r3
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	4a40      	ldr	r2, [pc, #256]	@ (800ac50 <USBD_CDC_Setup+0x18c>)
 800ab50:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800ab52:	6939      	ldr	r1, [r7, #16]
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	88da      	ldrh	r2, [r3, #6]
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	0018      	movs	r0, r3
 800ab5c:	f001 fbce 	bl	800c2fc <USBD_CtlPrepareRx>
      break;
 800ab60:	e06f      	b.n	800ac42 <USBD_CDC_Setup+0x17e>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	23af      	movs	r3, #175	@ 0xaf
 800ab66:	009b      	lsls	r3, r3, #2
 800ab68:	58d3      	ldr	r3, [r2, r3]
 800ab6a:	689b      	ldr	r3, [r3, #8]
 800ab6c:	683a      	ldr	r2, [r7, #0]
 800ab6e:	7850      	ldrb	r0, [r2, #1]
 800ab70:	6839      	ldr	r1, [r7, #0]
 800ab72:	2200      	movs	r2, #0
 800ab74:	4798      	blx	r3
      break;
 800ab76:	e064      	b.n	800ac42 <USBD_CDC_Setup+0x17e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	785b      	ldrb	r3, [r3, #1]
 800ab7c:	2b0b      	cmp	r3, #11
 800ab7e:	d037      	beq.n	800abf0 <USBD_CDC_Setup+0x12c>
 800ab80:	dc47      	bgt.n	800ac12 <USBD_CDC_Setup+0x14e>
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d002      	beq.n	800ab8c <USBD_CDC_Setup+0xc8>
 800ab86:	2b0a      	cmp	r3, #10
 800ab88:	d019      	beq.n	800abbe <USBD_CDC_Setup+0xfa>
 800ab8a:	e042      	b.n	800ac12 <USBD_CDC_Setup+0x14e>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab8c:	687a      	ldr	r2, [r7, #4]
 800ab8e:	23a7      	movs	r3, #167	@ 0xa7
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	5cd3      	ldrb	r3, [r2, r3]
 800ab94:	2b03      	cmp	r3, #3
 800ab96:	d107      	bne.n	800aba8 <USBD_CDC_Setup+0xe4>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800ab98:	230c      	movs	r3, #12
 800ab9a:	18f9      	adds	r1, r7, r3
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2202      	movs	r2, #2
 800aba0:	0018      	movs	r0, r3
 800aba2:	f001 fb78 	bl	800c296 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800aba6:	e040      	b.n	800ac2a <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800aba8:	683a      	ldr	r2, [r7, #0]
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	0011      	movs	r1, r2
 800abae:	0018      	movs	r0, r3
 800abb0:	f001 faf3 	bl	800c19a <USBD_CtlError>
            ret = USBD_FAIL;
 800abb4:	2317      	movs	r3, #23
 800abb6:	18fb      	adds	r3, r7, r3
 800abb8:	2202      	movs	r2, #2
 800abba:	701a      	strb	r2, [r3, #0]
          break;
 800abbc:	e035      	b.n	800ac2a <USBD_CDC_Setup+0x166>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	23a7      	movs	r3, #167	@ 0xa7
 800abc2:	009b      	lsls	r3, r3, #2
 800abc4:	5cd3      	ldrb	r3, [r2, r3]
 800abc6:	2b03      	cmp	r3, #3
 800abc8:	d107      	bne.n	800abda <USBD_CDC_Setup+0x116>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800abca:	230f      	movs	r3, #15
 800abcc:	18f9      	adds	r1, r7, r3
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2201      	movs	r2, #1
 800abd2:	0018      	movs	r0, r3
 800abd4:	f001 fb5f 	bl	800c296 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800abd8:	e027      	b.n	800ac2a <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800abda:	683a      	ldr	r2, [r7, #0]
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	0011      	movs	r1, r2
 800abe0:	0018      	movs	r0, r3
 800abe2:	f001 fada 	bl	800c19a <USBD_CtlError>
            ret = USBD_FAIL;
 800abe6:	2317      	movs	r3, #23
 800abe8:	18fb      	adds	r3, r7, r3
 800abea:	2202      	movs	r2, #2
 800abec:	701a      	strb	r2, [r3, #0]
          break;
 800abee:	e01c      	b.n	800ac2a <USBD_CDC_Setup+0x166>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800abf0:	687a      	ldr	r2, [r7, #4]
 800abf2:	23a7      	movs	r3, #167	@ 0xa7
 800abf4:	009b      	lsls	r3, r3, #2
 800abf6:	5cd3      	ldrb	r3, [r2, r3]
 800abf8:	2b03      	cmp	r3, #3
 800abfa:	d015      	beq.n	800ac28 <USBD_CDC_Setup+0x164>
          {
            USBD_CtlError(pdev, req);
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	0011      	movs	r1, r2
 800ac02:	0018      	movs	r0, r3
 800ac04:	f001 fac9 	bl	800c19a <USBD_CtlError>
            ret = USBD_FAIL;
 800ac08:	2317      	movs	r3, #23
 800ac0a:	18fb      	adds	r3, r7, r3
 800ac0c:	2202      	movs	r2, #2
 800ac0e:	701a      	strb	r2, [r3, #0]
          }
          break;
 800ac10:	e00a      	b.n	800ac28 <USBD_CDC_Setup+0x164>

        default:
          USBD_CtlError(pdev, req);
 800ac12:	683a      	ldr	r2, [r7, #0]
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	0011      	movs	r1, r2
 800ac18:	0018      	movs	r0, r3
 800ac1a:	f001 fabe 	bl	800c19a <USBD_CtlError>
          ret = USBD_FAIL;
 800ac1e:	2317      	movs	r3, #23
 800ac20:	18fb      	adds	r3, r7, r3
 800ac22:	2202      	movs	r2, #2
 800ac24:	701a      	strb	r2, [r3, #0]
          break;
 800ac26:	e000      	b.n	800ac2a <USBD_CDC_Setup+0x166>
          break;
 800ac28:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800ac2a:	e00a      	b.n	800ac42 <USBD_CDC_Setup+0x17e>

    default:
      USBD_CtlError(pdev, req);
 800ac2c:	683a      	ldr	r2, [r7, #0]
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	0011      	movs	r1, r2
 800ac32:	0018      	movs	r0, r3
 800ac34:	f001 fab1 	bl	800c19a <USBD_CtlError>
      ret = USBD_FAIL;
 800ac38:	2317      	movs	r3, #23
 800ac3a:	18fb      	adds	r3, r7, r3
 800ac3c:	2202      	movs	r2, #2
 800ac3e:	701a      	strb	r2, [r3, #0]
      break;
 800ac40:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800ac42:	2317      	movs	r3, #23
 800ac44:	18fb      	adds	r3, r7, r3
 800ac46:	781b      	ldrb	r3, [r3, #0]
}
 800ac48:	0018      	movs	r0, r3
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	b006      	add	sp, #24
 800ac4e:	bd80      	pop	{r7, pc}
 800ac50:	00000201 	.word	0x00000201

0800ac54 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b084      	sub	sp, #16
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
 800ac5c:	000a      	movs	r2, r1
 800ac5e:	1cfb      	adds	r3, r7, #3
 800ac60:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ac62:	687a      	ldr	r2, [r7, #4]
 800ac64:	23ae      	movs	r3, #174	@ 0xae
 800ac66:	009b      	lsls	r3, r3, #2
 800ac68:	58d3      	ldr	r3, [r2, r3]
 800ac6a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ac6c:	687a      	ldr	r2, [r7, #4]
 800ac6e:	23b0      	movs	r3, #176	@ 0xb0
 800ac70:	009b      	lsls	r3, r3, #2
 800ac72:	58d3      	ldr	r3, [r2, r3]
 800ac74:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800ac76:	687a      	ldr	r2, [r7, #4]
 800ac78:	23ae      	movs	r3, #174	@ 0xae
 800ac7a:	009b      	lsls	r3, r3, #2
 800ac7c:	58d3      	ldr	r3, [r2, r3]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d03e      	beq.n	800ad00 <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ac82:	1cfb      	adds	r3, r7, #3
 800ac84:	781a      	ldrb	r2, [r3, #0]
 800ac86:	6879      	ldr	r1, [r7, #4]
 800ac88:	0013      	movs	r3, r2
 800ac8a:	009b      	lsls	r3, r3, #2
 800ac8c:	189b      	adds	r3, r3, r2
 800ac8e:	009b      	lsls	r3, r3, #2
 800ac90:	18cb      	adds	r3, r1, r3
 800ac92:	331c      	adds	r3, #28
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d02b      	beq.n	800acf2 <USBD_CDC_DataIn+0x9e>
 800ac9a:	1cfb      	adds	r3, r7, #3
 800ac9c:	781a      	ldrb	r2, [r3, #0]
 800ac9e:	6879      	ldr	r1, [r7, #4]
 800aca0:	0013      	movs	r3, r2
 800aca2:	009b      	lsls	r3, r3, #2
 800aca4:	189b      	adds	r3, r3, r2
 800aca6:	009b      	lsls	r3, r3, #2
 800aca8:	18cb      	adds	r3, r1, r3
 800acaa:	331c      	adds	r3, #28
 800acac:	6818      	ldr	r0, [r3, #0]
 800acae:	1cfb      	adds	r3, r7, #3
 800acb0:	781a      	ldrb	r2, [r3, #0]
 800acb2:	68b9      	ldr	r1, [r7, #8]
 800acb4:	0013      	movs	r3, r2
 800acb6:	009b      	lsls	r3, r3, #2
 800acb8:	189b      	adds	r3, r3, r2
 800acba:	00db      	lsls	r3, r3, #3
 800acbc:	18cb      	adds	r3, r1, r3
 800acbe:	3320      	adds	r3, #32
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	0019      	movs	r1, r3
 800acc4:	f7f5 fac2 	bl	800024c <__aeabi_uidivmod>
 800acc8:	1e0b      	subs	r3, r1, #0
 800acca:	d112      	bne.n	800acf2 <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800accc:	1cfb      	adds	r3, r7, #3
 800acce:	781a      	ldrb	r2, [r3, #0]
 800acd0:	6879      	ldr	r1, [r7, #4]
 800acd2:	0013      	movs	r3, r2
 800acd4:	009b      	lsls	r3, r3, #2
 800acd6:	189b      	adds	r3, r3, r2
 800acd8:	009b      	lsls	r3, r3, #2
 800acda:	18cb      	adds	r3, r1, r3
 800acdc:	331c      	adds	r3, #28
 800acde:	2200      	movs	r2, #0
 800ace0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ace2:	1cfb      	adds	r3, r7, #3
 800ace4:	7819      	ldrb	r1, [r3, #0]
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	2300      	movs	r3, #0
 800acea:	2200      	movs	r2, #0
 800acec:	f001 ffce 	bl	800cc8c <USBD_LL_Transmit>
 800acf0:	e004      	b.n	800acfc <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 800acf2:	68fa      	ldr	r2, [r7, #12]
 800acf4:	2385      	movs	r3, #133	@ 0x85
 800acf6:	009b      	lsls	r3, r3, #2
 800acf8:	2100      	movs	r1, #0
 800acfa:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 800acfc:	2300      	movs	r3, #0
 800acfe:	e000      	b.n	800ad02 <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 800ad00:	2302      	movs	r3, #2
  }
}
 800ad02:	0018      	movs	r0, r3
 800ad04:	46bd      	mov	sp, r7
 800ad06:	b004      	add	sp, #16
 800ad08:	bd80      	pop	{r7, pc}

0800ad0a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ad0a:	b580      	push	{r7, lr}
 800ad0c:	b084      	sub	sp, #16
 800ad0e:	af00      	add	r7, sp, #0
 800ad10:	6078      	str	r0, [r7, #4]
 800ad12:	000a      	movs	r2, r1
 800ad14:	1cfb      	adds	r3, r7, #3
 800ad16:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ad18:	687a      	ldr	r2, [r7, #4]
 800ad1a:	23ae      	movs	r3, #174	@ 0xae
 800ad1c:	009b      	lsls	r3, r3, #2
 800ad1e:	58d3      	ldr	r3, [r2, r3]
 800ad20:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ad22:	1cfb      	adds	r3, r7, #3
 800ad24:	781a      	ldrb	r2, [r3, #0]
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	0011      	movs	r1, r2
 800ad2a:	0018      	movs	r0, r3
 800ad2c:	f002 f81c 	bl	800cd68 <USBD_LL_GetRxDataSize>
 800ad30:	0001      	movs	r1, r0
 800ad32:	68fa      	ldr	r2, [r7, #12]
 800ad34:	2383      	movs	r3, #131	@ 0x83
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800ad3a:	687a      	ldr	r2, [r7, #4]
 800ad3c:	23ae      	movs	r3, #174	@ 0xae
 800ad3e:	009b      	lsls	r3, r3, #2
 800ad40:	58d3      	ldr	r3, [r2, r3]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d011      	beq.n	800ad6a <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ad46:	687a      	ldr	r2, [r7, #4]
 800ad48:	23af      	movs	r3, #175	@ 0xaf
 800ad4a:	009b      	lsls	r3, r3, #2
 800ad4c:	58d3      	ldr	r3, [r2, r3]
 800ad4e:	68da      	ldr	r2, [r3, #12]
 800ad50:	68f9      	ldr	r1, [r7, #12]
 800ad52:	2381      	movs	r3, #129	@ 0x81
 800ad54:	009b      	lsls	r3, r3, #2
 800ad56:	58c8      	ldr	r0, [r1, r3]
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	2183      	movs	r1, #131	@ 0x83
 800ad5c:	0089      	lsls	r1, r1, #2
 800ad5e:	468c      	mov	ip, r1
 800ad60:	4463      	add	r3, ip
 800ad62:	0019      	movs	r1, r3
 800ad64:	4790      	blx	r2

    return USBD_OK;
 800ad66:	2300      	movs	r3, #0
 800ad68:	e000      	b.n	800ad6c <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 800ad6a:	2302      	movs	r3, #2
  }
}
 800ad6c:	0018      	movs	r0, r3
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	b004      	add	sp, #16
 800ad72:	bd80      	pop	{r7, pc}

0800ad74 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ad74:	b590      	push	{r4, r7, lr}
 800ad76:	b085      	sub	sp, #20
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ad7c:	687a      	ldr	r2, [r7, #4]
 800ad7e:	23ae      	movs	r3, #174	@ 0xae
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	58d3      	ldr	r3, [r2, r3]
 800ad84:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ad86:	687a      	ldr	r2, [r7, #4]
 800ad88:	23af      	movs	r3, #175	@ 0xaf
 800ad8a:	009b      	lsls	r3, r3, #2
 800ad8c:	58d3      	ldr	r3, [r2, r3]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d018      	beq.n	800adc4 <USBD_CDC_EP0_RxReady+0x50>
 800ad92:	68fa      	ldr	r2, [r7, #12]
 800ad94:	2380      	movs	r3, #128	@ 0x80
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	5cd3      	ldrb	r3, [r2, r3]
 800ad9a:	2bff      	cmp	r3, #255	@ 0xff
 800ad9c:	d012      	beq.n	800adc4 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	23af      	movs	r3, #175	@ 0xaf
 800ada2:	009b      	lsls	r3, r3, #2
 800ada4:	58d3      	ldr	r3, [r2, r3]
 800ada6:	689b      	ldr	r3, [r3, #8]
 800ada8:	68f9      	ldr	r1, [r7, #12]
 800adaa:	2280      	movs	r2, #128	@ 0x80
 800adac:	0092      	lsls	r2, r2, #2
 800adae:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 800adb0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800adb2:	68fa      	ldr	r2, [r7, #12]
 800adb4:	4c06      	ldr	r4, [pc, #24]	@ (800add0 <USBD_CDC_EP0_RxReady+0x5c>)
 800adb6:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800adb8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800adba:	68fa      	ldr	r2, [r7, #12]
 800adbc:	2380      	movs	r3, #128	@ 0x80
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	21ff      	movs	r1, #255	@ 0xff
 800adc2:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 800adc4:	2300      	movs	r3, #0
}
 800adc6:	0018      	movs	r0, r3
 800adc8:	46bd      	mov	sp, r7
 800adca:	b005      	add	sp, #20
 800adcc:	bd90      	pop	{r4, r7, pc}
 800adce:	46c0      	nop			@ (mov r8, r8)
 800add0:	00000201 	.word	0x00000201

0800add4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b082      	sub	sp, #8
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2243      	movs	r2, #67	@ 0x43
 800ade0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800ade2:	4b02      	ldr	r3, [pc, #8]	@ (800adec <USBD_CDC_GetFSCfgDesc+0x18>)
}
 800ade4:	0018      	movs	r0, r3
 800ade6:	46bd      	mov	sp, r7
 800ade8:	b002      	add	sp, #8
 800adea:	bd80      	pop	{r7, pc}
 800adec:	200000ac 	.word	0x200000ac

0800adf0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b082      	sub	sp, #8
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2243      	movs	r2, #67	@ 0x43
 800adfc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800adfe:	4b02      	ldr	r3, [pc, #8]	@ (800ae08 <USBD_CDC_GetHSCfgDesc+0x18>)
}
 800ae00:	0018      	movs	r0, r3
 800ae02:	46bd      	mov	sp, r7
 800ae04:	b002      	add	sp, #8
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	20000068 	.word	0x20000068

0800ae0c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b082      	sub	sp, #8
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2243      	movs	r2, #67	@ 0x43
 800ae18:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800ae1a:	4b02      	ldr	r3, [pc, #8]	@ (800ae24 <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 800ae1c:	0018      	movs	r0, r3
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	b002      	add	sp, #8
 800ae22:	bd80      	pop	{r7, pc}
 800ae24:	200000f0 	.word	0x200000f0

0800ae28 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b082      	sub	sp, #8
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	220a      	movs	r2, #10
 800ae34:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800ae36:	4b02      	ldr	r3, [pc, #8]	@ (800ae40 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800ae38:	0018      	movs	r0, r3
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	b002      	add	sp, #8
 800ae3e:	bd80      	pop	{r7, pc}
 800ae40:	20000024 	.word	0x20000024

0800ae44 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b084      	sub	sp, #16
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
 800ae4c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800ae4e:	200f      	movs	r0, #15
 800ae50:	183b      	adds	r3, r7, r0
 800ae52:	2202      	movs	r2, #2
 800ae54:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d007      	beq.n	800ae6c <USBD_CDC_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 800ae5c:	687a      	ldr	r2, [r7, #4]
 800ae5e:	23af      	movs	r3, #175	@ 0xaf
 800ae60:	009b      	lsls	r3, r3, #2
 800ae62:	6839      	ldr	r1, [r7, #0]
 800ae64:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800ae66:	183b      	adds	r3, r7, r0
 800ae68:	2200      	movs	r2, #0
 800ae6a:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800ae6c:	230f      	movs	r3, #15
 800ae6e:	18fb      	adds	r3, r7, r3
 800ae70:	781b      	ldrb	r3, [r3, #0]
}
 800ae72:	0018      	movs	r0, r3
 800ae74:	46bd      	mov	sp, r7
 800ae76:	b004      	add	sp, #16
 800ae78:	bd80      	pop	{r7, pc}

0800ae7a <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800ae7a:	b580      	push	{r7, lr}
 800ae7c:	b086      	sub	sp, #24
 800ae7e:	af00      	add	r7, sp, #0
 800ae80:	60f8      	str	r0, [r7, #12]
 800ae82:	60b9      	str	r1, [r7, #8]
 800ae84:	1dbb      	adds	r3, r7, #6
 800ae86:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ae88:	68fa      	ldr	r2, [r7, #12]
 800ae8a:	23ae      	movs	r3, #174	@ 0xae
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	58d3      	ldr	r3, [r2, r3]
 800ae90:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800ae92:	697a      	ldr	r2, [r7, #20]
 800ae94:	2382      	movs	r3, #130	@ 0x82
 800ae96:	009b      	lsls	r3, r3, #2
 800ae98:	68b9      	ldr	r1, [r7, #8]
 800ae9a:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800ae9c:	1dbb      	adds	r3, r7, #6
 800ae9e:	8819      	ldrh	r1, [r3, #0]
 800aea0:	697a      	ldr	r2, [r7, #20]
 800aea2:	2384      	movs	r3, #132	@ 0x84
 800aea4:	009b      	lsls	r3, r3, #2
 800aea6:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800aea8:	2300      	movs	r3, #0
}
 800aeaa:	0018      	movs	r0, r3
 800aeac:	46bd      	mov	sp, r7
 800aeae:	b006      	add	sp, #24
 800aeb0:	bd80      	pop	{r7, pc}

0800aeb2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800aeb2:	b580      	push	{r7, lr}
 800aeb4:	b084      	sub	sp, #16
 800aeb6:	af00      	add	r7, sp, #0
 800aeb8:	6078      	str	r0, [r7, #4]
 800aeba:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	23ae      	movs	r3, #174	@ 0xae
 800aec0:	009b      	lsls	r3, r3, #2
 800aec2:	58d3      	ldr	r3, [r2, r3]
 800aec4:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800aec6:	68fa      	ldr	r2, [r7, #12]
 800aec8:	2381      	movs	r3, #129	@ 0x81
 800aeca:	009b      	lsls	r3, r3, #2
 800aecc:	6839      	ldr	r1, [r7, #0]
 800aece:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800aed0:	2300      	movs	r3, #0
}
 800aed2:	0018      	movs	r0, r3
 800aed4:	46bd      	mov	sp, r7
 800aed6:	b004      	add	sp, #16
 800aed8:	bd80      	pop	{r7, pc}

0800aeda <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800aeda:	b580      	push	{r7, lr}
 800aedc:	b084      	sub	sp, #16
 800aede:	af00      	add	r7, sp, #0
 800aee0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aee2:	687a      	ldr	r2, [r7, #4]
 800aee4:	23ae      	movs	r3, #174	@ 0xae
 800aee6:	009b      	lsls	r3, r3, #2
 800aee8:	58d3      	ldr	r3, [r2, r3]
 800aeea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	23ae      	movs	r3, #174	@ 0xae
 800aef0:	009b      	lsls	r3, r3, #2
 800aef2:	58d3      	ldr	r3, [r2, r3]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d022      	beq.n	800af3e <USBD_CDC_TransmitPacket+0x64>
  {
    if (hcdc->TxState == 0U)
 800aef8:	68fa      	ldr	r2, [r7, #12]
 800aefa:	2385      	movs	r3, #133	@ 0x85
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	58d3      	ldr	r3, [r2, r3]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d11a      	bne.n	800af3a <USBD_CDC_TransmitPacket+0x60>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800af04:	68fa      	ldr	r2, [r7, #12]
 800af06:	2385      	movs	r3, #133	@ 0x85
 800af08:	009b      	lsls	r3, r3, #2
 800af0a:	2101      	movs	r1, #1
 800af0c:	50d1      	str	r1, [r2, r3]

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800af0e:	68fa      	ldr	r2, [r7, #12]
 800af10:	2384      	movs	r3, #132	@ 0x84
 800af12:	009b      	lsls	r3, r3, #2
 800af14:	58d2      	ldr	r2, [r2, r3]
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800af1a:	68fa      	ldr	r2, [r7, #12]
 800af1c:	2382      	movs	r3, #130	@ 0x82
 800af1e:	009b      	lsls	r3, r3, #2
 800af20:	58d1      	ldr	r1, [r2, r3]
                       (uint16_t)hcdc->TxLength);
 800af22:	68fa      	ldr	r2, [r7, #12]
 800af24:	2384      	movs	r3, #132	@ 0x84
 800af26:	009b      	lsls	r3, r3, #2
 800af28:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800af2a:	b29b      	uxth	r3, r3
 800af2c:	6878      	ldr	r0, [r7, #4]
 800af2e:	000a      	movs	r2, r1
 800af30:	2181      	movs	r1, #129	@ 0x81
 800af32:	f001 feab 	bl	800cc8c <USBD_LL_Transmit>

      return USBD_OK;
 800af36:	2300      	movs	r3, #0
 800af38:	e002      	b.n	800af40 <USBD_CDC_TransmitPacket+0x66>
    }
    else
    {
      return USBD_BUSY;
 800af3a:	2301      	movs	r3, #1
 800af3c:	e000      	b.n	800af40 <USBD_CDC_TransmitPacket+0x66>
    }
  }
  else
  {
    return USBD_FAIL;
 800af3e:	2302      	movs	r3, #2
  }
}
 800af40:	0018      	movs	r0, r3
 800af42:	46bd      	mov	sp, r7
 800af44:	b004      	add	sp, #16
 800af46:	bd80      	pop	{r7, pc}

0800af48 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b084      	sub	sp, #16
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	23ae      	movs	r3, #174	@ 0xae
 800af54:	009b      	lsls	r3, r3, #2
 800af56:	58d3      	ldr	r3, [r2, r3]
 800af58:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800af5a:	687a      	ldr	r2, [r7, #4]
 800af5c:	23ae      	movs	r3, #174	@ 0xae
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	58d3      	ldr	r3, [r2, r3]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d019      	beq.n	800af9a <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	7c1b      	ldrb	r3, [r3, #16]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d10a      	bne.n	800af84 <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800af6e:	68fa      	ldr	r2, [r7, #12]
 800af70:	2381      	movs	r3, #129	@ 0x81
 800af72:	009b      	lsls	r3, r3, #2
 800af74:	58d2      	ldr	r2, [r2, r3]
 800af76:	2380      	movs	r3, #128	@ 0x80
 800af78:	009b      	lsls	r3, r3, #2
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	2101      	movs	r1, #1
 800af7e:	f001 febc 	bl	800ccfa <USBD_LL_PrepareReceive>
 800af82:	e008      	b.n	800af96 <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800af84:	68fa      	ldr	r2, [r7, #12]
 800af86:	2381      	movs	r3, #129	@ 0x81
 800af88:	009b      	lsls	r3, r3, #2
 800af8a:	58d2      	ldr	r2, [r2, r3]
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	2340      	movs	r3, #64	@ 0x40
 800af90:	2101      	movs	r1, #1
 800af92:	f001 feb2 	bl	800ccfa <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800af96:	2300      	movs	r3, #0
 800af98:	e000      	b.n	800af9c <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 800af9a:	2302      	movs	r3, #2
  }
}
 800af9c:	0018      	movs	r0, r3
 800af9e:	46bd      	mov	sp, r7
 800afa0:	b004      	add	sp, #16
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	60f8      	str	r0, [r7, #12]
 800afac:	60b9      	str	r1, [r7, #8]
 800afae:	1dfb      	adds	r3, r7, #7
 800afb0:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d101      	bne.n	800afbc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800afb8:	2302      	movs	r3, #2
 800afba:	e020      	b.n	800affe <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800afbc:	68fa      	ldr	r2, [r7, #12]
 800afbe:	23ad      	movs	r3, #173	@ 0xad
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	58d3      	ldr	r3, [r2, r3]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d004      	beq.n	800afd2 <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800afc8:	68fa      	ldr	r2, [r7, #12]
 800afca:	23ad      	movs	r3, #173	@ 0xad
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	2100      	movs	r1, #0
 800afd0:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d004      	beq.n	800afe2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800afd8:	68fa      	ldr	r2, [r7, #12]
 800afda:	23ac      	movs	r3, #172	@ 0xac
 800afdc:	009b      	lsls	r3, r3, #2
 800afde:	68b9      	ldr	r1, [r7, #8]
 800afe0:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800afe2:	68fa      	ldr	r2, [r7, #12]
 800afe4:	23a7      	movs	r3, #167	@ 0xa7
 800afe6:	009b      	lsls	r3, r3, #2
 800afe8:	2101      	movs	r1, #1
 800afea:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	1dfa      	adds	r2, r7, #7
 800aff0:	7812      	ldrb	r2, [r2, #0]
 800aff2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	0018      	movs	r0, r3
 800aff8:	f001 fcac 	bl	800c954 <USBD_LL_Init>

  return USBD_OK;
 800affc:	2300      	movs	r3, #0
}
 800affe:	0018      	movs	r0, r3
 800b000:	46bd      	mov	sp, r7
 800b002:	b004      	add	sp, #16
 800b004:	bd80      	pop	{r7, pc}

0800b006 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b006:	b580      	push	{r7, lr}
 800b008:	b084      	sub	sp, #16
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]
 800b00e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800b010:	200f      	movs	r0, #15
 800b012:	183b      	adds	r3, r7, r0
 800b014:	2200      	movs	r2, #0
 800b016:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d008      	beq.n	800b030 <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800b01e:	687a      	ldr	r2, [r7, #4]
 800b020:	23ad      	movs	r3, #173	@ 0xad
 800b022:	009b      	lsls	r3, r3, #2
 800b024:	6839      	ldr	r1, [r7, #0]
 800b026:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 800b028:	183b      	adds	r3, r7, r0
 800b02a:	2200      	movs	r2, #0
 800b02c:	701a      	strb	r2, [r3, #0]
 800b02e:	e003      	b.n	800b038 <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800b030:	230f      	movs	r3, #15
 800b032:	18fb      	adds	r3, r7, r3
 800b034:	2202      	movs	r2, #2
 800b036:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800b038:	230f      	movs	r3, #15
 800b03a:	18fb      	adds	r3, r7, r3
 800b03c:	781b      	ldrb	r3, [r3, #0]
}
 800b03e:	0018      	movs	r0, r3
 800b040:	46bd      	mov	sp, r7
 800b042:	b004      	add	sp, #16
 800b044:	bd80      	pop	{r7, pc}

0800b046 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b046:	b580      	push	{r7, lr}
 800b048:	b082      	sub	sp, #8
 800b04a:	af00      	add	r7, sp, #0
 800b04c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	0018      	movs	r0, r3
 800b052:	f001 fce3 	bl	800ca1c <USBD_LL_Start>

  return USBD_OK;
 800b056:	2300      	movs	r3, #0
}
 800b058:	0018      	movs	r0, r3
 800b05a:	46bd      	mov	sp, r7
 800b05c:	b002      	add	sp, #8
 800b05e:	bd80      	pop	{r7, pc}

0800b060 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b082      	sub	sp, #8
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b068:	2300      	movs	r3, #0
}
 800b06a:	0018      	movs	r0, r3
 800b06c:	46bd      	mov	sp, r7
 800b06e:	b002      	add	sp, #8
 800b070:	bd80      	pop	{r7, pc}

0800b072 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b072:	b590      	push	{r4, r7, lr}
 800b074:	b085      	sub	sp, #20
 800b076:	af00      	add	r7, sp, #0
 800b078:	6078      	str	r0, [r7, #4]
 800b07a:	000a      	movs	r2, r1
 800b07c:	1cfb      	adds	r3, r7, #3
 800b07e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b080:	240f      	movs	r4, #15
 800b082:	193b      	adds	r3, r7, r4
 800b084:	2202      	movs	r2, #2
 800b086:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 800b088:	687a      	ldr	r2, [r7, #4]
 800b08a:	23ad      	movs	r3, #173	@ 0xad
 800b08c:	009b      	lsls	r3, r3, #2
 800b08e:	58d3      	ldr	r3, [r2, r3]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d00e      	beq.n	800b0b2 <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800b094:	687a      	ldr	r2, [r7, #4]
 800b096:	23ad      	movs	r3, #173	@ 0xad
 800b098:	009b      	lsls	r3, r3, #2
 800b09a:	58d3      	ldr	r3, [r2, r3]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	1cfa      	adds	r2, r7, #3
 800b0a0:	7811      	ldrb	r1, [r2, #0]
 800b0a2:	687a      	ldr	r2, [r7, #4]
 800b0a4:	0010      	movs	r0, r2
 800b0a6:	4798      	blx	r3
 800b0a8:	1e03      	subs	r3, r0, #0
 800b0aa:	d102      	bne.n	800b0b2 <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 800b0ac:	193b      	adds	r3, r7, r4
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 800b0b2:	230f      	movs	r3, #15
 800b0b4:	18fb      	adds	r3, r7, r3
 800b0b6:	781b      	ldrb	r3, [r3, #0]
}
 800b0b8:	0018      	movs	r0, r3
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	b005      	add	sp, #20
 800b0be:	bd90      	pop	{r4, r7, pc}

0800b0c0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b082      	sub	sp, #8
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
 800b0c8:	000a      	movs	r2, r1
 800b0ca:	1cfb      	adds	r3, r7, #3
 800b0cc:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800b0ce:	687a      	ldr	r2, [r7, #4]
 800b0d0:	23ad      	movs	r3, #173	@ 0xad
 800b0d2:	009b      	lsls	r3, r3, #2
 800b0d4:	58d3      	ldr	r3, [r2, r3]
 800b0d6:	685b      	ldr	r3, [r3, #4]
 800b0d8:	1cfa      	adds	r2, r7, #3
 800b0da:	7811      	ldrb	r1, [r2, #0]
 800b0dc:	687a      	ldr	r2, [r7, #4]
 800b0de:	0010      	movs	r0, r2
 800b0e0:	4798      	blx	r3

  return USBD_OK;
 800b0e2:	2300      	movs	r3, #0
}
 800b0e4:	0018      	movs	r0, r3
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	b002      	add	sp, #8
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b082      	sub	sp, #8
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
 800b0f4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	22aa      	movs	r2, #170	@ 0xaa
 800b0fa:	0092      	lsls	r2, r2, #2
 800b0fc:	4694      	mov	ip, r2
 800b0fe:	4463      	add	r3, ip
 800b100:	683a      	ldr	r2, [r7, #0]
 800b102:	0011      	movs	r1, r2
 800b104:	0018      	movs	r0, r3
 800b106:	f001 f810 	bl	800c12a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b10a:	687a      	ldr	r2, [r7, #4]
 800b10c:	23a5      	movs	r3, #165	@ 0xa5
 800b10e:	009b      	lsls	r3, r3, #2
 800b110:	2101      	movs	r1, #1
 800b112:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	4a23      	ldr	r2, [pc, #140]	@ (800b1a4 <USBD_LL_SetupStage+0xb8>)
 800b118:	5a9b      	ldrh	r3, [r3, r2]
 800b11a:	0019      	movs	r1, r3
 800b11c:	687a      	ldr	r2, [r7, #4]
 800b11e:	23a6      	movs	r3, #166	@ 0xa6
 800b120:	009b      	lsls	r3, r3, #2
 800b122:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800b124:	687a      	ldr	r2, [r7, #4]
 800b126:	23aa      	movs	r3, #170	@ 0xaa
 800b128:	009b      	lsls	r3, r3, #2
 800b12a:	5cd3      	ldrb	r3, [r2, r3]
 800b12c:	001a      	movs	r2, r3
 800b12e:	231f      	movs	r3, #31
 800b130:	4013      	ands	r3, r2
 800b132:	2b02      	cmp	r3, #2
 800b134:	d019      	beq.n	800b16a <USBD_LL_SetupStage+0x7e>
 800b136:	d822      	bhi.n	800b17e <USBD_LL_SetupStage+0x92>
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d002      	beq.n	800b142 <USBD_LL_SetupStage+0x56>
 800b13c:	2b01      	cmp	r3, #1
 800b13e:	d00a      	beq.n	800b156 <USBD_LL_SetupStage+0x6a>
 800b140:	e01d      	b.n	800b17e <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	22aa      	movs	r2, #170	@ 0xaa
 800b146:	0092      	lsls	r2, r2, #2
 800b148:	189a      	adds	r2, r3, r2
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	0011      	movs	r1, r2
 800b14e:	0018      	movs	r0, r3
 800b150:	f000 fa10 	bl	800b574 <USBD_StdDevReq>
      break;
 800b154:	e020      	b.n	800b198 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	22aa      	movs	r2, #170	@ 0xaa
 800b15a:	0092      	lsls	r2, r2, #2
 800b15c:	189a      	adds	r2, r3, r2
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	0011      	movs	r1, r2
 800b162:	0018      	movs	r0, r3
 800b164:	f000 fa78 	bl	800b658 <USBD_StdItfReq>
      break;
 800b168:	e016      	b.n	800b198 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	22aa      	movs	r2, #170	@ 0xaa
 800b16e:	0092      	lsls	r2, r2, #2
 800b170:	189a      	adds	r2, r3, r2
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	0011      	movs	r1, r2
 800b176:	0018      	movs	r0, r3
 800b178:	f000 fac5 	bl	800b706 <USBD_StdEPReq>
      break;
 800b17c:	e00c      	b.n	800b198 <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	23aa      	movs	r3, #170	@ 0xaa
 800b182:	009b      	lsls	r3, r3, #2
 800b184:	5cd3      	ldrb	r3, [r2, r3]
 800b186:	227f      	movs	r2, #127	@ 0x7f
 800b188:	4393      	bics	r3, r2
 800b18a:	b2da      	uxtb	r2, r3
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	0011      	movs	r1, r2
 800b190:	0018      	movs	r0, r3
 800b192:	f001 fcca 	bl	800cb2a <USBD_LL_StallEP>
      break;
 800b196:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 800b198:	2300      	movs	r3, #0
}
 800b19a:	0018      	movs	r0, r3
 800b19c:	46bd      	mov	sp, r7
 800b19e:	b002      	add	sp, #8
 800b1a0:	bd80      	pop	{r7, pc}
 800b1a2:	46c0      	nop			@ (mov r8, r8)
 800b1a4:	000002ae 	.word	0x000002ae

0800b1a8 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b086      	sub	sp, #24
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	60f8      	str	r0, [r7, #12]
 800b1b0:	607a      	str	r2, [r7, #4]
 800b1b2:	200b      	movs	r0, #11
 800b1b4:	183b      	adds	r3, r7, r0
 800b1b6:	1c0a      	adds	r2, r1, #0
 800b1b8:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b1ba:	183b      	adds	r3, r7, r0
 800b1bc:	781b      	ldrb	r3, [r3, #0]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d154      	bne.n	800b26c <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	3355      	adds	r3, #85	@ 0x55
 800b1c6:	33ff      	adds	r3, #255	@ 0xff
 800b1c8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b1ca:	68fa      	ldr	r2, [r7, #12]
 800b1cc:	23a5      	movs	r3, #165	@ 0xa5
 800b1ce:	009b      	lsls	r3, r3, #2
 800b1d0:	58d3      	ldr	r3, [r2, r3]
 800b1d2:	2b03      	cmp	r3, #3
 800b1d4:	d139      	bne.n	800b24a <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	68da      	ldr	r2, [r3, #12]
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	691b      	ldr	r3, [r3, #16]
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d919      	bls.n	800b216 <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	68da      	ldr	r2, [r3, #12]
 800b1e6:	697b      	ldr	r3, [r7, #20]
 800b1e8:	691b      	ldr	r3, [r3, #16]
 800b1ea:	1ad2      	subs	r2, r2, r3
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b1f0:	697b      	ldr	r3, [r7, #20]
 800b1f2:	68da      	ldr	r2, [r3, #12]
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d203      	bcs.n	800b204 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800b200:	b29b      	uxth	r3, r3
 800b202:	e002      	b.n	800b20a <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b208:	b29b      	uxth	r3, r3
 800b20a:	6879      	ldr	r1, [r7, #4]
 800b20c:	68f8      	ldr	r0, [r7, #12]
 800b20e:	001a      	movs	r2, r3
 800b210:	f001 f898 	bl	800c344 <USBD_CtlContinueRx>
 800b214:	e045      	b.n	800b2a2 <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b216:	68fa      	ldr	r2, [r7, #12]
 800b218:	23ad      	movs	r3, #173	@ 0xad
 800b21a:	009b      	lsls	r3, r3, #2
 800b21c:	58d3      	ldr	r3, [r2, r3]
 800b21e:	691b      	ldr	r3, [r3, #16]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d00d      	beq.n	800b240 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b224:	68fa      	ldr	r2, [r7, #12]
 800b226:	23a7      	movs	r3, #167	@ 0xa7
 800b228:	009b      	lsls	r3, r3, #2
 800b22a:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b22c:	2b03      	cmp	r3, #3
 800b22e:	d107      	bne.n	800b240 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b230:	68fa      	ldr	r2, [r7, #12]
 800b232:	23ad      	movs	r3, #173	@ 0xad
 800b234:	009b      	lsls	r3, r3, #2
 800b236:	58d3      	ldr	r3, [r2, r3]
 800b238:	691b      	ldr	r3, [r3, #16]
 800b23a:	68fa      	ldr	r2, [r7, #12]
 800b23c:	0010      	movs	r0, r2
 800b23e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	0018      	movs	r0, r3
 800b244:	f001 f891 	bl	800c36a <USBD_CtlSendStatus>
 800b248:	e02b      	b.n	800b2a2 <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800b24a:	68fa      	ldr	r2, [r7, #12]
 800b24c:	23a5      	movs	r3, #165	@ 0xa5
 800b24e:	009b      	lsls	r3, r3, #2
 800b250:	58d3      	ldr	r3, [r2, r3]
 800b252:	2b05      	cmp	r3, #5
 800b254:	d125      	bne.n	800b2a2 <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800b256:	68fa      	ldr	r2, [r7, #12]
 800b258:	23a5      	movs	r3, #165	@ 0xa5
 800b25a:	009b      	lsls	r3, r3, #2
 800b25c:	2100      	movs	r1, #0
 800b25e:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	2100      	movs	r1, #0
 800b264:	0018      	movs	r0, r3
 800b266:	f001 fc60 	bl	800cb2a <USBD_LL_StallEP>
 800b26a:	e01a      	b.n	800b2a2 <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b26c:	68fa      	ldr	r2, [r7, #12]
 800b26e:	23ad      	movs	r3, #173	@ 0xad
 800b270:	009b      	lsls	r3, r3, #2
 800b272:	58d3      	ldr	r3, [r2, r3]
 800b274:	699b      	ldr	r3, [r3, #24]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d011      	beq.n	800b29e <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b27a:	68fa      	ldr	r2, [r7, #12]
 800b27c:	23a7      	movs	r3, #167	@ 0xa7
 800b27e:	009b      	lsls	r3, r3, #2
 800b280:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 800b282:	2b03      	cmp	r3, #3
 800b284:	d10b      	bne.n	800b29e <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800b286:	68fa      	ldr	r2, [r7, #12]
 800b288:	23ad      	movs	r3, #173	@ 0xad
 800b28a:	009b      	lsls	r3, r3, #2
 800b28c:	58d3      	ldr	r3, [r2, r3]
 800b28e:	699b      	ldr	r3, [r3, #24]
 800b290:	220b      	movs	r2, #11
 800b292:	18ba      	adds	r2, r7, r2
 800b294:	7811      	ldrb	r1, [r2, #0]
 800b296:	68fa      	ldr	r2, [r7, #12]
 800b298:	0010      	movs	r0, r2
 800b29a:	4798      	blx	r3
 800b29c:	e001      	b.n	800b2a2 <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b29e:	2302      	movs	r3, #2
 800b2a0:	e000      	b.n	800b2a4 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 800b2a2:	2300      	movs	r3, #0
}
 800b2a4:	0018      	movs	r0, r3
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	b006      	add	sp, #24
 800b2aa:	bd80      	pop	{r7, pc}

0800b2ac <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b086      	sub	sp, #24
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	60f8      	str	r0, [r7, #12]
 800b2b4:	607a      	str	r2, [r7, #4]
 800b2b6:	200b      	movs	r0, #11
 800b2b8:	183b      	adds	r3, r7, r0
 800b2ba:	1c0a      	adds	r2, r1, #0
 800b2bc:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b2be:	183b      	adds	r3, r7, r0
 800b2c0:	781b      	ldrb	r3, [r3, #0]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d000      	beq.n	800b2c8 <USBD_LL_DataInStage+0x1c>
 800b2c6:	e08e      	b.n	800b3e6 <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	3314      	adds	r3, #20
 800b2cc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b2ce:	68fa      	ldr	r2, [r7, #12]
 800b2d0:	23a5      	movs	r3, #165	@ 0xa5
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	58d3      	ldr	r3, [r2, r3]
 800b2d6:	2b02      	cmp	r3, #2
 800b2d8:	d164      	bne.n	800b3a4 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	68da      	ldr	r2, [r3, #12]
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	691b      	ldr	r3, [r3, #16]
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d915      	bls.n	800b312 <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	68da      	ldr	r2, [r3, #12]
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	691b      	ldr	r3, [r3, #16]
 800b2ee:	1ad2      	subs	r2, r2, r3
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800b2f4:	697b      	ldr	r3, [r7, #20]
 800b2f6:	68db      	ldr	r3, [r3, #12]
 800b2f8:	b29a      	uxth	r2, r3
 800b2fa:	6879      	ldr	r1, [r7, #4]
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	0018      	movs	r0, r3
 800b300:	f000 ffe9 	bl	800c2d6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b304:	68f8      	ldr	r0, [r7, #12]
 800b306:	2300      	movs	r3, #0
 800b308:	2200      	movs	r2, #0
 800b30a:	2100      	movs	r1, #0
 800b30c:	f001 fcf5 	bl	800ccfa <USBD_LL_PrepareReceive>
 800b310:	e059      	b.n	800b3c6 <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	689a      	ldr	r2, [r3, #8]
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	691b      	ldr	r3, [r3, #16]
 800b31a:	0019      	movs	r1, r3
 800b31c:	0010      	movs	r0, r2
 800b31e:	f7f4 ff95 	bl	800024c <__aeabi_uidivmod>
 800b322:	1e0b      	subs	r3, r1, #0
 800b324:	d11f      	bne.n	800b366 <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	689a      	ldr	r2, [r3, #8]
 800b32a:	697b      	ldr	r3, [r7, #20]
 800b32c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b32e:	429a      	cmp	r2, r3
 800b330:	d319      	bcc.n	800b366 <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	689a      	ldr	r2, [r3, #8]
 800b336:	68f9      	ldr	r1, [r7, #12]
 800b338:	23a6      	movs	r3, #166	@ 0xa6
 800b33a:	009b      	lsls	r3, r3, #2
 800b33c:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800b33e:	429a      	cmp	r2, r3
 800b340:	d211      	bcs.n	800b366 <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2200      	movs	r2, #0
 800b346:	2100      	movs	r1, #0
 800b348:	0018      	movs	r0, r3
 800b34a:	f000 ffc4 	bl	800c2d6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b34e:	68fa      	ldr	r2, [r7, #12]
 800b350:	23a6      	movs	r3, #166	@ 0xa6
 800b352:	009b      	lsls	r3, r3, #2
 800b354:	2100      	movs	r1, #0
 800b356:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b358:	68f8      	ldr	r0, [r7, #12]
 800b35a:	2300      	movs	r3, #0
 800b35c:	2200      	movs	r2, #0
 800b35e:	2100      	movs	r1, #0
 800b360:	f001 fccb 	bl	800ccfa <USBD_LL_PrepareReceive>
 800b364:	e02f      	b.n	800b3c6 <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b366:	68fa      	ldr	r2, [r7, #12]
 800b368:	23ad      	movs	r3, #173	@ 0xad
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	58d3      	ldr	r3, [r2, r3]
 800b36e:	68db      	ldr	r3, [r3, #12]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d00d      	beq.n	800b390 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	23a7      	movs	r3, #167	@ 0xa7
 800b378:	009b      	lsls	r3, r3, #2
 800b37a:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b37c:	2b03      	cmp	r3, #3
 800b37e:	d107      	bne.n	800b390 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b380:	68fa      	ldr	r2, [r7, #12]
 800b382:	23ad      	movs	r3, #173	@ 0xad
 800b384:	009b      	lsls	r3, r3, #2
 800b386:	58d3      	ldr	r3, [r2, r3]
 800b388:	68db      	ldr	r3, [r3, #12]
 800b38a:	68fa      	ldr	r2, [r7, #12]
 800b38c:	0010      	movs	r0, r2
 800b38e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	2180      	movs	r1, #128	@ 0x80
 800b394:	0018      	movs	r0, r3
 800b396:	f001 fbc8 	bl	800cb2a <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	0018      	movs	r0, r3
 800b39e:	f000 fff8 	bl	800c392 <USBD_CtlReceiveStatus>
 800b3a2:	e010      	b.n	800b3c6 <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b3a4:	68fa      	ldr	r2, [r7, #12]
 800b3a6:	23a5      	movs	r3, #165	@ 0xa5
 800b3a8:	009b      	lsls	r3, r3, #2
 800b3aa:	58d3      	ldr	r3, [r2, r3]
 800b3ac:	2b04      	cmp	r3, #4
 800b3ae:	d005      	beq.n	800b3bc <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800b3b0:	68fa      	ldr	r2, [r7, #12]
 800b3b2:	23a5      	movs	r3, #165	@ 0xa5
 800b3b4:	009b      	lsls	r3, r3, #2
 800b3b6:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d104      	bne.n	800b3c6 <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2180      	movs	r1, #128	@ 0x80
 800b3c0:	0018      	movs	r0, r3
 800b3c2:	f001 fbb2 	bl	800cb2a <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800b3c6:	68fa      	ldr	r2, [r7, #12]
 800b3c8:	23a8      	movs	r3, #168	@ 0xa8
 800b3ca:	009b      	lsls	r3, r3, #2
 800b3cc:	5cd3      	ldrb	r3, [r2, r3]
 800b3ce:	2b01      	cmp	r3, #1
 800b3d0:	d124      	bne.n	800b41c <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	0018      	movs	r0, r3
 800b3d6:	f7ff fe43 	bl	800b060 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b3da:	68fa      	ldr	r2, [r7, #12]
 800b3dc:	23a8      	movs	r3, #168	@ 0xa8
 800b3de:	009b      	lsls	r3, r3, #2
 800b3e0:	2100      	movs	r1, #0
 800b3e2:	54d1      	strb	r1, [r2, r3]
 800b3e4:	e01a      	b.n	800b41c <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b3e6:	68fa      	ldr	r2, [r7, #12]
 800b3e8:	23ad      	movs	r3, #173	@ 0xad
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	58d3      	ldr	r3, [r2, r3]
 800b3ee:	695b      	ldr	r3, [r3, #20]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d011      	beq.n	800b418 <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b3f4:	68fa      	ldr	r2, [r7, #12]
 800b3f6:	23a7      	movs	r3, #167	@ 0xa7
 800b3f8:	009b      	lsls	r3, r3, #2
 800b3fa:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 800b3fc:	2b03      	cmp	r3, #3
 800b3fe:	d10b      	bne.n	800b418 <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800b400:	68fa      	ldr	r2, [r7, #12]
 800b402:	23ad      	movs	r3, #173	@ 0xad
 800b404:	009b      	lsls	r3, r3, #2
 800b406:	58d3      	ldr	r3, [r2, r3]
 800b408:	695b      	ldr	r3, [r3, #20]
 800b40a:	220b      	movs	r2, #11
 800b40c:	18ba      	adds	r2, r7, r2
 800b40e:	7811      	ldrb	r1, [r2, #0]
 800b410:	68fa      	ldr	r2, [r7, #12]
 800b412:	0010      	movs	r0, r2
 800b414:	4798      	blx	r3
 800b416:	e001      	b.n	800b41c <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b418:	2302      	movs	r3, #2
 800b41a:	e000      	b.n	800b41e <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 800b41c:	2300      	movs	r3, #0
}
 800b41e:	0018      	movs	r0, r3
 800b420:	46bd      	mov	sp, r7
 800b422:	b006      	add	sp, #24
 800b424:	bd80      	pop	{r7, pc}

0800b426 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b426:	b580      	push	{r7, lr}
 800b428:	b082      	sub	sp, #8
 800b42a:	af00      	add	r7, sp, #0
 800b42c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	2340      	movs	r3, #64	@ 0x40
 800b432:	2200      	movs	r2, #0
 800b434:	2100      	movs	r1, #0
 800b436:	f001 fb16 	bl	800ca66 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b43a:	687a      	ldr	r2, [r7, #4]
 800b43c:	23ac      	movs	r3, #172	@ 0xac
 800b43e:	005b      	lsls	r3, r3, #1
 800b440:	2101      	movs	r1, #1
 800b442:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	23b2      	movs	r3, #178	@ 0xb2
 800b448:	005b      	lsls	r3, r3, #1
 800b44a:	2140      	movs	r1, #64	@ 0x40
 800b44c:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b44e:	6878      	ldr	r0, [r7, #4]
 800b450:	2340      	movs	r3, #64	@ 0x40
 800b452:	2200      	movs	r2, #0
 800b454:	2180      	movs	r1, #128	@ 0x80
 800b456:	f001 fb06 	bl	800ca66 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2201      	movs	r2, #1
 800b45e:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	2240      	movs	r2, #64	@ 0x40
 800b464:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b466:	687a      	ldr	r2, [r7, #4]
 800b468:	23a7      	movs	r3, #167	@ 0xa7
 800b46a:	009b      	lsls	r3, r3, #2
 800b46c:	2101      	movs	r1, #1
 800b46e:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800b470:	687a      	ldr	r2, [r7, #4]
 800b472:	23a5      	movs	r3, #165	@ 0xa5
 800b474:	009b      	lsls	r3, r3, #2
 800b476:	2100      	movs	r1, #0
 800b478:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2200      	movs	r2, #0
 800b47e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b480:	687a      	ldr	r2, [r7, #4]
 800b482:	23a9      	movs	r3, #169	@ 0xa9
 800b484:	009b      	lsls	r3, r3, #2
 800b486:	2100      	movs	r1, #0
 800b488:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 800b48a:	687a      	ldr	r2, [r7, #4]
 800b48c:	23ae      	movs	r3, #174	@ 0xae
 800b48e:	009b      	lsls	r3, r3, #2
 800b490:	58d3      	ldr	r3, [r2, r3]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d00a      	beq.n	800b4ac <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	23ad      	movs	r3, #173	@ 0xad
 800b49a:	009b      	lsls	r3, r3, #2
 800b49c:	58d3      	ldr	r3, [r2, r3]
 800b49e:	685a      	ldr	r2, [r3, #4]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	685b      	ldr	r3, [r3, #4]
 800b4a4:	b2d9      	uxtb	r1, r3
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	0018      	movs	r0, r3
 800b4aa:	4790      	blx	r2
  }

  return USBD_OK;
 800b4ac:	2300      	movs	r3, #0
}
 800b4ae:	0018      	movs	r0, r3
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	b002      	add	sp, #8
 800b4b4:	bd80      	pop	{r7, pc}

0800b4b6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b4b6:	b580      	push	{r7, lr}
 800b4b8:	b082      	sub	sp, #8
 800b4ba:	af00      	add	r7, sp, #0
 800b4bc:	6078      	str	r0, [r7, #4]
 800b4be:	000a      	movs	r2, r1
 800b4c0:	1cfb      	adds	r3, r7, #3
 800b4c2:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	1cfa      	adds	r2, r7, #3
 800b4c8:	7812      	ldrb	r2, [r2, #0]
 800b4ca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b4cc:	2300      	movs	r3, #0
}
 800b4ce:	0018      	movs	r0, r3
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	b002      	add	sp, #8
 800b4d4:	bd80      	pop	{r7, pc}
	...

0800b4d8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b082      	sub	sp, #8
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800b4e0:	687a      	ldr	r2, [r7, #4]
 800b4e2:	23a7      	movs	r3, #167	@ 0xa7
 800b4e4:	009b      	lsls	r3, r3, #2
 800b4e6:	5cd1      	ldrb	r1, [r2, r3]
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	4a06      	ldr	r2, [pc, #24]	@ (800b504 <USBD_LL_Suspend+0x2c>)
 800b4ec:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800b4ee:	687a      	ldr	r2, [r7, #4]
 800b4f0:	23a7      	movs	r3, #167	@ 0xa7
 800b4f2:	009b      	lsls	r3, r3, #2
 800b4f4:	2104      	movs	r1, #4
 800b4f6:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800b4f8:	2300      	movs	r3, #0
}
 800b4fa:	0018      	movs	r0, r3
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	b002      	add	sp, #8
 800b500:	bd80      	pop	{r7, pc}
 800b502:	46c0      	nop			@ (mov r8, r8)
 800b504:	0000029d 	.word	0x0000029d

0800b508 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b082      	sub	sp, #8
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b510:	687a      	ldr	r2, [r7, #4]
 800b512:	23a7      	movs	r3, #167	@ 0xa7
 800b514:	009b      	lsls	r3, r3, #2
 800b516:	5cd3      	ldrb	r3, [r2, r3]
 800b518:	2b04      	cmp	r3, #4
 800b51a:	d106      	bne.n	800b52a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	4a05      	ldr	r2, [pc, #20]	@ (800b534 <USBD_LL_Resume+0x2c>)
 800b520:	5c99      	ldrb	r1, [r3, r2]
 800b522:	687a      	ldr	r2, [r7, #4]
 800b524:	23a7      	movs	r3, #167	@ 0xa7
 800b526:	009b      	lsls	r3, r3, #2
 800b528:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800b52a:	2300      	movs	r3, #0
}
 800b52c:	0018      	movs	r0, r3
 800b52e:	46bd      	mov	sp, r7
 800b530:	b002      	add	sp, #8
 800b532:	bd80      	pop	{r7, pc}
 800b534:	0000029d 	.word	0x0000029d

0800b538 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b082      	sub	sp, #8
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b540:	687a      	ldr	r2, [r7, #4]
 800b542:	23a7      	movs	r3, #167	@ 0xa7
 800b544:	009b      	lsls	r3, r3, #2
 800b546:	5cd3      	ldrb	r3, [r2, r3]
 800b548:	2b03      	cmp	r3, #3
 800b54a:	d10e      	bne.n	800b56a <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 800b54c:	687a      	ldr	r2, [r7, #4]
 800b54e:	23ad      	movs	r3, #173	@ 0xad
 800b550:	009b      	lsls	r3, r3, #2
 800b552:	58d3      	ldr	r3, [r2, r3]
 800b554:	69db      	ldr	r3, [r3, #28]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d007      	beq.n	800b56a <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 800b55a:	687a      	ldr	r2, [r7, #4]
 800b55c:	23ad      	movs	r3, #173	@ 0xad
 800b55e:	009b      	lsls	r3, r3, #2
 800b560:	58d3      	ldr	r3, [r2, r3]
 800b562:	69db      	ldr	r3, [r3, #28]
 800b564:	687a      	ldr	r2, [r7, #4]
 800b566:	0010      	movs	r0, r2
 800b568:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b56a:	2300      	movs	r3, #0
}
 800b56c:	0018      	movs	r0, r3
 800b56e:	46bd      	mov	sp, r7
 800b570:	b002      	add	sp, #8
 800b572:	bd80      	pop	{r7, pc}

0800b574 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b084      	sub	sp, #16
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b57e:	230f      	movs	r3, #15
 800b580:	18fb      	adds	r3, r7, r3
 800b582:	2200      	movs	r2, #0
 800b584:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	781b      	ldrb	r3, [r3, #0]
 800b58a:	001a      	movs	r2, r3
 800b58c:	2360      	movs	r3, #96	@ 0x60
 800b58e:	4013      	ands	r3, r2
 800b590:	2b40      	cmp	r3, #64	@ 0x40
 800b592:	d004      	beq.n	800b59e <USBD_StdDevReq+0x2a>
 800b594:	d84f      	bhi.n	800b636 <USBD_StdDevReq+0xc2>
 800b596:	2b00      	cmp	r3, #0
 800b598:	d00b      	beq.n	800b5b2 <USBD_StdDevReq+0x3e>
 800b59a:	2b20      	cmp	r3, #32
 800b59c:	d14b      	bne.n	800b636 <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b59e:	687a      	ldr	r2, [r7, #4]
 800b5a0:	23ad      	movs	r3, #173	@ 0xad
 800b5a2:	009b      	lsls	r3, r3, #2
 800b5a4:	58d3      	ldr	r3, [r2, r3]
 800b5a6:	689b      	ldr	r3, [r3, #8]
 800b5a8:	6839      	ldr	r1, [r7, #0]
 800b5aa:	687a      	ldr	r2, [r7, #4]
 800b5ac:	0010      	movs	r0, r2
 800b5ae:	4798      	blx	r3
      break;
 800b5b0:	e048      	b.n	800b644 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	785b      	ldrb	r3, [r3, #1]
 800b5b6:	2b09      	cmp	r3, #9
 800b5b8:	d835      	bhi.n	800b626 <USBD_StdDevReq+0xb2>
 800b5ba:	009a      	lsls	r2, r3, #2
 800b5bc:	4b25      	ldr	r3, [pc, #148]	@ (800b654 <USBD_StdDevReq+0xe0>)
 800b5be:	18d3      	adds	r3, r2, r3
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b5c4:	683a      	ldr	r2, [r7, #0]
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	0011      	movs	r1, r2
 800b5ca:	0018      	movs	r0, r3
 800b5cc:	f000 fa52 	bl	800ba74 <USBD_GetDescriptor>
          break;
 800b5d0:	e030      	b.n	800b634 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b5d2:	683a      	ldr	r2, [r7, #0]
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	0011      	movs	r1, r2
 800b5d8:	0018      	movs	r0, r3
 800b5da:	f000 fbfd 	bl	800bdd8 <USBD_SetAddress>
          break;
 800b5de:	e029      	b.n	800b634 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800b5e0:	683a      	ldr	r2, [r7, #0]
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	0011      	movs	r1, r2
 800b5e6:	0018      	movs	r0, r3
 800b5e8:	f000 fc4a 	bl	800be80 <USBD_SetConfig>
          break;
 800b5ec:	e022      	b.n	800b634 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b5ee:	683a      	ldr	r2, [r7, #0]
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	0011      	movs	r1, r2
 800b5f4:	0018      	movs	r0, r3
 800b5f6:	f000 fce7 	bl	800bfc8 <USBD_GetConfig>
          break;
 800b5fa:	e01b      	b.n	800b634 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b5fc:	683a      	ldr	r2, [r7, #0]
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	0011      	movs	r1, r2
 800b602:	0018      	movs	r0, r3
 800b604:	f000 fd1b 	bl	800c03e <USBD_GetStatus>
          break;
 800b608:	e014      	b.n	800b634 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b60a:	683a      	ldr	r2, [r7, #0]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	0011      	movs	r1, r2
 800b610:	0018      	movs	r0, r3
 800b612:	f000 fd4e 	bl	800c0b2 <USBD_SetFeature>
          break;
 800b616:	e00d      	b.n	800b634 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b618:	683a      	ldr	r2, [r7, #0]
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	0011      	movs	r1, r2
 800b61e:	0018      	movs	r0, r3
 800b620:	f000 fd5d 	bl	800c0de <USBD_ClrFeature>
          break;
 800b624:	e006      	b.n	800b634 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b626:	683a      	ldr	r2, [r7, #0]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	0011      	movs	r1, r2
 800b62c:	0018      	movs	r0, r3
 800b62e:	f000 fdb4 	bl	800c19a <USBD_CtlError>
          break;
 800b632:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b634:	e006      	b.n	800b644 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800b636:	683a      	ldr	r2, [r7, #0]
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	0011      	movs	r1, r2
 800b63c:	0018      	movs	r0, r3
 800b63e:	f000 fdac 	bl	800c19a <USBD_CtlError>
      break;
 800b642:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b644:	230f      	movs	r3, #15
 800b646:	18fb      	adds	r3, r7, r3
 800b648:	781b      	ldrb	r3, [r3, #0]
}
 800b64a:	0018      	movs	r0, r3
 800b64c:	46bd      	mov	sp, r7
 800b64e:	b004      	add	sp, #16
 800b650:	bd80      	pop	{r7, pc}
 800b652:	46c0      	nop			@ (mov r8, r8)
 800b654:	0800fe44 	.word	0x0800fe44

0800b658 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800b658:	b5b0      	push	{r4, r5, r7, lr}
 800b65a:	b084      	sub	sp, #16
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
 800b660:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b662:	230f      	movs	r3, #15
 800b664:	18fb      	adds	r3, r7, r3
 800b666:	2200      	movs	r2, #0
 800b668:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	001a      	movs	r2, r3
 800b670:	2360      	movs	r3, #96	@ 0x60
 800b672:	4013      	ands	r3, r2
 800b674:	2b40      	cmp	r3, #64	@ 0x40
 800b676:	d004      	beq.n	800b682 <USBD_StdItfReq+0x2a>
 800b678:	d839      	bhi.n	800b6ee <USBD_StdItfReq+0x96>
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d001      	beq.n	800b682 <USBD_StdItfReq+0x2a>
 800b67e:	2b20      	cmp	r3, #32
 800b680:	d135      	bne.n	800b6ee <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	23a7      	movs	r3, #167	@ 0xa7
 800b686:	009b      	lsls	r3, r3, #2
 800b688:	5cd3      	ldrb	r3, [r2, r3]
 800b68a:	3b01      	subs	r3, #1
 800b68c:	2b02      	cmp	r3, #2
 800b68e:	d825      	bhi.n	800b6dc <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	889b      	ldrh	r3, [r3, #4]
 800b694:	b2db      	uxtb	r3, r3
 800b696:	2b01      	cmp	r3, #1
 800b698:	d819      	bhi.n	800b6ce <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b69a:	687a      	ldr	r2, [r7, #4]
 800b69c:	23ad      	movs	r3, #173	@ 0xad
 800b69e:	009b      	lsls	r3, r3, #2
 800b6a0:	58d3      	ldr	r3, [r2, r3]
 800b6a2:	689b      	ldr	r3, [r3, #8]
 800b6a4:	250f      	movs	r5, #15
 800b6a6:	197c      	adds	r4, r7, r5
 800b6a8:	6839      	ldr	r1, [r7, #0]
 800b6aa:	687a      	ldr	r2, [r7, #4]
 800b6ac:	0010      	movs	r0, r2
 800b6ae:	4798      	blx	r3
 800b6b0:	0003      	movs	r3, r0
 800b6b2:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	88db      	ldrh	r3, [r3, #6]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d116      	bne.n	800b6ea <USBD_StdItfReq+0x92>
 800b6bc:	197b      	adds	r3, r7, r5
 800b6be:	781b      	ldrb	r3, [r3, #0]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d112      	bne.n	800b6ea <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	0018      	movs	r0, r3
 800b6c8:	f000 fe4f 	bl	800c36a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b6cc:	e00d      	b.n	800b6ea <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 800b6ce:	683a      	ldr	r2, [r7, #0]
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	0011      	movs	r1, r2
 800b6d4:	0018      	movs	r0, r3
 800b6d6:	f000 fd60 	bl	800c19a <USBD_CtlError>
          break;
 800b6da:	e006      	b.n	800b6ea <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 800b6dc:	683a      	ldr	r2, [r7, #0]
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	0011      	movs	r1, r2
 800b6e2:	0018      	movs	r0, r3
 800b6e4:	f000 fd59 	bl	800c19a <USBD_CtlError>
          break;
 800b6e8:	e000      	b.n	800b6ec <USBD_StdItfReq+0x94>
          break;
 800b6ea:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b6ec:	e006      	b.n	800b6fc <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 800b6ee:	683a      	ldr	r2, [r7, #0]
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	0011      	movs	r1, r2
 800b6f4:	0018      	movs	r0, r3
 800b6f6:	f000 fd50 	bl	800c19a <USBD_CtlError>
      break;
 800b6fa:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 800b6fc:	2300      	movs	r3, #0
}
 800b6fe:	0018      	movs	r0, r3
 800b700:	46bd      	mov	sp, r7
 800b702:	b004      	add	sp, #16
 800b704:	bdb0      	pop	{r4, r5, r7, pc}

0800b706 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800b706:	b5b0      	push	{r4, r5, r7, lr}
 800b708:	b084      	sub	sp, #16
 800b70a:	af00      	add	r7, sp, #0
 800b70c:	6078      	str	r0, [r7, #4]
 800b70e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b710:	230f      	movs	r3, #15
 800b712:	18fb      	adds	r3, r7, r3
 800b714:	2200      	movs	r2, #0
 800b716:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	889a      	ldrh	r2, [r3, #4]
 800b71c:	230e      	movs	r3, #14
 800b71e:	18fb      	adds	r3, r7, r3
 800b720:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	781b      	ldrb	r3, [r3, #0]
 800b726:	001a      	movs	r2, r3
 800b728:	2360      	movs	r3, #96	@ 0x60
 800b72a:	4013      	ands	r3, r2
 800b72c:	2b40      	cmp	r3, #64	@ 0x40
 800b72e:	d006      	beq.n	800b73e <USBD_StdEPReq+0x38>
 800b730:	d900      	bls.n	800b734 <USBD_StdEPReq+0x2e>
 800b732:	e190      	b.n	800ba56 <USBD_StdEPReq+0x350>
 800b734:	2b00      	cmp	r3, #0
 800b736:	d00c      	beq.n	800b752 <USBD_StdEPReq+0x4c>
 800b738:	2b20      	cmp	r3, #32
 800b73a:	d000      	beq.n	800b73e <USBD_StdEPReq+0x38>
 800b73c:	e18b      	b.n	800ba56 <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b73e:	687a      	ldr	r2, [r7, #4]
 800b740:	23ad      	movs	r3, #173	@ 0xad
 800b742:	009b      	lsls	r3, r3, #2
 800b744:	58d3      	ldr	r3, [r2, r3]
 800b746:	689b      	ldr	r3, [r3, #8]
 800b748:	6839      	ldr	r1, [r7, #0]
 800b74a:	687a      	ldr	r2, [r7, #4]
 800b74c:	0010      	movs	r0, r2
 800b74e:	4798      	blx	r3
      break;
 800b750:	e188      	b.n	800ba64 <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	781b      	ldrb	r3, [r3, #0]
 800b756:	001a      	movs	r2, r3
 800b758:	2360      	movs	r3, #96	@ 0x60
 800b75a:	4013      	ands	r3, r2
 800b75c:	2b20      	cmp	r3, #32
 800b75e:	d10f      	bne.n	800b780 <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b760:	687a      	ldr	r2, [r7, #4]
 800b762:	23ad      	movs	r3, #173	@ 0xad
 800b764:	009b      	lsls	r3, r3, #2
 800b766:	58d3      	ldr	r3, [r2, r3]
 800b768:	689b      	ldr	r3, [r3, #8]
 800b76a:	250f      	movs	r5, #15
 800b76c:	197c      	adds	r4, r7, r5
 800b76e:	6839      	ldr	r1, [r7, #0]
 800b770:	687a      	ldr	r2, [r7, #4]
 800b772:	0010      	movs	r0, r2
 800b774:	4798      	blx	r3
 800b776:	0003      	movs	r3, r0
 800b778:	7023      	strb	r3, [r4, #0]

        return ret;
 800b77a:	197b      	adds	r3, r7, r5
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	e174      	b.n	800ba6a <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	785b      	ldrb	r3, [r3, #1]
 800b784:	2b03      	cmp	r3, #3
 800b786:	d007      	beq.n	800b798 <USBD_StdEPReq+0x92>
 800b788:	dd00      	ble.n	800b78c <USBD_StdEPReq+0x86>
 800b78a:	e15c      	b.n	800ba46 <USBD_StdEPReq+0x340>
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d100      	bne.n	800b792 <USBD_StdEPReq+0x8c>
 800b790:	e092      	b.n	800b8b8 <USBD_StdEPReq+0x1b2>
 800b792:	2b01      	cmp	r3, #1
 800b794:	d04b      	beq.n	800b82e <USBD_StdEPReq+0x128>
 800b796:	e156      	b.n	800ba46 <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b798:	687a      	ldr	r2, [r7, #4]
 800b79a:	23a7      	movs	r3, #167	@ 0xa7
 800b79c:	009b      	lsls	r3, r3, #2
 800b79e:	5cd3      	ldrb	r3, [r2, r3]
 800b7a0:	2b02      	cmp	r3, #2
 800b7a2:	d002      	beq.n	800b7aa <USBD_StdEPReq+0xa4>
 800b7a4:	2b03      	cmp	r3, #3
 800b7a6:	d01d      	beq.n	800b7e4 <USBD_StdEPReq+0xde>
 800b7a8:	e039      	b.n	800b81e <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b7aa:	220e      	movs	r2, #14
 800b7ac:	18bb      	adds	r3, r7, r2
 800b7ae:	781b      	ldrb	r3, [r3, #0]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d010      	beq.n	800b7d6 <USBD_StdEPReq+0xd0>
 800b7b4:	18bb      	adds	r3, r7, r2
 800b7b6:	781b      	ldrb	r3, [r3, #0]
 800b7b8:	2b80      	cmp	r3, #128	@ 0x80
 800b7ba:	d00c      	beq.n	800b7d6 <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b7bc:	18bb      	adds	r3, r7, r2
 800b7be:	781a      	ldrb	r2, [r3, #0]
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	0011      	movs	r1, r2
 800b7c4:	0018      	movs	r0, r3
 800b7c6:	f001 f9b0 	bl	800cb2a <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	2180      	movs	r1, #128	@ 0x80
 800b7ce:	0018      	movs	r0, r3
 800b7d0:	f001 f9ab 	bl	800cb2a <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b7d4:	e02a      	b.n	800b82c <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800b7d6:	683a      	ldr	r2, [r7, #0]
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	0011      	movs	r1, r2
 800b7dc:	0018      	movs	r0, r3
 800b7de:	f000 fcdc 	bl	800c19a <USBD_CtlError>
              break;
 800b7e2:	e023      	b.n	800b82c <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	885b      	ldrh	r3, [r3, #2]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d113      	bne.n	800b814 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 800b7ec:	220e      	movs	r2, #14
 800b7ee:	18bb      	adds	r3, r7, r2
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d00e      	beq.n	800b814 <USBD_StdEPReq+0x10e>
 800b7f6:	18bb      	adds	r3, r7, r2
 800b7f8:	781b      	ldrb	r3, [r3, #0]
 800b7fa:	2b80      	cmp	r3, #128	@ 0x80
 800b7fc:	d00a      	beq.n	800b814 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	88db      	ldrh	r3, [r3, #6]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d106      	bne.n	800b814 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800b806:	18bb      	adds	r3, r7, r2
 800b808:	781a      	ldrb	r2, [r3, #0]
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	0011      	movs	r1, r2
 800b80e:	0018      	movs	r0, r3
 800b810:	f001 f98b 	bl	800cb2a <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	0018      	movs	r0, r3
 800b818:	f000 fda7 	bl	800c36a <USBD_CtlSendStatus>

              break;
 800b81c:	e006      	b.n	800b82c <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 800b81e:	683a      	ldr	r2, [r7, #0]
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	0011      	movs	r1, r2
 800b824:	0018      	movs	r0, r3
 800b826:	f000 fcb8 	bl	800c19a <USBD_CtlError>
              break;
 800b82a:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b82c:	e112      	b.n	800ba54 <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b82e:	687a      	ldr	r2, [r7, #4]
 800b830:	23a7      	movs	r3, #167	@ 0xa7
 800b832:	009b      	lsls	r3, r3, #2
 800b834:	5cd3      	ldrb	r3, [r2, r3]
 800b836:	2b02      	cmp	r3, #2
 800b838:	d002      	beq.n	800b840 <USBD_StdEPReq+0x13a>
 800b83a:	2b03      	cmp	r3, #3
 800b83c:	d01d      	beq.n	800b87a <USBD_StdEPReq+0x174>
 800b83e:	e032      	b.n	800b8a6 <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b840:	220e      	movs	r2, #14
 800b842:	18bb      	adds	r3, r7, r2
 800b844:	781b      	ldrb	r3, [r3, #0]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d010      	beq.n	800b86c <USBD_StdEPReq+0x166>
 800b84a:	18bb      	adds	r3, r7, r2
 800b84c:	781b      	ldrb	r3, [r3, #0]
 800b84e:	2b80      	cmp	r3, #128	@ 0x80
 800b850:	d00c      	beq.n	800b86c <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b852:	18bb      	adds	r3, r7, r2
 800b854:	781a      	ldrb	r2, [r3, #0]
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	0011      	movs	r1, r2
 800b85a:	0018      	movs	r0, r3
 800b85c:	f001 f965 	bl	800cb2a <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2180      	movs	r1, #128	@ 0x80
 800b864:	0018      	movs	r0, r3
 800b866:	f001 f960 	bl	800cb2a <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b86a:	e024      	b.n	800b8b6 <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 800b86c:	683a      	ldr	r2, [r7, #0]
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	0011      	movs	r1, r2
 800b872:	0018      	movs	r0, r3
 800b874:	f000 fc91 	bl	800c19a <USBD_CtlError>
              break;
 800b878:	e01d      	b.n	800b8b6 <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	885b      	ldrh	r3, [r3, #2]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d118      	bne.n	800b8b4 <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b882:	210e      	movs	r1, #14
 800b884:	187b      	adds	r3, r7, r1
 800b886:	781b      	ldrb	r3, [r3, #0]
 800b888:	227f      	movs	r2, #127	@ 0x7f
 800b88a:	4013      	ands	r3, r2
 800b88c:	d006      	beq.n	800b89c <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800b88e:	187b      	adds	r3, r7, r1
 800b890:	781a      	ldrb	r2, [r3, #0]
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	0011      	movs	r1, r2
 800b896:	0018      	movs	r0, r3
 800b898:	f001 f972 	bl	800cb80 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	0018      	movs	r0, r3
 800b8a0:	f000 fd63 	bl	800c36a <USBD_CtlSendStatus>
              }
              break;
 800b8a4:	e006      	b.n	800b8b4 <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 800b8a6:	683a      	ldr	r2, [r7, #0]
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	0011      	movs	r1, r2
 800b8ac:	0018      	movs	r0, r3
 800b8ae:	f000 fc74 	bl	800c19a <USBD_CtlError>
              break;
 800b8b2:	e000      	b.n	800b8b6 <USBD_StdEPReq+0x1b0>
              break;
 800b8b4:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b8b6:	e0cd      	b.n	800ba54 <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b8b8:	687a      	ldr	r2, [r7, #4]
 800b8ba:	23a7      	movs	r3, #167	@ 0xa7
 800b8bc:	009b      	lsls	r3, r3, #2
 800b8be:	5cd3      	ldrb	r3, [r2, r3]
 800b8c0:	2b02      	cmp	r3, #2
 800b8c2:	d002      	beq.n	800b8ca <USBD_StdEPReq+0x1c4>
 800b8c4:	2b03      	cmp	r3, #3
 800b8c6:	d03c      	beq.n	800b942 <USBD_StdEPReq+0x23c>
 800b8c8:	e0b5      	b.n	800ba36 <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b8ca:	220e      	movs	r2, #14
 800b8cc:	18bb      	adds	r3, r7, r2
 800b8ce:	781b      	ldrb	r3, [r3, #0]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d00a      	beq.n	800b8ea <USBD_StdEPReq+0x1e4>
 800b8d4:	18bb      	adds	r3, r7, r2
 800b8d6:	781b      	ldrb	r3, [r3, #0]
 800b8d8:	2b80      	cmp	r3, #128	@ 0x80
 800b8da:	d006      	beq.n	800b8ea <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 800b8dc:	683a      	ldr	r2, [r7, #0]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	0011      	movs	r1, r2
 800b8e2:	0018      	movs	r0, r3
 800b8e4:	f000 fc59 	bl	800c19a <USBD_CtlError>
                break;
 800b8e8:	e0ac      	b.n	800ba44 <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b8ea:	220e      	movs	r2, #14
 800b8ec:	18bb      	adds	r3, r7, r2
 800b8ee:	781b      	ldrb	r3, [r3, #0]
 800b8f0:	b25b      	sxtb	r3, r3
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	da0c      	bge.n	800b910 <USBD_StdEPReq+0x20a>
 800b8f6:	18bb      	adds	r3, r7, r2
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	227f      	movs	r2, #127	@ 0x7f
 800b8fc:	401a      	ands	r2, r3
 800b8fe:	0013      	movs	r3, r2
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	189b      	adds	r3, r3, r2
 800b904:	009b      	lsls	r3, r3, #2
 800b906:	3310      	adds	r3, #16
 800b908:	687a      	ldr	r2, [r7, #4]
 800b90a:	18d3      	adds	r3, r2, r3
 800b90c:	3304      	adds	r3, #4
 800b90e:	e00d      	b.n	800b92c <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b910:	230e      	movs	r3, #14
 800b912:	18fb      	adds	r3, r7, r3
 800b914:	781b      	ldrb	r3, [r3, #0]
 800b916:	227f      	movs	r2, #127	@ 0x7f
 800b918:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b91a:	0013      	movs	r3, r2
 800b91c:	009b      	lsls	r3, r3, #2
 800b91e:	189b      	adds	r3, r3, r2
 800b920:	009b      	lsls	r3, r3, #2
 800b922:	3351      	adds	r3, #81	@ 0x51
 800b924:	33ff      	adds	r3, #255	@ 0xff
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	18d3      	adds	r3, r2, r3
 800b92a:	3304      	adds	r3, #4
 800b92c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b92e:	68bb      	ldr	r3, [r7, #8]
 800b930:	2200      	movs	r2, #0
 800b932:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b934:	68b9      	ldr	r1, [r7, #8]
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2202      	movs	r2, #2
 800b93a:	0018      	movs	r0, r3
 800b93c:	f000 fcab 	bl	800c296 <USBD_CtlSendData>
              break;
 800b940:	e080      	b.n	800ba44 <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b942:	220e      	movs	r2, #14
 800b944:	18bb      	adds	r3, r7, r2
 800b946:	781b      	ldrb	r3, [r3, #0]
 800b948:	b25b      	sxtb	r3, r3
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	da14      	bge.n	800b978 <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b94e:	18bb      	adds	r3, r7, r2
 800b950:	781b      	ldrb	r3, [r3, #0]
 800b952:	220f      	movs	r2, #15
 800b954:	401a      	ands	r2, r3
 800b956:	6879      	ldr	r1, [r7, #4]
 800b958:	0013      	movs	r3, r2
 800b95a:	009b      	lsls	r3, r3, #2
 800b95c:	189b      	adds	r3, r3, r2
 800b95e:	009b      	lsls	r3, r3, #2
 800b960:	18cb      	adds	r3, r1, r3
 800b962:	3318      	adds	r3, #24
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d11e      	bne.n	800b9a8 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800b96a:	683a      	ldr	r2, [r7, #0]
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	0011      	movs	r1, r2
 800b970:	0018      	movs	r0, r3
 800b972:	f000 fc12 	bl	800c19a <USBD_CtlError>
                  break;
 800b976:	e065      	b.n	800ba44 <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b978:	230e      	movs	r3, #14
 800b97a:	18fb      	adds	r3, r7, r3
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	220f      	movs	r2, #15
 800b980:	401a      	ands	r2, r3
 800b982:	6878      	ldr	r0, [r7, #4]
 800b984:	23ac      	movs	r3, #172	@ 0xac
 800b986:	0059      	lsls	r1, r3, #1
 800b988:	0013      	movs	r3, r2
 800b98a:	009b      	lsls	r3, r3, #2
 800b98c:	189b      	adds	r3, r3, r2
 800b98e:	009b      	lsls	r3, r3, #2
 800b990:	18c3      	adds	r3, r0, r3
 800b992:	185b      	adds	r3, r3, r1
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d106      	bne.n	800b9a8 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800b99a:	683a      	ldr	r2, [r7, #0]
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	0011      	movs	r1, r2
 800b9a0:	0018      	movs	r0, r3
 800b9a2:	f000 fbfa 	bl	800c19a <USBD_CtlError>
                  break;
 800b9a6:	e04d      	b.n	800ba44 <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b9a8:	220e      	movs	r2, #14
 800b9aa:	18bb      	adds	r3, r7, r2
 800b9ac:	781b      	ldrb	r3, [r3, #0]
 800b9ae:	b25b      	sxtb	r3, r3
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	da0c      	bge.n	800b9ce <USBD_StdEPReq+0x2c8>
 800b9b4:	18bb      	adds	r3, r7, r2
 800b9b6:	781b      	ldrb	r3, [r3, #0]
 800b9b8:	227f      	movs	r2, #127	@ 0x7f
 800b9ba:	401a      	ands	r2, r3
 800b9bc:	0013      	movs	r3, r2
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	189b      	adds	r3, r3, r2
 800b9c2:	009b      	lsls	r3, r3, #2
 800b9c4:	3310      	adds	r3, #16
 800b9c6:	687a      	ldr	r2, [r7, #4]
 800b9c8:	18d3      	adds	r3, r2, r3
 800b9ca:	3304      	adds	r3, #4
 800b9cc:	e00d      	b.n	800b9ea <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b9ce:	230e      	movs	r3, #14
 800b9d0:	18fb      	adds	r3, r7, r3
 800b9d2:	781b      	ldrb	r3, [r3, #0]
 800b9d4:	227f      	movs	r2, #127	@ 0x7f
 800b9d6:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b9d8:	0013      	movs	r3, r2
 800b9da:	009b      	lsls	r3, r3, #2
 800b9dc:	189b      	adds	r3, r3, r2
 800b9de:	009b      	lsls	r3, r3, #2
 800b9e0:	3351      	adds	r3, #81	@ 0x51
 800b9e2:	33ff      	adds	r3, #255	@ 0xff
 800b9e4:	687a      	ldr	r2, [r7, #4]
 800b9e6:	18d3      	adds	r3, r2, r3
 800b9e8:	3304      	adds	r3, #4
 800b9ea:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b9ec:	220e      	movs	r2, #14
 800b9ee:	18bb      	adds	r3, r7, r2
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d003      	beq.n	800b9fe <USBD_StdEPReq+0x2f8>
 800b9f6:	18bb      	adds	r3, r7, r2
 800b9f8:	781b      	ldrb	r3, [r3, #0]
 800b9fa:	2b80      	cmp	r3, #128	@ 0x80
 800b9fc:	d103      	bne.n	800ba06 <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	2200      	movs	r2, #0
 800ba02:	601a      	str	r2, [r3, #0]
 800ba04:	e010      	b.n	800ba28 <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ba06:	230e      	movs	r3, #14
 800ba08:	18fb      	adds	r3, r7, r3
 800ba0a:	781a      	ldrb	r2, [r3, #0]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	0011      	movs	r1, r2
 800ba10:	0018      	movs	r0, r3
 800ba12:	f001 f8e0 	bl	800cbd6 <USBD_LL_IsStallEP>
 800ba16:	1e03      	subs	r3, r0, #0
 800ba18:	d003      	beq.n	800ba22 <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	2201      	movs	r2, #1
 800ba1e:	601a      	str	r2, [r3, #0]
 800ba20:	e002      	b.n	800ba28 <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 800ba22:	68bb      	ldr	r3, [r7, #8]
 800ba24:	2200      	movs	r2, #0
 800ba26:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ba28:	68b9      	ldr	r1, [r7, #8]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2202      	movs	r2, #2
 800ba2e:	0018      	movs	r0, r3
 800ba30:	f000 fc31 	bl	800c296 <USBD_CtlSendData>
              break;
 800ba34:	e006      	b.n	800ba44 <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 800ba36:	683a      	ldr	r2, [r7, #0]
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	0011      	movs	r1, r2
 800ba3c:	0018      	movs	r0, r3
 800ba3e:	f000 fbac 	bl	800c19a <USBD_CtlError>
              break;
 800ba42:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800ba44:	e006      	b.n	800ba54 <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 800ba46:	683a      	ldr	r2, [r7, #0]
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	0011      	movs	r1, r2
 800ba4c:	0018      	movs	r0, r3
 800ba4e:	f000 fba4 	bl	800c19a <USBD_CtlError>
          break;
 800ba52:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800ba54:	e006      	b.n	800ba64 <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 800ba56:	683a      	ldr	r2, [r7, #0]
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	0011      	movs	r1, r2
 800ba5c:	0018      	movs	r0, r3
 800ba5e:	f000 fb9c 	bl	800c19a <USBD_CtlError>
      break;
 800ba62:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800ba64:	230f      	movs	r3, #15
 800ba66:	18fb      	adds	r3, r7, r3
 800ba68:	781b      	ldrb	r3, [r3, #0]
}
 800ba6a:	0018      	movs	r0, r3
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	b004      	add	sp, #16
 800ba70:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800ba74 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b084      	sub	sp, #16
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
 800ba7c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ba7e:	2308      	movs	r3, #8
 800ba80:	18fb      	adds	r3, r7, r3
 800ba82:	2200      	movs	r2, #0
 800ba84:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800ba86:	2300      	movs	r3, #0
 800ba88:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ba8a:	230b      	movs	r3, #11
 800ba8c:	18fb      	adds	r3, r7, r3
 800ba8e:	2200      	movs	r2, #0
 800ba90:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	885b      	ldrh	r3, [r3, #2]
 800ba96:	0a1b      	lsrs	r3, r3, #8
 800ba98:	b29b      	uxth	r3, r3
 800ba9a:	2b07      	cmp	r3, #7
 800ba9c:	d900      	bls.n	800baa0 <USBD_GetDescriptor+0x2c>
 800ba9e:	e159      	b.n	800bd54 <USBD_GetDescriptor+0x2e0>
 800baa0:	009a      	lsls	r2, r3, #2
 800baa2:	4bcb      	ldr	r3, [pc, #812]	@ (800bdd0 <USBD_GetDescriptor+0x35c>)
 800baa4:	18d3      	adds	r3, r2, r3
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800baaa:	687a      	ldr	r2, [r7, #4]
 800baac:	23ac      	movs	r3, #172	@ 0xac
 800baae:	009b      	lsls	r3, r3, #2
 800bab0:	58d3      	ldr	r3, [r2, r3]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	687a      	ldr	r2, [r7, #4]
 800bab6:	7c12      	ldrb	r2, [r2, #16]
 800bab8:	2108      	movs	r1, #8
 800baba:	1879      	adds	r1, r7, r1
 800babc:	0010      	movs	r0, r2
 800babe:	4798      	blx	r3
 800bac0:	0003      	movs	r3, r0
 800bac2:	60fb      	str	r3, [r7, #12]
      break;
 800bac4:	e153      	b.n	800bd6e <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	7c1b      	ldrb	r3, [r3, #16]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d10f      	bne.n	800baee <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800bace:	687a      	ldr	r2, [r7, #4]
 800bad0:	23ad      	movs	r3, #173	@ 0xad
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	58d3      	ldr	r3, [r2, r3]
 800bad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bad8:	2208      	movs	r2, #8
 800bada:	18ba      	adds	r2, r7, r2
 800badc:	0010      	movs	r0, r2
 800bade:	4798      	blx	r3
 800bae0:	0003      	movs	r3, r0
 800bae2:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	3301      	adds	r3, #1
 800bae8:	2202      	movs	r2, #2
 800baea:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800baec:	e13f      	b.n	800bd6e <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800baee:	687a      	ldr	r2, [r7, #4]
 800baf0:	23ad      	movs	r3, #173	@ 0xad
 800baf2:	009b      	lsls	r3, r3, #2
 800baf4:	58d3      	ldr	r3, [r2, r3]
 800baf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baf8:	2208      	movs	r2, #8
 800bafa:	18ba      	adds	r2, r7, r2
 800bafc:	0010      	movs	r0, r2
 800bafe:	4798      	blx	r3
 800bb00:	0003      	movs	r3, r0
 800bb02:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	3301      	adds	r3, #1
 800bb08:	2202      	movs	r2, #2
 800bb0a:	701a      	strb	r2, [r3, #0]
      break;
 800bb0c:	e12f      	b.n	800bd6e <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	885b      	ldrh	r3, [r3, #2]
 800bb12:	b2db      	uxtb	r3, r3
 800bb14:	2b05      	cmp	r3, #5
 800bb16:	d900      	bls.n	800bb1a <USBD_GetDescriptor+0xa6>
 800bb18:	e0d0      	b.n	800bcbc <USBD_GetDescriptor+0x248>
 800bb1a:	009a      	lsls	r2, r3, #2
 800bb1c:	4bad      	ldr	r3, [pc, #692]	@ (800bdd4 <USBD_GetDescriptor+0x360>)
 800bb1e:	18d3      	adds	r3, r2, r3
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bb24:	687a      	ldr	r2, [r7, #4]
 800bb26:	23ac      	movs	r3, #172	@ 0xac
 800bb28:	009b      	lsls	r3, r3, #2
 800bb2a:	58d3      	ldr	r3, [r2, r3]
 800bb2c:	685b      	ldr	r3, [r3, #4]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d00d      	beq.n	800bb4e <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bb32:	687a      	ldr	r2, [r7, #4]
 800bb34:	23ac      	movs	r3, #172	@ 0xac
 800bb36:	009b      	lsls	r3, r3, #2
 800bb38:	58d3      	ldr	r3, [r2, r3]
 800bb3a:	685b      	ldr	r3, [r3, #4]
 800bb3c:	687a      	ldr	r2, [r7, #4]
 800bb3e:	7c12      	ldrb	r2, [r2, #16]
 800bb40:	2108      	movs	r1, #8
 800bb42:	1879      	adds	r1, r7, r1
 800bb44:	0010      	movs	r0, r2
 800bb46:	4798      	blx	r3
 800bb48:	0003      	movs	r3, r0
 800bb4a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb4c:	e0c3      	b.n	800bcd6 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800bb4e:	683a      	ldr	r2, [r7, #0]
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	0011      	movs	r1, r2
 800bb54:	0018      	movs	r0, r3
 800bb56:	f000 fb20 	bl	800c19a <USBD_CtlError>
            err++;
 800bb5a:	210b      	movs	r1, #11
 800bb5c:	187b      	adds	r3, r7, r1
 800bb5e:	781a      	ldrb	r2, [r3, #0]
 800bb60:	187b      	adds	r3, r7, r1
 800bb62:	3201      	adds	r2, #1
 800bb64:	701a      	strb	r2, [r3, #0]
          break;
 800bb66:	e0b6      	b.n	800bcd6 <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bb68:	687a      	ldr	r2, [r7, #4]
 800bb6a:	23ac      	movs	r3, #172	@ 0xac
 800bb6c:	009b      	lsls	r3, r3, #2
 800bb6e:	58d3      	ldr	r3, [r2, r3]
 800bb70:	689b      	ldr	r3, [r3, #8]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d00d      	beq.n	800bb92 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	23ac      	movs	r3, #172	@ 0xac
 800bb7a:	009b      	lsls	r3, r3, #2
 800bb7c:	58d3      	ldr	r3, [r2, r3]
 800bb7e:	689b      	ldr	r3, [r3, #8]
 800bb80:	687a      	ldr	r2, [r7, #4]
 800bb82:	7c12      	ldrb	r2, [r2, #16]
 800bb84:	2108      	movs	r1, #8
 800bb86:	1879      	adds	r1, r7, r1
 800bb88:	0010      	movs	r0, r2
 800bb8a:	4798      	blx	r3
 800bb8c:	0003      	movs	r3, r0
 800bb8e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb90:	e0a1      	b.n	800bcd6 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800bb92:	683a      	ldr	r2, [r7, #0]
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	0011      	movs	r1, r2
 800bb98:	0018      	movs	r0, r3
 800bb9a:	f000 fafe 	bl	800c19a <USBD_CtlError>
            err++;
 800bb9e:	210b      	movs	r1, #11
 800bba0:	187b      	adds	r3, r7, r1
 800bba2:	781a      	ldrb	r2, [r3, #0]
 800bba4:	187b      	adds	r3, r7, r1
 800bba6:	3201      	adds	r2, #1
 800bba8:	701a      	strb	r2, [r3, #0]
          break;
 800bbaa:	e094      	b.n	800bcd6 <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bbac:	687a      	ldr	r2, [r7, #4]
 800bbae:	23ac      	movs	r3, #172	@ 0xac
 800bbb0:	009b      	lsls	r3, r3, #2
 800bbb2:	58d3      	ldr	r3, [r2, r3]
 800bbb4:	68db      	ldr	r3, [r3, #12]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d00d      	beq.n	800bbd6 <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bbba:	687a      	ldr	r2, [r7, #4]
 800bbbc:	23ac      	movs	r3, #172	@ 0xac
 800bbbe:	009b      	lsls	r3, r3, #2
 800bbc0:	58d3      	ldr	r3, [r2, r3]
 800bbc2:	68db      	ldr	r3, [r3, #12]
 800bbc4:	687a      	ldr	r2, [r7, #4]
 800bbc6:	7c12      	ldrb	r2, [r2, #16]
 800bbc8:	2108      	movs	r1, #8
 800bbca:	1879      	adds	r1, r7, r1
 800bbcc:	0010      	movs	r0, r2
 800bbce:	4798      	blx	r3
 800bbd0:	0003      	movs	r3, r0
 800bbd2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bbd4:	e07f      	b.n	800bcd6 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800bbd6:	683a      	ldr	r2, [r7, #0]
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	0011      	movs	r1, r2
 800bbdc:	0018      	movs	r0, r3
 800bbde:	f000 fadc 	bl	800c19a <USBD_CtlError>
            err++;
 800bbe2:	210b      	movs	r1, #11
 800bbe4:	187b      	adds	r3, r7, r1
 800bbe6:	781a      	ldrb	r2, [r3, #0]
 800bbe8:	187b      	adds	r3, r7, r1
 800bbea:	3201      	adds	r2, #1
 800bbec:	701a      	strb	r2, [r3, #0]
          break;
 800bbee:	e072      	b.n	800bcd6 <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bbf0:	687a      	ldr	r2, [r7, #4]
 800bbf2:	23ac      	movs	r3, #172	@ 0xac
 800bbf4:	009b      	lsls	r3, r3, #2
 800bbf6:	58d3      	ldr	r3, [r2, r3]
 800bbf8:	691b      	ldr	r3, [r3, #16]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d00d      	beq.n	800bc1a <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bbfe:	687a      	ldr	r2, [r7, #4]
 800bc00:	23ac      	movs	r3, #172	@ 0xac
 800bc02:	009b      	lsls	r3, r3, #2
 800bc04:	58d3      	ldr	r3, [r2, r3]
 800bc06:	691b      	ldr	r3, [r3, #16]
 800bc08:	687a      	ldr	r2, [r7, #4]
 800bc0a:	7c12      	ldrb	r2, [r2, #16]
 800bc0c:	2108      	movs	r1, #8
 800bc0e:	1879      	adds	r1, r7, r1
 800bc10:	0010      	movs	r0, r2
 800bc12:	4798      	blx	r3
 800bc14:	0003      	movs	r3, r0
 800bc16:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc18:	e05d      	b.n	800bcd6 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800bc1a:	683a      	ldr	r2, [r7, #0]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	0011      	movs	r1, r2
 800bc20:	0018      	movs	r0, r3
 800bc22:	f000 faba 	bl	800c19a <USBD_CtlError>
            err++;
 800bc26:	210b      	movs	r1, #11
 800bc28:	187b      	adds	r3, r7, r1
 800bc2a:	781a      	ldrb	r2, [r3, #0]
 800bc2c:	187b      	adds	r3, r7, r1
 800bc2e:	3201      	adds	r2, #1
 800bc30:	701a      	strb	r2, [r3, #0]
          break;
 800bc32:	e050      	b.n	800bcd6 <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bc34:	687a      	ldr	r2, [r7, #4]
 800bc36:	23ac      	movs	r3, #172	@ 0xac
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	58d3      	ldr	r3, [r2, r3]
 800bc3c:	695b      	ldr	r3, [r3, #20]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d00d      	beq.n	800bc5e <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bc42:	687a      	ldr	r2, [r7, #4]
 800bc44:	23ac      	movs	r3, #172	@ 0xac
 800bc46:	009b      	lsls	r3, r3, #2
 800bc48:	58d3      	ldr	r3, [r2, r3]
 800bc4a:	695b      	ldr	r3, [r3, #20]
 800bc4c:	687a      	ldr	r2, [r7, #4]
 800bc4e:	7c12      	ldrb	r2, [r2, #16]
 800bc50:	2108      	movs	r1, #8
 800bc52:	1879      	adds	r1, r7, r1
 800bc54:	0010      	movs	r0, r2
 800bc56:	4798      	blx	r3
 800bc58:	0003      	movs	r3, r0
 800bc5a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc5c:	e03b      	b.n	800bcd6 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800bc5e:	683a      	ldr	r2, [r7, #0]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	0011      	movs	r1, r2
 800bc64:	0018      	movs	r0, r3
 800bc66:	f000 fa98 	bl	800c19a <USBD_CtlError>
            err++;
 800bc6a:	210b      	movs	r1, #11
 800bc6c:	187b      	adds	r3, r7, r1
 800bc6e:	781a      	ldrb	r2, [r3, #0]
 800bc70:	187b      	adds	r3, r7, r1
 800bc72:	3201      	adds	r2, #1
 800bc74:	701a      	strb	r2, [r3, #0]
          break;
 800bc76:	e02e      	b.n	800bcd6 <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bc78:	687a      	ldr	r2, [r7, #4]
 800bc7a:	23ac      	movs	r3, #172	@ 0xac
 800bc7c:	009b      	lsls	r3, r3, #2
 800bc7e:	58d3      	ldr	r3, [r2, r3]
 800bc80:	699b      	ldr	r3, [r3, #24]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d00d      	beq.n	800bca2 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bc86:	687a      	ldr	r2, [r7, #4]
 800bc88:	23ac      	movs	r3, #172	@ 0xac
 800bc8a:	009b      	lsls	r3, r3, #2
 800bc8c:	58d3      	ldr	r3, [r2, r3]
 800bc8e:	699b      	ldr	r3, [r3, #24]
 800bc90:	687a      	ldr	r2, [r7, #4]
 800bc92:	7c12      	ldrb	r2, [r2, #16]
 800bc94:	2108      	movs	r1, #8
 800bc96:	1879      	adds	r1, r7, r1
 800bc98:	0010      	movs	r0, r2
 800bc9a:	4798      	blx	r3
 800bc9c:	0003      	movs	r3, r0
 800bc9e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bca0:	e019      	b.n	800bcd6 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800bca2:	683a      	ldr	r2, [r7, #0]
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	0011      	movs	r1, r2
 800bca8:	0018      	movs	r0, r3
 800bcaa:	f000 fa76 	bl	800c19a <USBD_CtlError>
            err++;
 800bcae:	210b      	movs	r1, #11
 800bcb0:	187b      	adds	r3, r7, r1
 800bcb2:	781a      	ldrb	r2, [r3, #0]
 800bcb4:	187b      	adds	r3, r7, r1
 800bcb6:	3201      	adds	r2, #1
 800bcb8:	701a      	strb	r2, [r3, #0]
          break;
 800bcba:	e00c      	b.n	800bcd6 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800bcbc:	683a      	ldr	r2, [r7, #0]
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	0011      	movs	r1, r2
 800bcc2:	0018      	movs	r0, r3
 800bcc4:	f000 fa69 	bl	800c19a <USBD_CtlError>
          err++;
 800bcc8:	210b      	movs	r1, #11
 800bcca:	187b      	adds	r3, r7, r1
 800bccc:	781a      	ldrb	r2, [r3, #0]
 800bcce:	187b      	adds	r3, r7, r1
 800bcd0:	3201      	adds	r2, #1
 800bcd2:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800bcd4:	e04b      	b.n	800bd6e <USBD_GetDescriptor+0x2fa>
 800bcd6:	e04a      	b.n	800bd6e <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	7c1b      	ldrb	r3, [r3, #16]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d10b      	bne.n	800bcf8 <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800bce0:	687a      	ldr	r2, [r7, #4]
 800bce2:	23ad      	movs	r3, #173	@ 0xad
 800bce4:	009b      	lsls	r3, r3, #2
 800bce6:	58d3      	ldr	r3, [r2, r3]
 800bce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcea:	2208      	movs	r2, #8
 800bcec:	18ba      	adds	r2, r7, r2
 800bcee:	0010      	movs	r0, r2
 800bcf0:	4798      	blx	r3
 800bcf2:	0003      	movs	r3, r0
 800bcf4:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bcf6:	e03a      	b.n	800bd6e <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800bcf8:	683a      	ldr	r2, [r7, #0]
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	0011      	movs	r1, r2
 800bcfe:	0018      	movs	r0, r3
 800bd00:	f000 fa4b 	bl	800c19a <USBD_CtlError>
        err++;
 800bd04:	210b      	movs	r1, #11
 800bd06:	187b      	adds	r3, r7, r1
 800bd08:	781a      	ldrb	r2, [r3, #0]
 800bd0a:	187b      	adds	r3, r7, r1
 800bd0c:	3201      	adds	r2, #1
 800bd0e:	701a      	strb	r2, [r3, #0]
      break;
 800bd10:	e02d      	b.n	800bd6e <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	7c1b      	ldrb	r3, [r3, #16]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d10f      	bne.n	800bd3a <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800bd1a:	687a      	ldr	r2, [r7, #4]
 800bd1c:	23ad      	movs	r3, #173	@ 0xad
 800bd1e:	009b      	lsls	r3, r3, #2
 800bd20:	58d3      	ldr	r3, [r2, r3]
 800bd22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd24:	2208      	movs	r2, #8
 800bd26:	18ba      	adds	r2, r7, r2
 800bd28:	0010      	movs	r0, r2
 800bd2a:	4798      	blx	r3
 800bd2c:	0003      	movs	r3, r0
 800bd2e:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	3301      	adds	r3, #1
 800bd34:	2207      	movs	r2, #7
 800bd36:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bd38:	e019      	b.n	800bd6e <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800bd3a:	683a      	ldr	r2, [r7, #0]
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	0011      	movs	r1, r2
 800bd40:	0018      	movs	r0, r3
 800bd42:	f000 fa2a 	bl	800c19a <USBD_CtlError>
        err++;
 800bd46:	210b      	movs	r1, #11
 800bd48:	187b      	adds	r3, r7, r1
 800bd4a:	781a      	ldrb	r2, [r3, #0]
 800bd4c:	187b      	adds	r3, r7, r1
 800bd4e:	3201      	adds	r2, #1
 800bd50:	701a      	strb	r2, [r3, #0]
      break;
 800bd52:	e00c      	b.n	800bd6e <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 800bd54:	683a      	ldr	r2, [r7, #0]
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	0011      	movs	r1, r2
 800bd5a:	0018      	movs	r0, r3
 800bd5c:	f000 fa1d 	bl	800c19a <USBD_CtlError>
      err++;
 800bd60:	210b      	movs	r1, #11
 800bd62:	187b      	adds	r3, r7, r1
 800bd64:	781a      	ldrb	r2, [r3, #0]
 800bd66:	187b      	adds	r3, r7, r1
 800bd68:	3201      	adds	r2, #1
 800bd6a:	701a      	strb	r2, [r3, #0]
      break;
 800bd6c:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800bd6e:	230b      	movs	r3, #11
 800bd70:	18fb      	adds	r3, r7, r3
 800bd72:	781b      	ldrb	r3, [r3, #0]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d127      	bne.n	800bdc8 <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800bd78:	2108      	movs	r1, #8
 800bd7a:	187b      	adds	r3, r7, r1
 800bd7c:	881b      	ldrh	r3, [r3, #0]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d019      	beq.n	800bdb6 <USBD_GetDescriptor+0x342>
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	88db      	ldrh	r3, [r3, #6]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d015      	beq.n	800bdb6 <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	88da      	ldrh	r2, [r3, #6]
 800bd8e:	187b      	adds	r3, r7, r1
 800bd90:	881b      	ldrh	r3, [r3, #0]
 800bd92:	1c18      	adds	r0, r3, #0
 800bd94:	1c11      	adds	r1, r2, #0
 800bd96:	b28a      	uxth	r2, r1
 800bd98:	b283      	uxth	r3, r0
 800bd9a:	429a      	cmp	r2, r3
 800bd9c:	d900      	bls.n	800bda0 <USBD_GetDescriptor+0x32c>
 800bd9e:	1c01      	adds	r1, r0, #0
 800bda0:	b28a      	uxth	r2, r1
 800bda2:	2108      	movs	r1, #8
 800bda4:	187b      	adds	r3, r7, r1
 800bda6:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bda8:	187b      	adds	r3, r7, r1
 800bdaa:	881a      	ldrh	r2, [r3, #0]
 800bdac:	68f9      	ldr	r1, [r7, #12]
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	0018      	movs	r0, r3
 800bdb2:	f000 fa70 	bl	800c296 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	88db      	ldrh	r3, [r3, #6]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d105      	bne.n	800bdca <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	0018      	movs	r0, r3
 800bdc2:	f000 fad2 	bl	800c36a <USBD_CtlSendStatus>
 800bdc6:	e000      	b.n	800bdca <USBD_GetDescriptor+0x356>
    return;
 800bdc8:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	b004      	add	sp, #16
 800bdce:	bd80      	pop	{r7, pc}
 800bdd0:	0800fe6c 	.word	0x0800fe6c
 800bdd4:	0800fe8c 	.word	0x0800fe8c

0800bdd8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800bdd8:	b590      	push	{r4, r7, lr}
 800bdda:	b085      	sub	sp, #20
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
 800bde0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	889b      	ldrh	r3, [r3, #4]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d13d      	bne.n	800be66 <USBD_SetAddress+0x8e>
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	88db      	ldrh	r3, [r3, #6]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d139      	bne.n	800be66 <USBD_SetAddress+0x8e>
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	885b      	ldrh	r3, [r3, #2]
 800bdf6:	2b7f      	cmp	r3, #127	@ 0x7f
 800bdf8:	d835      	bhi.n	800be66 <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	885b      	ldrh	r3, [r3, #2]
 800bdfe:	b2da      	uxtb	r2, r3
 800be00:	230f      	movs	r3, #15
 800be02:	18fb      	adds	r3, r7, r3
 800be04:	217f      	movs	r1, #127	@ 0x7f
 800be06:	400a      	ands	r2, r1
 800be08:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be0a:	687a      	ldr	r2, [r7, #4]
 800be0c:	23a7      	movs	r3, #167	@ 0xa7
 800be0e:	009b      	lsls	r3, r3, #2
 800be10:	5cd3      	ldrb	r3, [r2, r3]
 800be12:	2b03      	cmp	r3, #3
 800be14:	d106      	bne.n	800be24 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800be16:	683a      	ldr	r2, [r7, #0]
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	0011      	movs	r1, r2
 800be1c:	0018      	movs	r0, r3
 800be1e:	f000 f9bc 	bl	800c19a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be22:	e027      	b.n	800be74 <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	240f      	movs	r4, #15
 800be28:	193a      	adds	r2, r7, r4
 800be2a:	4914      	ldr	r1, [pc, #80]	@ (800be7c <USBD_SetAddress+0xa4>)
 800be2c:	7812      	ldrb	r2, [r2, #0]
 800be2e:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800be30:	193b      	adds	r3, r7, r4
 800be32:	781a      	ldrb	r2, [r3, #0]
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	0011      	movs	r1, r2
 800be38:	0018      	movs	r0, r3
 800be3a:	f000 fefc 	bl	800cc36 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	0018      	movs	r0, r3
 800be42:	f000 fa92 	bl	800c36a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800be46:	193b      	adds	r3, r7, r4
 800be48:	781b      	ldrb	r3, [r3, #0]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d005      	beq.n	800be5a <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800be4e:	687a      	ldr	r2, [r7, #4]
 800be50:	23a7      	movs	r3, #167	@ 0xa7
 800be52:	009b      	lsls	r3, r3, #2
 800be54:	2102      	movs	r1, #2
 800be56:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be58:	e00c      	b.n	800be74 <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800be5a:	687a      	ldr	r2, [r7, #4]
 800be5c:	23a7      	movs	r3, #167	@ 0xa7
 800be5e:	009b      	lsls	r3, r3, #2
 800be60:	2101      	movs	r1, #1
 800be62:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be64:	e006      	b.n	800be74 <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800be66:	683a      	ldr	r2, [r7, #0]
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	0011      	movs	r1, r2
 800be6c:	0018      	movs	r0, r3
 800be6e:	f000 f994 	bl	800c19a <USBD_CtlError>
  }
}
 800be72:	46c0      	nop			@ (mov r8, r8)
 800be74:	46c0      	nop			@ (mov r8, r8)
 800be76:	46bd      	mov	sp, r7
 800be78:	b005      	add	sp, #20
 800be7a:	bd90      	pop	{r4, r7, pc}
 800be7c:	0000029e 	.word	0x0000029e

0800be80 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b082      	sub	sp, #8
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
 800be88:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	885b      	ldrh	r3, [r3, #2]
 800be8e:	b2da      	uxtb	r2, r3
 800be90:	4b4c      	ldr	r3, [pc, #304]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800be92:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800be94:	4b4b      	ldr	r3, [pc, #300]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800be96:	781b      	ldrb	r3, [r3, #0]
 800be98:	2b01      	cmp	r3, #1
 800be9a:	d906      	bls.n	800beaa <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 800be9c:	683a      	ldr	r2, [r7, #0]
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	0011      	movs	r1, r2
 800bea2:	0018      	movs	r0, r3
 800bea4:	f000 f979 	bl	800c19a <USBD_CtlError>
 800bea8:	e088      	b.n	800bfbc <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 800beaa:	687a      	ldr	r2, [r7, #4]
 800beac:	23a7      	movs	r3, #167	@ 0xa7
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	5cd3      	ldrb	r3, [r2, r3]
 800beb2:	2b02      	cmp	r3, #2
 800beb4:	d002      	beq.n	800bebc <USBD_SetConfig+0x3c>
 800beb6:	2b03      	cmp	r3, #3
 800beb8:	d029      	beq.n	800bf0e <USBD_SetConfig+0x8e>
 800beba:	e071      	b.n	800bfa0 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800bebc:	4b41      	ldr	r3, [pc, #260]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800bebe:	781b      	ldrb	r3, [r3, #0]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d01f      	beq.n	800bf04 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800bec4:	4b3f      	ldr	r3, [pc, #252]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800bec6:	781b      	ldrb	r3, [r3, #0]
 800bec8:	001a      	movs	r2, r3
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bece:	687a      	ldr	r2, [r7, #4]
 800bed0:	23a7      	movs	r3, #167	@ 0xa7
 800bed2:	009b      	lsls	r3, r3, #2
 800bed4:	2103      	movs	r1, #3
 800bed6:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800bed8:	4b3a      	ldr	r3, [pc, #232]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800beda:	781a      	ldrb	r2, [r3, #0]
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	0011      	movs	r1, r2
 800bee0:	0018      	movs	r0, r3
 800bee2:	f7ff f8c6 	bl	800b072 <USBD_SetClassConfig>
 800bee6:	0003      	movs	r3, r0
 800bee8:	2b02      	cmp	r3, #2
 800beea:	d106      	bne.n	800befa <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 800beec:	683a      	ldr	r2, [r7, #0]
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	0011      	movs	r1, r2
 800bef2:	0018      	movs	r0, r3
 800bef4:	f000 f951 	bl	800c19a <USBD_CtlError>
            return;
 800bef8:	e060      	b.n	800bfbc <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	0018      	movs	r0, r3
 800befe:	f000 fa34 	bl	800c36a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800bf02:	e05b      	b.n	800bfbc <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	0018      	movs	r0, r3
 800bf08:	f000 fa2f 	bl	800c36a <USBD_CtlSendStatus>
        break;
 800bf0c:	e056      	b.n	800bfbc <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800bf0e:	4b2d      	ldr	r3, [pc, #180]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800bf10:	781b      	ldrb	r3, [r3, #0]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d115      	bne.n	800bf42 <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf16:	687a      	ldr	r2, [r7, #4]
 800bf18:	23a7      	movs	r3, #167	@ 0xa7
 800bf1a:	009b      	lsls	r3, r3, #2
 800bf1c:	2102      	movs	r1, #2
 800bf1e:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 800bf20:	4b28      	ldr	r3, [pc, #160]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800bf22:	781b      	ldrb	r3, [r3, #0]
 800bf24:	001a      	movs	r2, r3
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800bf2a:	4b26      	ldr	r3, [pc, #152]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800bf2c:	781a      	ldrb	r2, [r3, #0]
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	0011      	movs	r1, r2
 800bf32:	0018      	movs	r0, r3
 800bf34:	f7ff f8c4 	bl	800b0c0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	0018      	movs	r0, r3
 800bf3c:	f000 fa15 	bl	800c36a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800bf40:	e03c      	b.n	800bfbc <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800bf42:	4b20      	ldr	r3, [pc, #128]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800bf44:	781b      	ldrb	r3, [r3, #0]
 800bf46:	001a      	movs	r2, r3
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	685b      	ldr	r3, [r3, #4]
 800bf4c:	429a      	cmp	r2, r3
 800bf4e:	d022      	beq.n	800bf96 <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	685b      	ldr	r3, [r3, #4]
 800bf54:	b2da      	uxtb	r2, r3
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	0011      	movs	r1, r2
 800bf5a:	0018      	movs	r0, r3
 800bf5c:	f7ff f8b0 	bl	800b0c0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800bf60:	4b18      	ldr	r3, [pc, #96]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800bf62:	781b      	ldrb	r3, [r3, #0]
 800bf64:	001a      	movs	r2, r3
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800bf6a:	4b16      	ldr	r3, [pc, #88]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800bf6c:	781a      	ldrb	r2, [r3, #0]
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	0011      	movs	r1, r2
 800bf72:	0018      	movs	r0, r3
 800bf74:	f7ff f87d 	bl	800b072 <USBD_SetClassConfig>
 800bf78:	0003      	movs	r3, r0
 800bf7a:	2b02      	cmp	r3, #2
 800bf7c:	d106      	bne.n	800bf8c <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 800bf7e:	683a      	ldr	r2, [r7, #0]
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	0011      	movs	r1, r2
 800bf84:	0018      	movs	r0, r3
 800bf86:	f000 f908 	bl	800c19a <USBD_CtlError>
            return;
 800bf8a:	e017      	b.n	800bfbc <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	0018      	movs	r0, r3
 800bf90:	f000 f9eb 	bl	800c36a <USBD_CtlSendStatus>
        break;
 800bf94:	e012      	b.n	800bfbc <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	0018      	movs	r0, r3
 800bf9a:	f000 f9e6 	bl	800c36a <USBD_CtlSendStatus>
        break;
 800bf9e:	e00d      	b.n	800bfbc <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 800bfa0:	683a      	ldr	r2, [r7, #0]
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	0011      	movs	r1, r2
 800bfa6:	0018      	movs	r0, r3
 800bfa8:	f000 f8f7 	bl	800c19a <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800bfac:	4b05      	ldr	r3, [pc, #20]	@ (800bfc4 <USBD_SetConfig+0x144>)
 800bfae:	781a      	ldrb	r2, [r3, #0]
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	0011      	movs	r1, r2
 800bfb4:	0018      	movs	r0, r3
 800bfb6:	f7ff f883 	bl	800b0c0 <USBD_ClrClassConfig>
        break;
 800bfba:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	b002      	add	sp, #8
 800bfc0:	bd80      	pop	{r7, pc}
 800bfc2:	46c0      	nop			@ (mov r8, r8)
 800bfc4:	200009d4 	.word	0x200009d4

0800bfc8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b082      	sub	sp, #8
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
 800bfd0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	88db      	ldrh	r3, [r3, #6]
 800bfd6:	2b01      	cmp	r3, #1
 800bfd8:	d006      	beq.n	800bfe8 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800bfda:	683a      	ldr	r2, [r7, #0]
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	0011      	movs	r1, r2
 800bfe0:	0018      	movs	r0, r3
 800bfe2:	f000 f8da 	bl	800c19a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bfe6:	e026      	b.n	800c036 <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 800bfe8:	687a      	ldr	r2, [r7, #4]
 800bfea:	23a7      	movs	r3, #167	@ 0xa7
 800bfec:	009b      	lsls	r3, r3, #2
 800bfee:	5cd3      	ldrb	r3, [r2, r3]
 800bff0:	2b02      	cmp	r3, #2
 800bff2:	dc02      	bgt.n	800bffa <USBD_GetConfig+0x32>
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	dc03      	bgt.n	800c000 <USBD_GetConfig+0x38>
 800bff8:	e016      	b.n	800c028 <USBD_GetConfig+0x60>
 800bffa:	2b03      	cmp	r3, #3
 800bffc:	d00c      	beq.n	800c018 <USBD_GetConfig+0x50>
 800bffe:	e013      	b.n	800c028 <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2200      	movs	r2, #0
 800c004:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	3308      	adds	r3, #8
 800c00a:	0019      	movs	r1, r3
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	2201      	movs	r2, #1
 800c010:	0018      	movs	r0, r3
 800c012:	f000 f940 	bl	800c296 <USBD_CtlSendData>
        break;
 800c016:	e00e      	b.n	800c036 <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	1d19      	adds	r1, r3, #4
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2201      	movs	r2, #1
 800c020:	0018      	movs	r0, r3
 800c022:	f000 f938 	bl	800c296 <USBD_CtlSendData>
        break;
 800c026:	e006      	b.n	800c036 <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 800c028:	683a      	ldr	r2, [r7, #0]
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	0011      	movs	r1, r2
 800c02e:	0018      	movs	r0, r3
 800c030:	f000 f8b3 	bl	800c19a <USBD_CtlError>
        break;
 800c034:	46c0      	nop			@ (mov r8, r8)
}
 800c036:	46c0      	nop			@ (mov r8, r8)
 800c038:	46bd      	mov	sp, r7
 800c03a:	b002      	add	sp, #8
 800c03c:	bd80      	pop	{r7, pc}

0800c03e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c03e:	b580      	push	{r7, lr}
 800c040:	b082      	sub	sp, #8
 800c042:	af00      	add	r7, sp, #0
 800c044:	6078      	str	r0, [r7, #4]
 800c046:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c048:	687a      	ldr	r2, [r7, #4]
 800c04a:	23a7      	movs	r3, #167	@ 0xa7
 800c04c:	009b      	lsls	r3, r3, #2
 800c04e:	5cd3      	ldrb	r3, [r2, r3]
 800c050:	3b01      	subs	r3, #1
 800c052:	2b02      	cmp	r3, #2
 800c054:	d822      	bhi.n	800c09c <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	88db      	ldrh	r3, [r3, #6]
 800c05a:	2b02      	cmp	r3, #2
 800c05c:	d006      	beq.n	800c06c <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800c05e:	683a      	ldr	r2, [r7, #0]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	0011      	movs	r1, r2
 800c064:	0018      	movs	r0, r3
 800c066:	f000 f898 	bl	800c19a <USBD_CtlError>
        break;
 800c06a:	e01e      	b.n	800c0aa <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2201      	movs	r2, #1
 800c070:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800c072:	687a      	ldr	r2, [r7, #4]
 800c074:	23a9      	movs	r3, #169	@ 0xa9
 800c076:	009b      	lsls	r3, r3, #2
 800c078:	58d3      	ldr	r3, [r2, r3]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d005      	beq.n	800c08a <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	2202      	movs	r2, #2
 800c084:	431a      	orrs	r2, r3
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	330c      	adds	r3, #12
 800c08e:	0019      	movs	r1, r3
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2202      	movs	r2, #2
 800c094:	0018      	movs	r0, r3
 800c096:	f000 f8fe 	bl	800c296 <USBD_CtlSendData>
      break;
 800c09a:	e006      	b.n	800c0aa <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 800c09c:	683a      	ldr	r2, [r7, #0]
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	0011      	movs	r1, r2
 800c0a2:	0018      	movs	r0, r3
 800c0a4:	f000 f879 	bl	800c19a <USBD_CtlError>
      break;
 800c0a8:	46c0      	nop			@ (mov r8, r8)
  }
}
 800c0aa:	46c0      	nop			@ (mov r8, r8)
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	b002      	add	sp, #8
 800c0b0:	bd80      	pop	{r7, pc}

0800c0b2 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c0b2:	b580      	push	{r7, lr}
 800c0b4:	b082      	sub	sp, #8
 800c0b6:	af00      	add	r7, sp, #0
 800c0b8:	6078      	str	r0, [r7, #4]
 800c0ba:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	885b      	ldrh	r3, [r3, #2]
 800c0c0:	2b01      	cmp	r3, #1
 800c0c2:	d108      	bne.n	800c0d6 <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800c0c4:	687a      	ldr	r2, [r7, #4]
 800c0c6:	23a9      	movs	r3, #169	@ 0xa9
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	2101      	movs	r1, #1
 800c0cc:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	0018      	movs	r0, r3
 800c0d2:	f000 f94a 	bl	800c36a <USBD_CtlSendStatus>
  }
}
 800c0d6:	46c0      	nop			@ (mov r8, r8)
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	b002      	add	sp, #8
 800c0dc:	bd80      	pop	{r7, pc}

0800c0de <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c0de:	b580      	push	{r7, lr}
 800c0e0:	b082      	sub	sp, #8
 800c0e2:	af00      	add	r7, sp, #0
 800c0e4:	6078      	str	r0, [r7, #4]
 800c0e6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c0e8:	687a      	ldr	r2, [r7, #4]
 800c0ea:	23a7      	movs	r3, #167	@ 0xa7
 800c0ec:	009b      	lsls	r3, r3, #2
 800c0ee:	5cd3      	ldrb	r3, [r2, r3]
 800c0f0:	3b01      	subs	r3, #1
 800c0f2:	2b02      	cmp	r3, #2
 800c0f4:	d80d      	bhi.n	800c112 <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	885b      	ldrh	r3, [r3, #2]
 800c0fa:	2b01      	cmp	r3, #1
 800c0fc:	d110      	bne.n	800c120 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 800c0fe:	687a      	ldr	r2, [r7, #4]
 800c100:	23a9      	movs	r3, #169	@ 0xa9
 800c102:	009b      	lsls	r3, r3, #2
 800c104:	2100      	movs	r1, #0
 800c106:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	0018      	movs	r0, r3
 800c10c:	f000 f92d 	bl	800c36a <USBD_CtlSendStatus>
      }
      break;
 800c110:	e006      	b.n	800c120 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800c112:	683a      	ldr	r2, [r7, #0]
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	0011      	movs	r1, r2
 800c118:	0018      	movs	r0, r3
 800c11a:	f000 f83e 	bl	800c19a <USBD_CtlError>
      break;
 800c11e:	e000      	b.n	800c122 <USBD_ClrFeature+0x44>
      break;
 800c120:	46c0      	nop			@ (mov r8, r8)
  }
}
 800c122:	46c0      	nop			@ (mov r8, r8)
 800c124:	46bd      	mov	sp, r7
 800c126:	b002      	add	sp, #8
 800c128:	bd80      	pop	{r7, pc}

0800c12a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c12a:	b580      	push	{r7, lr}
 800c12c:	b082      	sub	sp, #8
 800c12e:	af00      	add	r7, sp, #0
 800c130:	6078      	str	r0, [r7, #4]
 800c132:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	781a      	ldrb	r2, [r3, #0]
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	785a      	ldrb	r2, [r3, #1]
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	3302      	adds	r3, #2
 800c148:	781b      	ldrb	r3, [r3, #0]
 800c14a:	001a      	movs	r2, r3
 800c14c:	683b      	ldr	r3, [r7, #0]
 800c14e:	3303      	adds	r3, #3
 800c150:	781b      	ldrb	r3, [r3, #0]
 800c152:	021b      	lsls	r3, r3, #8
 800c154:	b29b      	uxth	r3, r3
 800c156:	18d3      	adds	r3, r2, r3
 800c158:	b29a      	uxth	r2, r3
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	3304      	adds	r3, #4
 800c162:	781b      	ldrb	r3, [r3, #0]
 800c164:	001a      	movs	r2, r3
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	3305      	adds	r3, #5
 800c16a:	781b      	ldrb	r3, [r3, #0]
 800c16c:	021b      	lsls	r3, r3, #8
 800c16e:	b29b      	uxth	r3, r3
 800c170:	18d3      	adds	r3, r2, r3
 800c172:	b29a      	uxth	r2, r3
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	3306      	adds	r3, #6
 800c17c:	781b      	ldrb	r3, [r3, #0]
 800c17e:	001a      	movs	r2, r3
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	3307      	adds	r3, #7
 800c184:	781b      	ldrb	r3, [r3, #0]
 800c186:	021b      	lsls	r3, r3, #8
 800c188:	b29b      	uxth	r3, r3
 800c18a:	18d3      	adds	r3, r2, r3
 800c18c:	b29a      	uxth	r2, r3
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	80da      	strh	r2, [r3, #6]

}
 800c192:	46c0      	nop			@ (mov r8, r8)
 800c194:	46bd      	mov	sp, r7
 800c196:	b002      	add	sp, #8
 800c198:	bd80      	pop	{r7, pc}

0800c19a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800c19a:	b580      	push	{r7, lr}
 800c19c:	b082      	sub	sp, #8
 800c19e:	af00      	add	r7, sp, #0
 800c1a0:	6078      	str	r0, [r7, #4]
 800c1a2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2180      	movs	r1, #128	@ 0x80
 800c1a8:	0018      	movs	r0, r3
 800c1aa:	f000 fcbe 	bl	800cb2a <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	2100      	movs	r1, #0
 800c1b2:	0018      	movs	r0, r3
 800c1b4:	f000 fcb9 	bl	800cb2a <USBD_LL_StallEP>
}
 800c1b8:	46c0      	nop			@ (mov r8, r8)
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	b002      	add	sp, #8
 800c1be:	bd80      	pop	{r7, pc}

0800c1c0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c1c0:	b590      	push	{r4, r7, lr}
 800c1c2:	b087      	sub	sp, #28
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	60f8      	str	r0, [r7, #12]
 800c1c8:	60b9      	str	r1, [r7, #8]
 800c1ca:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c1cc:	2417      	movs	r4, #23
 800c1ce:	193b      	adds	r3, r7, r4
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d03c      	beq.n	800c254 <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	0018      	movs	r0, r3
 800c1de:	f000 f83d 	bl	800c25c <USBD_GetLen>
 800c1e2:	0003      	movs	r3, r0
 800c1e4:	3301      	adds	r3, #1
 800c1e6:	b29b      	uxth	r3, r3
 800c1e8:	18db      	adds	r3, r3, r3
 800c1ea:	b29a      	uxth	r2, r3
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800c1f0:	193b      	adds	r3, r7, r4
 800c1f2:	781b      	ldrb	r3, [r3, #0]
 800c1f4:	193a      	adds	r2, r7, r4
 800c1f6:	1c59      	adds	r1, r3, #1
 800c1f8:	7011      	strb	r1, [r2, #0]
 800c1fa:	001a      	movs	r2, r3
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	189b      	adds	r3, r3, r2
 800c200:	687a      	ldr	r2, [r7, #4]
 800c202:	7812      	ldrb	r2, [r2, #0]
 800c204:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800c206:	193b      	adds	r3, r7, r4
 800c208:	781b      	ldrb	r3, [r3, #0]
 800c20a:	193a      	adds	r2, r7, r4
 800c20c:	1c59      	adds	r1, r3, #1
 800c20e:	7011      	strb	r1, [r2, #0]
 800c210:	001a      	movs	r2, r3
 800c212:	68bb      	ldr	r3, [r7, #8]
 800c214:	189b      	adds	r3, r3, r2
 800c216:	2203      	movs	r2, #3
 800c218:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800c21a:	e017      	b.n	800c24c <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	1c5a      	adds	r2, r3, #1
 800c220:	60fa      	str	r2, [r7, #12]
 800c222:	2417      	movs	r4, #23
 800c224:	193a      	adds	r2, r7, r4
 800c226:	7812      	ldrb	r2, [r2, #0]
 800c228:	1939      	adds	r1, r7, r4
 800c22a:	1c50      	adds	r0, r2, #1
 800c22c:	7008      	strb	r0, [r1, #0]
 800c22e:	0011      	movs	r1, r2
 800c230:	68ba      	ldr	r2, [r7, #8]
 800c232:	1852      	adds	r2, r2, r1
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800c238:	193b      	adds	r3, r7, r4
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	193a      	adds	r2, r7, r4
 800c23e:	1c59      	adds	r1, r3, #1
 800c240:	7011      	strb	r1, [r2, #0]
 800c242:	001a      	movs	r2, r3
 800c244:	68bb      	ldr	r3, [r7, #8]
 800c246:	189b      	adds	r3, r3, r2
 800c248:	2200      	movs	r2, #0
 800c24a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d1e3      	bne.n	800c21c <USBD_GetString+0x5c>
    }
  }
}
 800c254:	46c0      	nop			@ (mov r8, r8)
 800c256:	46bd      	mov	sp, r7
 800c258:	b007      	add	sp, #28
 800c25a:	bd90      	pop	{r4, r7, pc}

0800c25c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b084      	sub	sp, #16
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c264:	230f      	movs	r3, #15
 800c266:	18fb      	adds	r3, r7, r3
 800c268:	2200      	movs	r2, #0
 800c26a:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 800c26c:	e008      	b.n	800c280 <USBD_GetLen+0x24>
  {
    len++;
 800c26e:	210f      	movs	r1, #15
 800c270:	187b      	adds	r3, r7, r1
 800c272:	781a      	ldrb	r2, [r3, #0]
 800c274:	187b      	adds	r3, r7, r1
 800c276:	3201      	adds	r2, #1
 800c278:	701a      	strb	r2, [r3, #0]
    buf++;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	3301      	adds	r3, #1
 800c27e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	781b      	ldrb	r3, [r3, #0]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d1f2      	bne.n	800c26e <USBD_GetLen+0x12>
  }

  return len;
 800c288:	230f      	movs	r3, #15
 800c28a:	18fb      	adds	r3, r7, r3
 800c28c:	781b      	ldrb	r3, [r3, #0]
}
 800c28e:	0018      	movs	r0, r3
 800c290:	46bd      	mov	sp, r7
 800c292:	b004      	add	sp, #16
 800c294:	bd80      	pop	{r7, pc}

0800c296 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800c296:	b580      	push	{r7, lr}
 800c298:	b084      	sub	sp, #16
 800c29a:	af00      	add	r7, sp, #0
 800c29c:	60f8      	str	r0, [r7, #12]
 800c29e:	60b9      	str	r1, [r7, #8]
 800c2a0:	1dbb      	adds	r3, r7, #6
 800c2a2:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c2a4:	68fa      	ldr	r2, [r7, #12]
 800c2a6:	23a5      	movs	r3, #165	@ 0xa5
 800c2a8:	009b      	lsls	r3, r3, #2
 800c2aa:	2102      	movs	r1, #2
 800c2ac:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800c2ae:	1dbb      	adds	r3, r7, #6
 800c2b0:	881a      	ldrh	r2, [r3, #0]
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800c2b6:	1dbb      	adds	r3, r7, #6
 800c2b8:	881a      	ldrh	r2, [r3, #0]
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c2be:	1dbb      	adds	r3, r7, #6
 800c2c0:	881b      	ldrh	r3, [r3, #0]
 800c2c2:	68ba      	ldr	r2, [r7, #8]
 800c2c4:	68f8      	ldr	r0, [r7, #12]
 800c2c6:	2100      	movs	r1, #0
 800c2c8:	f000 fce0 	bl	800cc8c <USBD_LL_Transmit>

  return USBD_OK;
 800c2cc:	2300      	movs	r3, #0
}
 800c2ce:	0018      	movs	r0, r3
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	b004      	add	sp, #16
 800c2d4:	bd80      	pop	{r7, pc}

0800c2d6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800c2d6:	b580      	push	{r7, lr}
 800c2d8:	b084      	sub	sp, #16
 800c2da:	af00      	add	r7, sp, #0
 800c2dc:	60f8      	str	r0, [r7, #12]
 800c2de:	60b9      	str	r1, [r7, #8]
 800c2e0:	1dbb      	adds	r3, r7, #6
 800c2e2:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c2e4:	1dbb      	adds	r3, r7, #6
 800c2e6:	881b      	ldrh	r3, [r3, #0]
 800c2e8:	68ba      	ldr	r2, [r7, #8]
 800c2ea:	68f8      	ldr	r0, [r7, #12]
 800c2ec:	2100      	movs	r1, #0
 800c2ee:	f000 fccd 	bl	800cc8c <USBD_LL_Transmit>

  return USBD_OK;
 800c2f2:	2300      	movs	r3, #0
}
 800c2f4:	0018      	movs	r0, r3
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	b004      	add	sp, #16
 800c2fa:	bd80      	pop	{r7, pc}

0800c2fc <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b084      	sub	sp, #16
 800c300:	af00      	add	r7, sp, #0
 800c302:	60f8      	str	r0, [r7, #12]
 800c304:	60b9      	str	r1, [r7, #8]
 800c306:	1dbb      	adds	r3, r7, #6
 800c308:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c30a:	68fa      	ldr	r2, [r7, #12]
 800c30c:	23a5      	movs	r3, #165	@ 0xa5
 800c30e:	009b      	lsls	r3, r3, #2
 800c310:	2103      	movs	r1, #3
 800c312:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800c314:	1dbb      	adds	r3, r7, #6
 800c316:	8819      	ldrh	r1, [r3, #0]
 800c318:	68fa      	ldr	r2, [r7, #12]
 800c31a:	23ae      	movs	r3, #174	@ 0xae
 800c31c:	005b      	lsls	r3, r3, #1
 800c31e:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 800c320:	1dbb      	adds	r3, r7, #6
 800c322:	8819      	ldrh	r1, [r3, #0]
 800c324:	68fa      	ldr	r2, [r7, #12]
 800c326:	23b0      	movs	r3, #176	@ 0xb0
 800c328:	005b      	lsls	r3, r3, #1
 800c32a:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c32c:	1dbb      	adds	r3, r7, #6
 800c32e:	881b      	ldrh	r3, [r3, #0]
 800c330:	68ba      	ldr	r2, [r7, #8]
 800c332:	68f8      	ldr	r0, [r7, #12]
 800c334:	2100      	movs	r1, #0
 800c336:	f000 fce0 	bl	800ccfa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c33a:	2300      	movs	r3, #0
}
 800c33c:	0018      	movs	r0, r3
 800c33e:	46bd      	mov	sp, r7
 800c340:	b004      	add	sp, #16
 800c342:	bd80      	pop	{r7, pc}

0800c344 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b084      	sub	sp, #16
 800c348:	af00      	add	r7, sp, #0
 800c34a:	60f8      	str	r0, [r7, #12]
 800c34c:	60b9      	str	r1, [r7, #8]
 800c34e:	1dbb      	adds	r3, r7, #6
 800c350:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c352:	1dbb      	adds	r3, r7, #6
 800c354:	881b      	ldrh	r3, [r3, #0]
 800c356:	68ba      	ldr	r2, [r7, #8]
 800c358:	68f8      	ldr	r0, [r7, #12]
 800c35a:	2100      	movs	r1, #0
 800c35c:	f000 fccd 	bl	800ccfa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c360:	2300      	movs	r3, #0
}
 800c362:	0018      	movs	r0, r3
 800c364:	46bd      	mov	sp, r7
 800c366:	b004      	add	sp, #16
 800c368:	bd80      	pop	{r7, pc}

0800c36a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c36a:	b580      	push	{r7, lr}
 800c36c:	b082      	sub	sp, #8
 800c36e:	af00      	add	r7, sp, #0
 800c370:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c372:	687a      	ldr	r2, [r7, #4]
 800c374:	23a5      	movs	r3, #165	@ 0xa5
 800c376:	009b      	lsls	r3, r3, #2
 800c378:	2104      	movs	r1, #4
 800c37a:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	2300      	movs	r3, #0
 800c380:	2200      	movs	r2, #0
 800c382:	2100      	movs	r1, #0
 800c384:	f000 fc82 	bl	800cc8c <USBD_LL_Transmit>

  return USBD_OK;
 800c388:	2300      	movs	r3, #0
}
 800c38a:	0018      	movs	r0, r3
 800c38c:	46bd      	mov	sp, r7
 800c38e:	b002      	add	sp, #8
 800c390:	bd80      	pop	{r7, pc}

0800c392 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c392:	b580      	push	{r7, lr}
 800c394:	b082      	sub	sp, #8
 800c396:	af00      	add	r7, sp, #0
 800c398:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c39a:	687a      	ldr	r2, [r7, #4]
 800c39c:	23a5      	movs	r3, #165	@ 0xa5
 800c39e:	009b      	lsls	r3, r3, #2
 800c3a0:	2105      	movs	r1, #5
 800c3a2:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c3a4:	6878      	ldr	r0, [r7, #4]
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	2100      	movs	r1, #0
 800c3ac:	f000 fca5 	bl	800ccfa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c3b0:	2300      	movs	r3, #0
}
 800c3b2:	0018      	movs	r0, r3
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	b002      	add	sp, #8
 800c3b8:	bd80      	pop	{r7, pc}
	...

0800c3bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c3c0:	4914      	ldr	r1, [pc, #80]	@ (800c414 <MX_USB_DEVICE_Init+0x58>)
 800c3c2:	4b15      	ldr	r3, [pc, #84]	@ (800c418 <MX_USB_DEVICE_Init+0x5c>)
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	0018      	movs	r0, r3
 800c3c8:	f7fe fdec 	bl	800afa4 <USBD_Init>
 800c3cc:	1e03      	subs	r3, r0, #0
 800c3ce:	d001      	beq.n	800c3d4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c3d0:	f7f6 fb66 	bl	8002aa0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c3d4:	4a11      	ldr	r2, [pc, #68]	@ (800c41c <MX_USB_DEVICE_Init+0x60>)
 800c3d6:	4b10      	ldr	r3, [pc, #64]	@ (800c418 <MX_USB_DEVICE_Init+0x5c>)
 800c3d8:	0011      	movs	r1, r2
 800c3da:	0018      	movs	r0, r3
 800c3dc:	f7fe fe13 	bl	800b006 <USBD_RegisterClass>
 800c3e0:	1e03      	subs	r3, r0, #0
 800c3e2:	d001      	beq.n	800c3e8 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 800c3e4:	f7f6 fb5c 	bl	8002aa0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c3e8:	4a0d      	ldr	r2, [pc, #52]	@ (800c420 <MX_USB_DEVICE_Init+0x64>)
 800c3ea:	4b0b      	ldr	r3, [pc, #44]	@ (800c418 <MX_USB_DEVICE_Init+0x5c>)
 800c3ec:	0011      	movs	r1, r2
 800c3ee:	0018      	movs	r0, r3
 800c3f0:	f7fe fd28 	bl	800ae44 <USBD_CDC_RegisterInterface>
 800c3f4:	1e03      	subs	r3, r0, #0
 800c3f6:	d001      	beq.n	800c3fc <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800c3f8:	f7f6 fb52 	bl	8002aa0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c3fc:	4b06      	ldr	r3, [pc, #24]	@ (800c418 <MX_USB_DEVICE_Init+0x5c>)
 800c3fe:	0018      	movs	r0, r3
 800c400:	f7fe fe21 	bl	800b046 <USBD_Start>
 800c404:	1e03      	subs	r3, r0, #0
 800c406:	d001      	beq.n	800c40c <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 800c408:	f7f6 fb4a 	bl	8002aa0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c40c:	46c0      	nop			@ (mov r8, r8)
 800c40e:	46bd      	mov	sp, r7
 800c410:	bd80      	pop	{r7, pc}
 800c412:	46c0      	nop			@ (mov r8, r8)
 800c414:	20000144 	.word	0x20000144
 800c418:	200009d8 	.word	0x200009d8
 800c41c:	20000030 	.word	0x20000030
 800c420:	20000134 	.word	0x20000134

0800c424 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c428:	4907      	ldr	r1, [pc, #28]	@ (800c448 <CDC_Init_FS+0x24>)
 800c42a:	4b08      	ldr	r3, [pc, #32]	@ (800c44c <CDC_Init_FS+0x28>)
 800c42c:	2200      	movs	r2, #0
 800c42e:	0018      	movs	r0, r3
 800c430:	f7fe fd23 	bl	800ae7a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c434:	4a06      	ldr	r2, [pc, #24]	@ (800c450 <CDC_Init_FS+0x2c>)
 800c436:	4b05      	ldr	r3, [pc, #20]	@ (800c44c <CDC_Init_FS+0x28>)
 800c438:	0011      	movs	r1, r2
 800c43a:	0018      	movs	r0, r3
 800c43c:	f7fe fd39 	bl	800aeb2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c440:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c442:	0018      	movs	r0, r3
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}
 800c448:	2000109c 	.word	0x2000109c
 800c44c:	200009d8 	.word	0x200009d8
 800c450:	20000c9c 	.word	0x20000c9c

0800c454 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c458:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c45a:	0018      	movs	r0, r3
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b082      	sub	sp, #8
 800c464:	af00      	add	r7, sp, #0
 800c466:	6039      	str	r1, [r7, #0]
 800c468:	0011      	movs	r1, r2
 800c46a:	1dfb      	adds	r3, r7, #7
 800c46c:	1c02      	adds	r2, r0, #0
 800c46e:	701a      	strb	r2, [r3, #0]
 800c470:	1d3b      	adds	r3, r7, #4
 800c472:	1c0a      	adds	r2, r1, #0
 800c474:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c476:	1dfb      	adds	r3, r7, #7
 800c478:	781b      	ldrb	r3, [r3, #0]
 800c47a:	2b23      	cmp	r3, #35	@ 0x23
 800c47c:	d804      	bhi.n	800c488 <CDC_Control_FS+0x28>
 800c47e:	009a      	lsls	r2, r3, #2
 800c480:	4b04      	ldr	r3, [pc, #16]	@ (800c494 <CDC_Control_FS+0x34>)
 800c482:	18d3      	adds	r3, r2, r3
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c488:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 800c48a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c48c:	0018      	movs	r0, r3
 800c48e:	46bd      	mov	sp, r7
 800c490:	b002      	add	sp, #8
 800c492:	bd80      	pop	{r7, pc}
 800c494:	0800fea4 	.word	0x0800fea4

0800c498 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b082      	sub	sp, #8
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c4a2:	687a      	ldr	r2, [r7, #4]
 800c4a4:	4b06      	ldr	r3, [pc, #24]	@ (800c4c0 <CDC_Receive_FS+0x28>)
 800c4a6:	0011      	movs	r1, r2
 800c4a8:	0018      	movs	r0, r3
 800c4aa:	f7fe fd02 	bl	800aeb2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c4ae:	4b04      	ldr	r3, [pc, #16]	@ (800c4c0 <CDC_Receive_FS+0x28>)
 800c4b0:	0018      	movs	r0, r3
 800c4b2:	f7fe fd49 	bl	800af48 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c4b6:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c4b8:	0018      	movs	r0, r3
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	b002      	add	sp, #8
 800c4be:	bd80      	pop	{r7, pc}
 800c4c0:	200009d8 	.word	0x200009d8

0800c4c4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c4c4:	b5b0      	push	{r4, r5, r7, lr}
 800c4c6:	b084      	sub	sp, #16
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]
 800c4cc:	000a      	movs	r2, r1
 800c4ce:	1cbb      	adds	r3, r7, #2
 800c4d0:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800c4d2:	230f      	movs	r3, #15
 800c4d4:	18fb      	adds	r3, r7, r3
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c4da:	4a11      	ldr	r2, [pc, #68]	@ (800c520 <CDC_Transmit_FS+0x5c>)
 800c4dc:	23ae      	movs	r3, #174	@ 0xae
 800c4de:	009b      	lsls	r3, r3, #2
 800c4e0:	58d3      	ldr	r3, [r2, r3]
 800c4e2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c4e4:	68ba      	ldr	r2, [r7, #8]
 800c4e6:	2385      	movs	r3, #133	@ 0x85
 800c4e8:	009b      	lsls	r3, r3, #2
 800c4ea:	58d3      	ldr	r3, [r2, r3]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d001      	beq.n	800c4f4 <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 800c4f0:	2301      	movs	r3, #1
 800c4f2:	e010      	b.n	800c516 <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c4f4:	1cbb      	adds	r3, r7, #2
 800c4f6:	881a      	ldrh	r2, [r3, #0]
 800c4f8:	6879      	ldr	r1, [r7, #4]
 800c4fa:	4b09      	ldr	r3, [pc, #36]	@ (800c520 <CDC_Transmit_FS+0x5c>)
 800c4fc:	0018      	movs	r0, r3
 800c4fe:	f7fe fcbc 	bl	800ae7a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c502:	250f      	movs	r5, #15
 800c504:	197c      	adds	r4, r7, r5
 800c506:	4b06      	ldr	r3, [pc, #24]	@ (800c520 <CDC_Transmit_FS+0x5c>)
 800c508:	0018      	movs	r0, r3
 800c50a:	f7fe fce6 	bl	800aeda <USBD_CDC_TransmitPacket>
 800c50e:	0003      	movs	r3, r0
 800c510:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800c512:	197b      	adds	r3, r7, r5
 800c514:	781b      	ldrb	r3, [r3, #0]
}
 800c516:	0018      	movs	r0, r3
 800c518:	46bd      	mov	sp, r7
 800c51a:	b004      	add	sp, #16
 800c51c:	bdb0      	pop	{r4, r5, r7, pc}
 800c51e:	46c0      	nop			@ (mov r8, r8)
 800c520:	200009d8 	.word	0x200009d8

0800c524 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b082      	sub	sp, #8
 800c528:	af00      	add	r7, sp, #0
 800c52a:	0002      	movs	r2, r0
 800c52c:	6039      	str	r1, [r7, #0]
 800c52e:	1dfb      	adds	r3, r7, #7
 800c530:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	2212      	movs	r2, #18
 800c536:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c538:	4b02      	ldr	r3, [pc, #8]	@ (800c544 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c53a:	0018      	movs	r0, r3
 800c53c:	46bd      	mov	sp, r7
 800c53e:	b002      	add	sp, #8
 800c540:	bd80      	pop	{r7, pc}
 800c542:	46c0      	nop			@ (mov r8, r8)
 800c544:	20000160 	.word	0x20000160

0800c548 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b082      	sub	sp, #8
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	0002      	movs	r2, r0
 800c550:	6039      	str	r1, [r7, #0]
 800c552:	1dfb      	adds	r3, r7, #7
 800c554:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	2204      	movs	r2, #4
 800c55a:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c55c:	4b02      	ldr	r3, [pc, #8]	@ (800c568 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c55e:	0018      	movs	r0, r3
 800c560:	46bd      	mov	sp, r7
 800c562:	b002      	add	sp, #8
 800c564:	bd80      	pop	{r7, pc}
 800c566:	46c0      	nop			@ (mov r8, r8)
 800c568:	20000174 	.word	0x20000174

0800c56c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b082      	sub	sp, #8
 800c570:	af00      	add	r7, sp, #0
 800c572:	0002      	movs	r2, r0
 800c574:	6039      	str	r1, [r7, #0]
 800c576:	1dfb      	adds	r3, r7, #7
 800c578:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c57a:	1dfb      	adds	r3, r7, #7
 800c57c:	781b      	ldrb	r3, [r3, #0]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d106      	bne.n	800c590 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c582:	683a      	ldr	r2, [r7, #0]
 800c584:	4908      	ldr	r1, [pc, #32]	@ (800c5a8 <USBD_FS_ProductStrDescriptor+0x3c>)
 800c586:	4b09      	ldr	r3, [pc, #36]	@ (800c5ac <USBD_FS_ProductStrDescriptor+0x40>)
 800c588:	0018      	movs	r0, r3
 800c58a:	f7ff fe19 	bl	800c1c0 <USBD_GetString>
 800c58e:	e005      	b.n	800c59c <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c590:	683a      	ldr	r2, [r7, #0]
 800c592:	4905      	ldr	r1, [pc, #20]	@ (800c5a8 <USBD_FS_ProductStrDescriptor+0x3c>)
 800c594:	4b05      	ldr	r3, [pc, #20]	@ (800c5ac <USBD_FS_ProductStrDescriptor+0x40>)
 800c596:	0018      	movs	r0, r3
 800c598:	f7ff fe12 	bl	800c1c0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c59c:	4b02      	ldr	r3, [pc, #8]	@ (800c5a8 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 800c59e:	0018      	movs	r0, r3
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	b002      	add	sp, #8
 800c5a4:	bd80      	pop	{r7, pc}
 800c5a6:	46c0      	nop			@ (mov r8, r8)
 800c5a8:	2000149c 	.word	0x2000149c
 800c5ac:	0800fd84 	.word	0x0800fd84

0800c5b0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b082      	sub	sp, #8
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	0002      	movs	r2, r0
 800c5b8:	6039      	str	r1, [r7, #0]
 800c5ba:	1dfb      	adds	r3, r7, #7
 800c5bc:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c5be:	683a      	ldr	r2, [r7, #0]
 800c5c0:	4904      	ldr	r1, [pc, #16]	@ (800c5d4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c5c2:	4b05      	ldr	r3, [pc, #20]	@ (800c5d8 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 800c5c4:	0018      	movs	r0, r3
 800c5c6:	f7ff fdfb 	bl	800c1c0 <USBD_GetString>
  return USBD_StrDesc;
 800c5ca:	4b02      	ldr	r3, [pc, #8]	@ (800c5d4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 800c5cc:	0018      	movs	r0, r3
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	b002      	add	sp, #8
 800c5d2:	bd80      	pop	{r7, pc}
 800c5d4:	2000149c 	.word	0x2000149c
 800c5d8:	0800fd9c 	.word	0x0800fd9c

0800c5dc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b082      	sub	sp, #8
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	0002      	movs	r2, r0
 800c5e4:	6039      	str	r1, [r7, #0]
 800c5e6:	1dfb      	adds	r3, r7, #7
 800c5e8:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	221a      	movs	r2, #26
 800c5ee:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c5f0:	f000 f84c 	bl	800c68c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c5f4:	4b02      	ldr	r3, [pc, #8]	@ (800c600 <USBD_FS_SerialStrDescriptor+0x24>)
}
 800c5f6:	0018      	movs	r0, r3
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	b002      	add	sp, #8
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	46c0      	nop			@ (mov r8, r8)
 800c600:	20000178 	.word	0x20000178

0800c604 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b082      	sub	sp, #8
 800c608:	af00      	add	r7, sp, #0
 800c60a:	0002      	movs	r2, r0
 800c60c:	6039      	str	r1, [r7, #0]
 800c60e:	1dfb      	adds	r3, r7, #7
 800c610:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800c612:	1dfb      	adds	r3, r7, #7
 800c614:	781b      	ldrb	r3, [r3, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d106      	bne.n	800c628 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c61a:	683a      	ldr	r2, [r7, #0]
 800c61c:	4908      	ldr	r1, [pc, #32]	@ (800c640 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800c61e:	4b09      	ldr	r3, [pc, #36]	@ (800c644 <USBD_FS_ConfigStrDescriptor+0x40>)
 800c620:	0018      	movs	r0, r3
 800c622:	f7ff fdcd 	bl	800c1c0 <USBD_GetString>
 800c626:	e005      	b.n	800c634 <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c628:	683a      	ldr	r2, [r7, #0]
 800c62a:	4905      	ldr	r1, [pc, #20]	@ (800c640 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800c62c:	4b05      	ldr	r3, [pc, #20]	@ (800c644 <USBD_FS_ConfigStrDescriptor+0x40>)
 800c62e:	0018      	movs	r0, r3
 800c630:	f7ff fdc6 	bl	800c1c0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c634:	4b02      	ldr	r3, [pc, #8]	@ (800c640 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 800c636:	0018      	movs	r0, r3
 800c638:	46bd      	mov	sp, r7
 800c63a:	b002      	add	sp, #8
 800c63c:	bd80      	pop	{r7, pc}
 800c63e:	46c0      	nop			@ (mov r8, r8)
 800c640:	2000149c 	.word	0x2000149c
 800c644:	0800fdb0 	.word	0x0800fdb0

0800c648 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b082      	sub	sp, #8
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	0002      	movs	r2, r0
 800c650:	6039      	str	r1, [r7, #0]
 800c652:	1dfb      	adds	r3, r7, #7
 800c654:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c656:	1dfb      	adds	r3, r7, #7
 800c658:	781b      	ldrb	r3, [r3, #0]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d106      	bne.n	800c66c <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c65e:	683a      	ldr	r2, [r7, #0]
 800c660:	4908      	ldr	r1, [pc, #32]	@ (800c684 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800c662:	4b09      	ldr	r3, [pc, #36]	@ (800c688 <USBD_FS_InterfaceStrDescriptor+0x40>)
 800c664:	0018      	movs	r0, r3
 800c666:	f7ff fdab 	bl	800c1c0 <USBD_GetString>
 800c66a:	e005      	b.n	800c678 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c66c:	683a      	ldr	r2, [r7, #0]
 800c66e:	4905      	ldr	r1, [pc, #20]	@ (800c684 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800c670:	4b05      	ldr	r3, [pc, #20]	@ (800c688 <USBD_FS_InterfaceStrDescriptor+0x40>)
 800c672:	0018      	movs	r0, r3
 800c674:	f7ff fda4 	bl	800c1c0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c678:	4b02      	ldr	r3, [pc, #8]	@ (800c684 <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 800c67a:	0018      	movs	r0, r3
 800c67c:	46bd      	mov	sp, r7
 800c67e:	b002      	add	sp, #8
 800c680:	bd80      	pop	{r7, pc}
 800c682:	46c0      	nop			@ (mov r8, r8)
 800c684:	2000149c 	.word	0x2000149c
 800c688:	0800fdbc 	.word	0x0800fdbc

0800c68c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b084      	sub	sp, #16
 800c690:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c692:	4b10      	ldr	r3, [pc, #64]	@ (800c6d4 <Get_SerialNum+0x48>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c698:	4b0f      	ldr	r3, [pc, #60]	@ (800c6d8 <Get_SerialNum+0x4c>)
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c69e:	4b0f      	ldr	r3, [pc, #60]	@ (800c6dc <Get_SerialNum+0x50>)
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c6a4:	68fa      	ldr	r2, [r7, #12]
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	18d3      	adds	r3, r2, r3
 800c6aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d00b      	beq.n	800c6ca <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c6b2:	490b      	ldr	r1, [pc, #44]	@ (800c6e0 <Get_SerialNum+0x54>)
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2208      	movs	r2, #8
 800c6b8:	0018      	movs	r0, r3
 800c6ba:	f000 f815 	bl	800c6e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c6be:	4909      	ldr	r1, [pc, #36]	@ (800c6e4 <Get_SerialNum+0x58>)
 800c6c0:	68bb      	ldr	r3, [r7, #8]
 800c6c2:	2204      	movs	r2, #4
 800c6c4:	0018      	movs	r0, r3
 800c6c6:	f000 f80f 	bl	800c6e8 <IntToUnicode>
  }
}
 800c6ca:	46c0      	nop			@ (mov r8, r8)
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	b004      	add	sp, #16
 800c6d0:	bd80      	pop	{r7, pc}
 800c6d2:	46c0      	nop			@ (mov r8, r8)
 800c6d4:	1ffff7ac 	.word	0x1ffff7ac
 800c6d8:	1ffff7b0 	.word	0x1ffff7b0
 800c6dc:	1ffff7b4 	.word	0x1ffff7b4
 800c6e0:	2000017a 	.word	0x2000017a
 800c6e4:	2000018a 	.word	0x2000018a

0800c6e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b086      	sub	sp, #24
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	60f8      	str	r0, [r7, #12]
 800c6f0:	60b9      	str	r1, [r7, #8]
 800c6f2:	1dfb      	adds	r3, r7, #7
 800c6f4:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800c6f6:	2117      	movs	r1, #23
 800c6f8:	187b      	adds	r3, r7, r1
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800c6fe:	187b      	adds	r3, r7, r1
 800c700:	2200      	movs	r2, #0
 800c702:	701a      	strb	r2, [r3, #0]
 800c704:	e02f      	b.n	800c766 <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	0f1b      	lsrs	r3, r3, #28
 800c70a:	2b09      	cmp	r3, #9
 800c70c:	d80d      	bhi.n	800c72a <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	0f1b      	lsrs	r3, r3, #28
 800c712:	b2da      	uxtb	r2, r3
 800c714:	2317      	movs	r3, #23
 800c716:	18fb      	adds	r3, r7, r3
 800c718:	781b      	ldrb	r3, [r3, #0]
 800c71a:	005b      	lsls	r3, r3, #1
 800c71c:	0019      	movs	r1, r3
 800c71e:	68bb      	ldr	r3, [r7, #8]
 800c720:	185b      	adds	r3, r3, r1
 800c722:	3230      	adds	r2, #48	@ 0x30
 800c724:	b2d2      	uxtb	r2, r2
 800c726:	701a      	strb	r2, [r3, #0]
 800c728:	e00c      	b.n	800c744 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	0f1b      	lsrs	r3, r3, #28
 800c72e:	b2da      	uxtb	r2, r3
 800c730:	2317      	movs	r3, #23
 800c732:	18fb      	adds	r3, r7, r3
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	005b      	lsls	r3, r3, #1
 800c738:	0019      	movs	r1, r3
 800c73a:	68bb      	ldr	r3, [r7, #8]
 800c73c:	185b      	adds	r3, r3, r1
 800c73e:	3237      	adds	r2, #55	@ 0x37
 800c740:	b2d2      	uxtb	r2, r2
 800c742:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	011b      	lsls	r3, r3, #4
 800c748:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c74a:	2117      	movs	r1, #23
 800c74c:	187b      	adds	r3, r7, r1
 800c74e:	781b      	ldrb	r3, [r3, #0]
 800c750:	005b      	lsls	r3, r3, #1
 800c752:	3301      	adds	r3, #1
 800c754:	68ba      	ldr	r2, [r7, #8]
 800c756:	18d3      	adds	r3, r2, r3
 800c758:	2200      	movs	r2, #0
 800c75a:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c75c:	187b      	adds	r3, r7, r1
 800c75e:	781a      	ldrb	r2, [r3, #0]
 800c760:	187b      	adds	r3, r7, r1
 800c762:	3201      	adds	r2, #1
 800c764:	701a      	strb	r2, [r3, #0]
 800c766:	2317      	movs	r3, #23
 800c768:	18fa      	adds	r2, r7, r3
 800c76a:	1dfb      	adds	r3, r7, #7
 800c76c:	7812      	ldrb	r2, [r2, #0]
 800c76e:	781b      	ldrb	r3, [r3, #0]
 800c770:	429a      	cmp	r2, r3
 800c772:	d3c8      	bcc.n	800c706 <IntToUnicode+0x1e>
  }
}
 800c774:	46c0      	nop			@ (mov r8, r8)
 800c776:	46c0      	nop			@ (mov r8, r8)
 800c778:	46bd      	mov	sp, r7
 800c77a:	b006      	add	sp, #24
 800c77c:	bd80      	pop	{r7, pc}
	...

0800c780 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b084      	sub	sp, #16
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	4a0e      	ldr	r2, [pc, #56]	@ (800c7c8 <HAL_PCD_MspInit+0x48>)
 800c78e:	4293      	cmp	r3, r2
 800c790:	d115      	bne.n	800c7be <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c792:	4b0e      	ldr	r3, [pc, #56]	@ (800c7cc <HAL_PCD_MspInit+0x4c>)
 800c794:	69da      	ldr	r2, [r3, #28]
 800c796:	4b0d      	ldr	r3, [pc, #52]	@ (800c7cc <HAL_PCD_MspInit+0x4c>)
 800c798:	2180      	movs	r1, #128	@ 0x80
 800c79a:	0409      	lsls	r1, r1, #16
 800c79c:	430a      	orrs	r2, r1
 800c79e:	61da      	str	r2, [r3, #28]
 800c7a0:	4b0a      	ldr	r3, [pc, #40]	@ (800c7cc <HAL_PCD_MspInit+0x4c>)
 800c7a2:	69da      	ldr	r2, [r3, #28]
 800c7a4:	2380      	movs	r3, #128	@ 0x80
 800c7a6:	041b      	lsls	r3, r3, #16
 800c7a8:	4013      	ands	r3, r2
 800c7aa:	60fb      	str	r3, [r7, #12]
 800c7ac:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	2100      	movs	r1, #0
 800c7b2:	201f      	movs	r0, #31
 800c7b4:	f7f7 f802 	bl	80037bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800c7b8:	201f      	movs	r0, #31
 800c7ba:	f7f7 f814 	bl	80037e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800c7be:	46c0      	nop			@ (mov r8, r8)
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	b004      	add	sp, #16
 800c7c4:	bd80      	pop	{r7, pc}
 800c7c6:	46c0      	nop			@ (mov r8, r8)
 800c7c8:	40005c00 	.word	0x40005c00
 800c7cc:	40021000 	.word	0x40021000

0800c7d0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b082      	sub	sp, #8
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c7d8:	687a      	ldr	r2, [r7, #4]
 800c7da:	23b6      	movs	r3, #182	@ 0xb6
 800c7dc:	009b      	lsls	r3, r3, #2
 800c7de:	58d2      	ldr	r2, [r2, r3]
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	21a6      	movs	r1, #166	@ 0xa6
 800c7e4:	0089      	lsls	r1, r1, #2
 800c7e6:	468c      	mov	ip, r1
 800c7e8:	4463      	add	r3, ip
 800c7ea:	0019      	movs	r1, r3
 800c7ec:	0010      	movs	r0, r2
 800c7ee:	f7fe fc7d 	bl	800b0ec <USBD_LL_SetupStage>
}
 800c7f2:	46c0      	nop			@ (mov r8, r8)
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	b002      	add	sp, #8
 800c7f8:	bd80      	pop	{r7, pc}

0800c7fa <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7fa:	b590      	push	{r4, r7, lr}
 800c7fc:	b083      	sub	sp, #12
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	6078      	str	r0, [r7, #4]
 800c802:	000a      	movs	r2, r1
 800c804:	1cfb      	adds	r3, r7, #3
 800c806:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c808:	687a      	ldr	r2, [r7, #4]
 800c80a:	23b6      	movs	r3, #182	@ 0xb6
 800c80c:	009b      	lsls	r3, r3, #2
 800c80e:	58d4      	ldr	r4, [r2, r3]
 800c810:	1cfb      	adds	r3, r7, #3
 800c812:	781a      	ldrb	r2, [r3, #0]
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	23b2      	movs	r3, #178	@ 0xb2
 800c818:	0059      	lsls	r1, r3, #1
 800c81a:	0013      	movs	r3, r2
 800c81c:	009b      	lsls	r3, r3, #2
 800c81e:	189b      	adds	r3, r3, r2
 800c820:	00db      	lsls	r3, r3, #3
 800c822:	18c3      	adds	r3, r0, r3
 800c824:	185b      	adds	r3, r3, r1
 800c826:	681a      	ldr	r2, [r3, #0]
 800c828:	1cfb      	adds	r3, r7, #3
 800c82a:	781b      	ldrb	r3, [r3, #0]
 800c82c:	0019      	movs	r1, r3
 800c82e:	0020      	movs	r0, r4
 800c830:	f7fe fcba 	bl	800b1a8 <USBD_LL_DataOutStage>
}
 800c834:	46c0      	nop			@ (mov r8, r8)
 800c836:	46bd      	mov	sp, r7
 800c838:	b003      	add	sp, #12
 800c83a:	bd90      	pop	{r4, r7, pc}

0800c83c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	b082      	sub	sp, #8
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
 800c844:	000a      	movs	r2, r1
 800c846:	1cfb      	adds	r3, r7, #3
 800c848:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c84a:	687a      	ldr	r2, [r7, #4]
 800c84c:	23b6      	movs	r3, #182	@ 0xb6
 800c84e:	009b      	lsls	r3, r3, #2
 800c850:	58d0      	ldr	r0, [r2, r3]
 800c852:	1cfb      	adds	r3, r7, #3
 800c854:	781a      	ldrb	r2, [r3, #0]
 800c856:	6879      	ldr	r1, [r7, #4]
 800c858:	0013      	movs	r3, r2
 800c85a:	009b      	lsls	r3, r3, #2
 800c85c:	189b      	adds	r3, r3, r2
 800c85e:	00db      	lsls	r3, r3, #3
 800c860:	18cb      	adds	r3, r1, r3
 800c862:	3324      	adds	r3, #36	@ 0x24
 800c864:	681a      	ldr	r2, [r3, #0]
 800c866:	1cfb      	adds	r3, r7, #3
 800c868:	781b      	ldrb	r3, [r3, #0]
 800c86a:	0019      	movs	r1, r3
 800c86c:	f7fe fd1e 	bl	800b2ac <USBD_LL_DataInStage>
}
 800c870:	46c0      	nop			@ (mov r8, r8)
 800c872:	46bd      	mov	sp, r7
 800c874:	b002      	add	sp, #8
 800c876:	bd80      	pop	{r7, pc}

0800c878 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b082      	sub	sp, #8
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c880:	687a      	ldr	r2, [r7, #4]
 800c882:	23b6      	movs	r3, #182	@ 0xb6
 800c884:	009b      	lsls	r3, r3, #2
 800c886:	58d3      	ldr	r3, [r2, r3]
 800c888:	0018      	movs	r0, r3
 800c88a:	f7fe fe55 	bl	800b538 <USBD_LL_SOF>
}
 800c88e:	46c0      	nop			@ (mov r8, r8)
 800c890:	46bd      	mov	sp, r7
 800c892:	b002      	add	sp, #8
 800c894:	bd80      	pop	{r7, pc}

0800c896 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c896:	b580      	push	{r7, lr}
 800c898:	b084      	sub	sp, #16
 800c89a:	af00      	add	r7, sp, #0
 800c89c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c89e:	230f      	movs	r3, #15
 800c8a0:	18fb      	adds	r3, r7, r3
 800c8a2:	2201      	movs	r2, #1
 800c8a4:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	795b      	ldrb	r3, [r3, #5]
 800c8aa:	2b02      	cmp	r3, #2
 800c8ac:	d001      	beq.n	800c8b2 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800c8ae:	f7f6 f8f7 	bl	8002aa0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c8b2:	687a      	ldr	r2, [r7, #4]
 800c8b4:	23b6      	movs	r3, #182	@ 0xb6
 800c8b6:	009b      	lsls	r3, r3, #2
 800c8b8:	58d2      	ldr	r2, [r2, r3]
 800c8ba:	230f      	movs	r3, #15
 800c8bc:	18fb      	adds	r3, r7, r3
 800c8be:	781b      	ldrb	r3, [r3, #0]
 800c8c0:	0019      	movs	r1, r3
 800c8c2:	0010      	movs	r0, r2
 800c8c4:	f7fe fdf7 	bl	800b4b6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c8c8:	687a      	ldr	r2, [r7, #4]
 800c8ca:	23b6      	movs	r3, #182	@ 0xb6
 800c8cc:	009b      	lsls	r3, r3, #2
 800c8ce:	58d3      	ldr	r3, [r2, r3]
 800c8d0:	0018      	movs	r0, r3
 800c8d2:	f7fe fda8 	bl	800b426 <USBD_LL_Reset>
}
 800c8d6:	46c0      	nop			@ (mov r8, r8)
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	b004      	add	sp, #16
 800c8dc:	bd80      	pop	{r7, pc}
	...

0800c8e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b082      	sub	sp, #8
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c8e8:	687a      	ldr	r2, [r7, #4]
 800c8ea:	23b6      	movs	r3, #182	@ 0xb6
 800c8ec:	009b      	lsls	r3, r3, #2
 800c8ee:	58d3      	ldr	r3, [r2, r3]
 800c8f0:	0018      	movs	r0, r3
 800c8f2:	f7fe fdf1 	bl	800b4d8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	7a5b      	ldrb	r3, [r3, #9]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d005      	beq.n	800c90a <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c8fe:	4b05      	ldr	r3, [pc, #20]	@ (800c914 <HAL_PCD_SuspendCallback+0x34>)
 800c900:	691a      	ldr	r2, [r3, #16]
 800c902:	4b04      	ldr	r3, [pc, #16]	@ (800c914 <HAL_PCD_SuspendCallback+0x34>)
 800c904:	2106      	movs	r1, #6
 800c906:	430a      	orrs	r2, r1
 800c908:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 800c90a:	46c0      	nop			@ (mov r8, r8)
 800c90c:	46bd      	mov	sp, r7
 800c90e:	b002      	add	sp, #8
 800c910:	bd80      	pop	{r7, pc}
 800c912:	46c0      	nop			@ (mov r8, r8)
 800c914:	e000ed00 	.word	0xe000ed00

0800c918 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b082      	sub	sp, #8
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	7a5b      	ldrb	r3, [r3, #9]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d007      	beq.n	800c938 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c928:	4b09      	ldr	r3, [pc, #36]	@ (800c950 <HAL_PCD_ResumeCallback+0x38>)
 800c92a:	691a      	ldr	r2, [r3, #16]
 800c92c:	4b08      	ldr	r3, [pc, #32]	@ (800c950 <HAL_PCD_ResumeCallback+0x38>)
 800c92e:	2106      	movs	r1, #6
 800c930:	438a      	bics	r2, r1
 800c932:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800c934:	f000 fa42 	bl	800cdbc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c938:	687a      	ldr	r2, [r7, #4]
 800c93a:	23b6      	movs	r3, #182	@ 0xb6
 800c93c:	009b      	lsls	r3, r3, #2
 800c93e:	58d3      	ldr	r3, [r2, r3]
 800c940:	0018      	movs	r0, r3
 800c942:	f7fe fde1 	bl	800b508 <USBD_LL_Resume>
}
 800c946:	46c0      	nop			@ (mov r8, r8)
 800c948:	46bd      	mov	sp, r7
 800c94a:	b002      	add	sp, #8
 800c94c:	bd80      	pop	{r7, pc}
 800c94e:	46c0      	nop			@ (mov r8, r8)
 800c950:	e000ed00 	.word	0xe000ed00

0800c954 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b082      	sub	sp, #8
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800c95c:	4a2d      	ldr	r2, [pc, #180]	@ (800ca14 <USBD_LL_Init+0xc0>)
 800c95e:	23b6      	movs	r3, #182	@ 0xb6
 800c960:	009b      	lsls	r3, r3, #2
 800c962:	6879      	ldr	r1, [r7, #4]
 800c964:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 800c966:	687a      	ldr	r2, [r7, #4]
 800c968:	23b0      	movs	r3, #176	@ 0xb0
 800c96a:	009b      	lsls	r3, r3, #2
 800c96c:	4929      	ldr	r1, [pc, #164]	@ (800ca14 <USBD_LL_Init+0xc0>)
 800c96e:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 800c970:	4b28      	ldr	r3, [pc, #160]	@ (800ca14 <USBD_LL_Init+0xc0>)
 800c972:	4a29      	ldr	r2, [pc, #164]	@ (800ca18 <USBD_LL_Init+0xc4>)
 800c974:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800c976:	4b27      	ldr	r3, [pc, #156]	@ (800ca14 <USBD_LL_Init+0xc0>)
 800c978:	2208      	movs	r2, #8
 800c97a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800c97c:	4b25      	ldr	r3, [pc, #148]	@ (800ca14 <USBD_LL_Init+0xc0>)
 800c97e:	2202      	movs	r2, #2
 800c980:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c982:	4b24      	ldr	r3, [pc, #144]	@ (800ca14 <USBD_LL_Init+0xc0>)
 800c984:	2202      	movs	r2, #2
 800c986:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800c988:	4b22      	ldr	r3, [pc, #136]	@ (800ca14 <USBD_LL_Init+0xc0>)
 800c98a:	2200      	movs	r2, #0
 800c98c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800c98e:	4b21      	ldr	r3, [pc, #132]	@ (800ca14 <USBD_LL_Init+0xc0>)
 800c990:	2200      	movs	r2, #0
 800c992:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800c994:	4b1f      	ldr	r3, [pc, #124]	@ (800ca14 <USBD_LL_Init+0xc0>)
 800c996:	2200      	movs	r2, #0
 800c998:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800c99a:	4b1e      	ldr	r3, [pc, #120]	@ (800ca14 <USBD_LL_Init+0xc0>)
 800c99c:	0018      	movs	r0, r3
 800c99e:	f7f7 fb23 	bl	8003fe8 <HAL_PCD_Init>
 800c9a2:	1e03      	subs	r3, r0, #0
 800c9a4:	d001      	beq.n	800c9aa <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 800c9a6:	f7f6 f87b 	bl	8002aa0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c9aa:	687a      	ldr	r2, [r7, #4]
 800c9ac:	23b0      	movs	r3, #176	@ 0xb0
 800c9ae:	009b      	lsls	r3, r3, #2
 800c9b0:	58d0      	ldr	r0, [r2, r3]
 800c9b2:	2318      	movs	r3, #24
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	2100      	movs	r1, #0
 800c9b8:	f7f9 f8d4 	bl	8005b64 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c9bc:	687a      	ldr	r2, [r7, #4]
 800c9be:	23b0      	movs	r3, #176	@ 0xb0
 800c9c0:	009b      	lsls	r3, r3, #2
 800c9c2:	58d0      	ldr	r0, [r2, r3]
 800c9c4:	2358      	movs	r3, #88	@ 0x58
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	2180      	movs	r1, #128	@ 0x80
 800c9ca:	f7f9 f8cb 	bl	8005b64 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c9ce:	687a      	ldr	r2, [r7, #4]
 800c9d0:	23b0      	movs	r3, #176	@ 0xb0
 800c9d2:	009b      	lsls	r3, r3, #2
 800c9d4:	58d0      	ldr	r0, [r2, r3]
 800c9d6:	23c0      	movs	r3, #192	@ 0xc0
 800c9d8:	2200      	movs	r2, #0
 800c9da:	2181      	movs	r1, #129	@ 0x81
 800c9dc:	f7f9 f8c2 	bl	8005b64 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c9e0:	687a      	ldr	r2, [r7, #4]
 800c9e2:	23b0      	movs	r3, #176	@ 0xb0
 800c9e4:	009b      	lsls	r3, r3, #2
 800c9e6:	58d0      	ldr	r0, [r2, r3]
 800c9e8:	2388      	movs	r3, #136	@ 0x88
 800c9ea:	005b      	lsls	r3, r3, #1
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	2101      	movs	r1, #1
 800c9f0:	f7f9 f8b8 	bl	8005b64 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c9f4:	687a      	ldr	r2, [r7, #4]
 800c9f6:	23b0      	movs	r3, #176	@ 0xb0
 800c9f8:	009b      	lsls	r3, r3, #2
 800c9fa:	58d0      	ldr	r0, [r2, r3]
 800c9fc:	2380      	movs	r3, #128	@ 0x80
 800c9fe:	005b      	lsls	r3, r3, #1
 800ca00:	2200      	movs	r2, #0
 800ca02:	2182      	movs	r1, #130	@ 0x82
 800ca04:	f7f9 f8ae 	bl	8005b64 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800ca08:	2300      	movs	r3, #0
}
 800ca0a:	0018      	movs	r0, r3
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	b002      	add	sp, #8
 800ca10:	bd80      	pop	{r7, pc}
 800ca12:	46c0      	nop			@ (mov r8, r8)
 800ca14:	2000169c 	.word	0x2000169c
 800ca18:	40005c00 	.word	0x40005c00

0800ca1c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ca1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca1e:	b085      	sub	sp, #20
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca24:	210f      	movs	r1, #15
 800ca26:	187b      	adds	r3, r7, r1
 800ca28:	2200      	movs	r2, #0
 800ca2a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca2c:	260e      	movs	r6, #14
 800ca2e:	19bb      	adds	r3, r7, r6
 800ca30:	2200      	movs	r2, #0
 800ca32:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ca34:	687a      	ldr	r2, [r7, #4]
 800ca36:	23b0      	movs	r3, #176	@ 0xb0
 800ca38:	009b      	lsls	r3, r3, #2
 800ca3a:	58d3      	ldr	r3, [r2, r3]
 800ca3c:	000d      	movs	r5, r1
 800ca3e:	187c      	adds	r4, r7, r1
 800ca40:	0018      	movs	r0, r3
 800ca42:	f7f7 fbc5 	bl	80041d0 <HAL_PCD_Start>
 800ca46:	0003      	movs	r3, r0
 800ca48:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca4a:	19bc      	adds	r4, r7, r6
 800ca4c:	197b      	adds	r3, r7, r5
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	0018      	movs	r0, r3
 800ca52:	f000 f9ba 	bl	800cdca <USBD_Get_USB_Status>
 800ca56:	0003      	movs	r3, r0
 800ca58:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800ca5a:	19bb      	adds	r3, r7, r6
 800ca5c:	781b      	ldrb	r3, [r3, #0]
}
 800ca5e:	0018      	movs	r0, r3
 800ca60:	46bd      	mov	sp, r7
 800ca62:	b005      	add	sp, #20
 800ca64:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ca66 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ca66:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca68:	b085      	sub	sp, #20
 800ca6a:	af00      	add	r7, sp, #0
 800ca6c:	6078      	str	r0, [r7, #4]
 800ca6e:	000c      	movs	r4, r1
 800ca70:	0010      	movs	r0, r2
 800ca72:	0019      	movs	r1, r3
 800ca74:	1cfb      	adds	r3, r7, #3
 800ca76:	1c22      	adds	r2, r4, #0
 800ca78:	701a      	strb	r2, [r3, #0]
 800ca7a:	1cbb      	adds	r3, r7, #2
 800ca7c:	1c02      	adds	r2, r0, #0
 800ca7e:	701a      	strb	r2, [r3, #0]
 800ca80:	003b      	movs	r3, r7
 800ca82:	1c0a      	adds	r2, r1, #0
 800ca84:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca86:	260f      	movs	r6, #15
 800ca88:	19bb      	adds	r3, r7, r6
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca8e:	250e      	movs	r5, #14
 800ca90:	197b      	adds	r3, r7, r5
 800ca92:	2200      	movs	r2, #0
 800ca94:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ca96:	687a      	ldr	r2, [r7, #4]
 800ca98:	23b0      	movs	r3, #176	@ 0xb0
 800ca9a:	009b      	lsls	r3, r3, #2
 800ca9c:	58d0      	ldr	r0, [r2, r3]
 800ca9e:	19bc      	adds	r4, r7, r6
 800caa0:	1cbb      	adds	r3, r7, #2
 800caa2:	781d      	ldrb	r5, [r3, #0]
 800caa4:	003b      	movs	r3, r7
 800caa6:	881a      	ldrh	r2, [r3, #0]
 800caa8:	1cfb      	adds	r3, r7, #3
 800caaa:	7819      	ldrb	r1, [r3, #0]
 800caac:	002b      	movs	r3, r5
 800caae:	f7f7 fd23 	bl	80044f8 <HAL_PCD_EP_Open>
 800cab2:	0003      	movs	r3, r0
 800cab4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cab6:	250e      	movs	r5, #14
 800cab8:	197c      	adds	r4, r7, r5
 800caba:	19bb      	adds	r3, r7, r6
 800cabc:	781b      	ldrb	r3, [r3, #0]
 800cabe:	0018      	movs	r0, r3
 800cac0:	f000 f983 	bl	800cdca <USBD_Get_USB_Status>
 800cac4:	0003      	movs	r3, r0
 800cac6:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cac8:	197b      	adds	r3, r7, r5
 800caca:	781b      	ldrb	r3, [r3, #0]
}
 800cacc:	0018      	movs	r0, r3
 800cace:	46bd      	mov	sp, r7
 800cad0:	b005      	add	sp, #20
 800cad2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cad4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cad6:	b085      	sub	sp, #20
 800cad8:	af00      	add	r7, sp, #0
 800cada:	6078      	str	r0, [r7, #4]
 800cadc:	000a      	movs	r2, r1
 800cade:	1cfb      	adds	r3, r7, #3
 800cae0:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cae2:	210f      	movs	r1, #15
 800cae4:	187b      	adds	r3, r7, r1
 800cae6:	2200      	movs	r2, #0
 800cae8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800caea:	260e      	movs	r6, #14
 800caec:	19bb      	adds	r3, r7, r6
 800caee:	2200      	movs	r2, #0
 800caf0:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800caf2:	687a      	ldr	r2, [r7, #4]
 800caf4:	23b0      	movs	r3, #176	@ 0xb0
 800caf6:	009b      	lsls	r3, r3, #2
 800caf8:	58d2      	ldr	r2, [r2, r3]
 800cafa:	000d      	movs	r5, r1
 800cafc:	187c      	adds	r4, r7, r1
 800cafe:	1cfb      	adds	r3, r7, #3
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	0019      	movs	r1, r3
 800cb04:	0010      	movs	r0, r2
 800cb06:	f7f7 fd66 	bl	80045d6 <HAL_PCD_EP_Close>
 800cb0a:	0003      	movs	r3, r0
 800cb0c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb0e:	19bc      	adds	r4, r7, r6
 800cb10:	197b      	adds	r3, r7, r5
 800cb12:	781b      	ldrb	r3, [r3, #0]
 800cb14:	0018      	movs	r0, r3
 800cb16:	f000 f958 	bl	800cdca <USBD_Get_USB_Status>
 800cb1a:	0003      	movs	r3, r0
 800cb1c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cb1e:	19bb      	adds	r3, r7, r6
 800cb20:	781b      	ldrb	r3, [r3, #0]
}
 800cb22:	0018      	movs	r0, r3
 800cb24:	46bd      	mov	sp, r7
 800cb26:	b005      	add	sp, #20
 800cb28:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cb2a <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cb2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb2c:	b085      	sub	sp, #20
 800cb2e:	af00      	add	r7, sp, #0
 800cb30:	6078      	str	r0, [r7, #4]
 800cb32:	000a      	movs	r2, r1
 800cb34:	1cfb      	adds	r3, r7, #3
 800cb36:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb38:	210f      	movs	r1, #15
 800cb3a:	187b      	adds	r3, r7, r1
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb40:	260e      	movs	r6, #14
 800cb42:	19bb      	adds	r3, r7, r6
 800cb44:	2200      	movs	r2, #0
 800cb46:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cb48:	687a      	ldr	r2, [r7, #4]
 800cb4a:	23b0      	movs	r3, #176	@ 0xb0
 800cb4c:	009b      	lsls	r3, r3, #2
 800cb4e:	58d2      	ldr	r2, [r2, r3]
 800cb50:	000d      	movs	r5, r1
 800cb52:	187c      	adds	r4, r7, r1
 800cb54:	1cfb      	adds	r3, r7, #3
 800cb56:	781b      	ldrb	r3, [r3, #0]
 800cb58:	0019      	movs	r1, r3
 800cb5a:	0010      	movs	r0, r2
 800cb5c:	f7f7 fe18 	bl	8004790 <HAL_PCD_EP_SetStall>
 800cb60:	0003      	movs	r3, r0
 800cb62:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb64:	19bc      	adds	r4, r7, r6
 800cb66:	197b      	adds	r3, r7, r5
 800cb68:	781b      	ldrb	r3, [r3, #0]
 800cb6a:	0018      	movs	r0, r3
 800cb6c:	f000 f92d 	bl	800cdca <USBD_Get_USB_Status>
 800cb70:	0003      	movs	r3, r0
 800cb72:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cb74:	19bb      	adds	r3, r7, r6
 800cb76:	781b      	ldrb	r3, [r3, #0]
}
 800cb78:	0018      	movs	r0, r3
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	b005      	add	sp, #20
 800cb7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cb80 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cb80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb82:	b085      	sub	sp, #20
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
 800cb88:	000a      	movs	r2, r1
 800cb8a:	1cfb      	adds	r3, r7, #3
 800cb8c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb8e:	210f      	movs	r1, #15
 800cb90:	187b      	adds	r3, r7, r1
 800cb92:	2200      	movs	r2, #0
 800cb94:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb96:	260e      	movs	r6, #14
 800cb98:	19bb      	adds	r3, r7, r6
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cb9e:	687a      	ldr	r2, [r7, #4]
 800cba0:	23b0      	movs	r3, #176	@ 0xb0
 800cba2:	009b      	lsls	r3, r3, #2
 800cba4:	58d2      	ldr	r2, [r2, r3]
 800cba6:	000d      	movs	r5, r1
 800cba8:	187c      	adds	r4, r7, r1
 800cbaa:	1cfb      	adds	r3, r7, #3
 800cbac:	781b      	ldrb	r3, [r3, #0]
 800cbae:	0019      	movs	r1, r3
 800cbb0:	0010      	movs	r0, r2
 800cbb2:	f7f7 fe49 	bl	8004848 <HAL_PCD_EP_ClrStall>
 800cbb6:	0003      	movs	r3, r0
 800cbb8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cbba:	19bc      	adds	r4, r7, r6
 800cbbc:	197b      	adds	r3, r7, r5
 800cbbe:	781b      	ldrb	r3, [r3, #0]
 800cbc0:	0018      	movs	r0, r3
 800cbc2:	f000 f902 	bl	800cdca <USBD_Get_USB_Status>
 800cbc6:	0003      	movs	r3, r0
 800cbc8:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cbca:	19bb      	adds	r3, r7, r6
 800cbcc:	781b      	ldrb	r3, [r3, #0]
}
 800cbce:	0018      	movs	r0, r3
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	b005      	add	sp, #20
 800cbd4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cbd6 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cbd6:	b580      	push	{r7, lr}
 800cbd8:	b084      	sub	sp, #16
 800cbda:	af00      	add	r7, sp, #0
 800cbdc:	6078      	str	r0, [r7, #4]
 800cbde:	000a      	movs	r2, r1
 800cbe0:	1cfb      	adds	r3, r7, #3
 800cbe2:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cbe4:	687a      	ldr	r2, [r7, #4]
 800cbe6:	23b0      	movs	r3, #176	@ 0xb0
 800cbe8:	009b      	lsls	r3, r3, #2
 800cbea:	58d3      	ldr	r3, [r2, r3]
 800cbec:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cbee:	1cfb      	adds	r3, r7, #3
 800cbf0:	781b      	ldrb	r3, [r3, #0]
 800cbf2:	b25b      	sxtb	r3, r3
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	da0c      	bge.n	800cc12 <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cbf8:	1cfb      	adds	r3, r7, #3
 800cbfa:	781b      	ldrb	r3, [r3, #0]
 800cbfc:	227f      	movs	r2, #127	@ 0x7f
 800cbfe:	401a      	ands	r2, r3
 800cc00:	68f9      	ldr	r1, [r7, #12]
 800cc02:	0013      	movs	r3, r2
 800cc04:	009b      	lsls	r3, r3, #2
 800cc06:	189b      	adds	r3, r3, r2
 800cc08:	00db      	lsls	r3, r3, #3
 800cc0a:	18cb      	adds	r3, r1, r3
 800cc0c:	3312      	adds	r3, #18
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	e00d      	b.n	800cc2e <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cc12:	1cfb      	adds	r3, r7, #3
 800cc14:	781b      	ldrb	r3, [r3, #0]
 800cc16:	227f      	movs	r2, #127	@ 0x7f
 800cc18:	401a      	ands	r2, r3
 800cc1a:	68f8      	ldr	r0, [r7, #12]
 800cc1c:	23a9      	movs	r3, #169	@ 0xa9
 800cc1e:	0059      	lsls	r1, r3, #1
 800cc20:	0013      	movs	r3, r2
 800cc22:	009b      	lsls	r3, r3, #2
 800cc24:	189b      	adds	r3, r3, r2
 800cc26:	00db      	lsls	r3, r3, #3
 800cc28:	18c3      	adds	r3, r0, r3
 800cc2a:	185b      	adds	r3, r3, r1
 800cc2c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cc2e:	0018      	movs	r0, r3
 800cc30:	46bd      	mov	sp, r7
 800cc32:	b004      	add	sp, #16
 800cc34:	bd80      	pop	{r7, pc}

0800cc36 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cc36:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc38:	b085      	sub	sp, #20
 800cc3a:	af00      	add	r7, sp, #0
 800cc3c:	6078      	str	r0, [r7, #4]
 800cc3e:	000a      	movs	r2, r1
 800cc40:	1cfb      	adds	r3, r7, #3
 800cc42:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc44:	210f      	movs	r1, #15
 800cc46:	187b      	adds	r3, r7, r1
 800cc48:	2200      	movs	r2, #0
 800cc4a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc4c:	260e      	movs	r6, #14
 800cc4e:	19bb      	adds	r3, r7, r6
 800cc50:	2200      	movs	r2, #0
 800cc52:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cc54:	687a      	ldr	r2, [r7, #4]
 800cc56:	23b0      	movs	r3, #176	@ 0xb0
 800cc58:	009b      	lsls	r3, r3, #2
 800cc5a:	58d2      	ldr	r2, [r2, r3]
 800cc5c:	000d      	movs	r5, r1
 800cc5e:	187c      	adds	r4, r7, r1
 800cc60:	1cfb      	adds	r3, r7, #3
 800cc62:	781b      	ldrb	r3, [r3, #0]
 800cc64:	0019      	movs	r1, r3
 800cc66:	0010      	movs	r0, r2
 800cc68:	f7f7 fc1c 	bl	80044a4 <HAL_PCD_SetAddress>
 800cc6c:	0003      	movs	r3, r0
 800cc6e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc70:	19bc      	adds	r4, r7, r6
 800cc72:	197b      	adds	r3, r7, r5
 800cc74:	781b      	ldrb	r3, [r3, #0]
 800cc76:	0018      	movs	r0, r3
 800cc78:	f000 f8a7 	bl	800cdca <USBD_Get_USB_Status>
 800cc7c:	0003      	movs	r3, r0
 800cc7e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cc80:	19bb      	adds	r3, r7, r6
 800cc82:	781b      	ldrb	r3, [r3, #0]
}
 800cc84:	0018      	movs	r0, r3
 800cc86:	46bd      	mov	sp, r7
 800cc88:	b005      	add	sp, #20
 800cc8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cc8c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800cc8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc8e:	b087      	sub	sp, #28
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	60f8      	str	r0, [r7, #12]
 800cc94:	0008      	movs	r0, r1
 800cc96:	607a      	str	r2, [r7, #4]
 800cc98:	0019      	movs	r1, r3
 800cc9a:	230b      	movs	r3, #11
 800cc9c:	18fb      	adds	r3, r7, r3
 800cc9e:	1c02      	adds	r2, r0, #0
 800cca0:	701a      	strb	r2, [r3, #0]
 800cca2:	2408      	movs	r4, #8
 800cca4:	193b      	adds	r3, r7, r4
 800cca6:	1c0a      	adds	r2, r1, #0
 800cca8:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ccaa:	2117      	movs	r1, #23
 800ccac:	187b      	adds	r3, r7, r1
 800ccae:	2200      	movs	r2, #0
 800ccb0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ccb2:	2516      	movs	r5, #22
 800ccb4:	197b      	adds	r3, r7, r5
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ccba:	68fa      	ldr	r2, [r7, #12]
 800ccbc:	23b0      	movs	r3, #176	@ 0xb0
 800ccbe:	009b      	lsls	r3, r3, #2
 800ccc0:	58d0      	ldr	r0, [r2, r3]
 800ccc2:	193b      	adds	r3, r7, r4
 800ccc4:	881d      	ldrh	r5, [r3, #0]
 800ccc6:	000e      	movs	r6, r1
 800ccc8:	187c      	adds	r4, r7, r1
 800ccca:	687a      	ldr	r2, [r7, #4]
 800cccc:	230b      	movs	r3, #11
 800ccce:	18fb      	adds	r3, r7, r3
 800ccd0:	7819      	ldrb	r1, [r3, #0]
 800ccd2:	002b      	movs	r3, r5
 800ccd4:	f7f7 fd20 	bl	8004718 <HAL_PCD_EP_Transmit>
 800ccd8:	0003      	movs	r3, r0
 800ccda:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ccdc:	2516      	movs	r5, #22
 800ccde:	197c      	adds	r4, r7, r5
 800cce0:	19bb      	adds	r3, r7, r6
 800cce2:	781b      	ldrb	r3, [r3, #0]
 800cce4:	0018      	movs	r0, r3
 800cce6:	f000 f870 	bl	800cdca <USBD_Get_USB_Status>
 800ccea:	0003      	movs	r3, r0
 800ccec:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800ccee:	197b      	adds	r3, r7, r5
 800ccf0:	781b      	ldrb	r3, [r3, #0]
}
 800ccf2:	0018      	movs	r0, r3
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	b007      	add	sp, #28
 800ccf8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ccfa <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ccfa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccfc:	b087      	sub	sp, #28
 800ccfe:	af00      	add	r7, sp, #0
 800cd00:	60f8      	str	r0, [r7, #12]
 800cd02:	0008      	movs	r0, r1
 800cd04:	607a      	str	r2, [r7, #4]
 800cd06:	0019      	movs	r1, r3
 800cd08:	230b      	movs	r3, #11
 800cd0a:	18fb      	adds	r3, r7, r3
 800cd0c:	1c02      	adds	r2, r0, #0
 800cd0e:	701a      	strb	r2, [r3, #0]
 800cd10:	2408      	movs	r4, #8
 800cd12:	193b      	adds	r3, r7, r4
 800cd14:	1c0a      	adds	r2, r1, #0
 800cd16:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd18:	2117      	movs	r1, #23
 800cd1a:	187b      	adds	r3, r7, r1
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd20:	2516      	movs	r5, #22
 800cd22:	197b      	adds	r3, r7, r5
 800cd24:	2200      	movs	r2, #0
 800cd26:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cd28:	68fa      	ldr	r2, [r7, #12]
 800cd2a:	23b0      	movs	r3, #176	@ 0xb0
 800cd2c:	009b      	lsls	r3, r3, #2
 800cd2e:	58d0      	ldr	r0, [r2, r3]
 800cd30:	193b      	adds	r3, r7, r4
 800cd32:	881d      	ldrh	r5, [r3, #0]
 800cd34:	000e      	movs	r6, r1
 800cd36:	187c      	adds	r4, r7, r1
 800cd38:	687a      	ldr	r2, [r7, #4]
 800cd3a:	230b      	movs	r3, #11
 800cd3c:	18fb      	adds	r3, r7, r3
 800cd3e:	7819      	ldrb	r1, [r3, #0]
 800cd40:	002b      	movs	r3, r5
 800cd42:	f7f7 fc99 	bl	8004678 <HAL_PCD_EP_Receive>
 800cd46:	0003      	movs	r3, r0
 800cd48:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd4a:	2516      	movs	r5, #22
 800cd4c:	197c      	adds	r4, r7, r5
 800cd4e:	19bb      	adds	r3, r7, r6
 800cd50:	781b      	ldrb	r3, [r3, #0]
 800cd52:	0018      	movs	r0, r3
 800cd54:	f000 f839 	bl	800cdca <USBD_Get_USB_Status>
 800cd58:	0003      	movs	r3, r0
 800cd5a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cd5c:	197b      	adds	r3, r7, r5
 800cd5e:	781b      	ldrb	r3, [r3, #0]
}
 800cd60:	0018      	movs	r0, r3
 800cd62:	46bd      	mov	sp, r7
 800cd64:	b007      	add	sp, #28
 800cd66:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cd68 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b082      	sub	sp, #8
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
 800cd70:	000a      	movs	r2, r1
 800cd72:	1cfb      	adds	r3, r7, #3
 800cd74:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cd76:	687a      	ldr	r2, [r7, #4]
 800cd78:	23b0      	movs	r3, #176	@ 0xb0
 800cd7a:	009b      	lsls	r3, r3, #2
 800cd7c:	58d2      	ldr	r2, [r2, r3]
 800cd7e:	1cfb      	adds	r3, r7, #3
 800cd80:	781b      	ldrb	r3, [r3, #0]
 800cd82:	0019      	movs	r1, r3
 800cd84:	0010      	movs	r0, r2
 800cd86:	f7f7 fcae 	bl	80046e6 <HAL_PCD_EP_GetRxCount>
 800cd8a:	0003      	movs	r3, r0
}
 800cd8c:	0018      	movs	r0, r3
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	b002      	add	sp, #8
 800cd92:	bd80      	pop	{r7, pc}

0800cd94 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b082      	sub	sp, #8
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800cd9c:	4b02      	ldr	r3, [pc, #8]	@ (800cda8 <USBD_static_malloc+0x14>)
}
 800cd9e:	0018      	movs	r0, r3
 800cda0:	46bd      	mov	sp, r7
 800cda2:	b002      	add	sp, #8
 800cda4:	bd80      	pop	{r7, pc}
 800cda6:	46c0      	nop			@ (mov r8, r8)
 800cda8:	20001978 	.word	0x20001978

0800cdac <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b082      	sub	sp, #8
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]

}
 800cdb4:	46c0      	nop			@ (mov r8, r8)
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	b002      	add	sp, #8
 800cdba:	bd80      	pop	{r7, pc}

0800cdbc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800cdc0:	f7f5 fb4a 	bl	8002458 <SystemClock_Config>
}
 800cdc4:	46c0      	nop			@ (mov r8, r8)
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	bd80      	pop	{r7, pc}

0800cdca <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cdca:	b580      	push	{r7, lr}
 800cdcc:	b084      	sub	sp, #16
 800cdce:	af00      	add	r7, sp, #0
 800cdd0:	0002      	movs	r2, r0
 800cdd2:	1dfb      	adds	r3, r7, #7
 800cdd4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdd6:	230f      	movs	r3, #15
 800cdd8:	18fb      	adds	r3, r7, r3
 800cdda:	2200      	movs	r2, #0
 800cddc:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800cdde:	1dfb      	adds	r3, r7, #7
 800cde0:	781b      	ldrb	r3, [r3, #0]
 800cde2:	2b03      	cmp	r3, #3
 800cde4:	d017      	beq.n	800ce16 <USBD_Get_USB_Status+0x4c>
 800cde6:	dc1b      	bgt.n	800ce20 <USBD_Get_USB_Status+0x56>
 800cde8:	2b02      	cmp	r3, #2
 800cdea:	d00f      	beq.n	800ce0c <USBD_Get_USB_Status+0x42>
 800cdec:	dc18      	bgt.n	800ce20 <USBD_Get_USB_Status+0x56>
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d002      	beq.n	800cdf8 <USBD_Get_USB_Status+0x2e>
 800cdf2:	2b01      	cmp	r3, #1
 800cdf4:	d005      	beq.n	800ce02 <USBD_Get_USB_Status+0x38>
 800cdf6:	e013      	b.n	800ce20 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cdf8:	230f      	movs	r3, #15
 800cdfa:	18fb      	adds	r3, r7, r3
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	701a      	strb	r2, [r3, #0]
    break;
 800ce00:	e013      	b.n	800ce2a <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ce02:	230f      	movs	r3, #15
 800ce04:	18fb      	adds	r3, r7, r3
 800ce06:	2202      	movs	r2, #2
 800ce08:	701a      	strb	r2, [r3, #0]
    break;
 800ce0a:	e00e      	b.n	800ce2a <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ce0c:	230f      	movs	r3, #15
 800ce0e:	18fb      	adds	r3, r7, r3
 800ce10:	2201      	movs	r2, #1
 800ce12:	701a      	strb	r2, [r3, #0]
    break;
 800ce14:	e009      	b.n	800ce2a <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ce16:	230f      	movs	r3, #15
 800ce18:	18fb      	adds	r3, r7, r3
 800ce1a:	2202      	movs	r2, #2
 800ce1c:	701a      	strb	r2, [r3, #0]
    break;
 800ce1e:	e004      	b.n	800ce2a <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800ce20:	230f      	movs	r3, #15
 800ce22:	18fb      	adds	r3, r7, r3
 800ce24:	2202      	movs	r2, #2
 800ce26:	701a      	strb	r2, [r3, #0]
    break;
 800ce28:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 800ce2a:	230f      	movs	r3, #15
 800ce2c:	18fb      	adds	r3, r7, r3
 800ce2e:	781b      	ldrb	r3, [r3, #0]
}
 800ce30:	0018      	movs	r0, r3
 800ce32:	46bd      	mov	sp, r7
 800ce34:	b004      	add	sp, #16
 800ce36:	bd80      	pop	{r7, pc}

0800ce38 <HAL_GPIO_EXTI_Callback>:
/* @fn      HAL_GPIO_EXTI_Callback
 * @brief   IRQ HAL call-back for all EXTI configured lines
 *          i.e. DW_RESET_Pin and DW_IRQn_Pin
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b082      	sub	sp, #8
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	0002      	movs	r2, r0
 800ce40:	1dbb      	adds	r3, r7, #6
 800ce42:	801a      	strh	r2, [r3, #0]
    if (GPIO_Pin == DW_IRQn_Pin)
 800ce44:	1dbb      	adds	r3, r7, #6
 800ce46:	881b      	ldrh	r3, [r3, #0]
 800ce48:	2b20      	cmp	r3, #32
 800ce4a:	d101      	bne.n	800ce50 <HAL_GPIO_EXTI_Callback+0x18>
    {
        process_deca_irq();
 800ce4c:	f000 f804 	bl	800ce58 <process_deca_irq>
    }
}
 800ce50:	46c0      	nop			@ (mov r8, r8)
 800ce52:	46bd      	mov	sp, r7
 800ce54:	b002      	add	sp, #8
 800ce56:	bd80      	pop	{r7, pc}

0800ce58 <process_deca_irq>:
 * @brief   main call-back for processing of DW1000 IRQ
 *          it re-enters the IRQ routing and processes all events.
 *          After processing of all events, DW1000 will clear the IRQ line.
 * */
__INLINE void process_deca_irq(void)
{
 800ce58:	b580      	push	{r7, lr}
 800ce5a:	af00      	add	r7, sp, #0
    while(port_CheckEXT_IRQ() != 0)
 800ce5c:	e002      	b.n	800ce64 <process_deca_irq+0xc>
    {

        port_deca_isr();
 800ce5e:	4b05      	ldr	r3, [pc, #20]	@ (800ce74 <process_deca_irq+0x1c>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	4798      	blx	r3
    while(port_CheckEXT_IRQ() != 0)
 800ce64:	f000 f808 	bl	800ce78 <port_CheckEXT_IRQ>
 800ce68:	1e03      	subs	r3, r0, #0
 800ce6a:	d1f8      	bne.n	800ce5e <process_deca_irq+0x6>

    } //while DW1000 IRQ line active
}
 800ce6c:	46c0      	nop			@ (mov r8, r8)
 800ce6e:	46c0      	nop			@ (mov r8, r8)
 800ce70:	46bd      	mov	sp, r7
 800ce72:	bd80      	pop	{r7, pc}
 800ce74:	20001b98 	.word	0x20001b98

0800ce78 <port_CheckEXT_IRQ>:

/* @fn      port_CheckEXT_IRQ
 * @brief   wrapper to read DW_IRQ input pin state
 * */
__INLINE uint32_t port_CheckEXT_IRQ(void)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(DECAIRQ_GPIO, DW_IRQn_Pin);
 800ce7c:	4b04      	ldr	r3, [pc, #16]	@ (800ce90 <port_CheckEXT_IRQ+0x18>)
 800ce7e:	2120      	movs	r1, #32
 800ce80:	0018      	movs	r0, r3
 800ce82:	f7f7 f85b 	bl	8003f3c <HAL_GPIO_ReadPin>
 800ce86:	0003      	movs	r3, r0
}
 800ce88:	0018      	movs	r0, r3
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}
 800ce8e:	46c0      	nop			@ (mov r8, r8)
 800ce90:	48000400 	.word	0x48000400

0800ce94 <__cvt>:
 800ce94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce96:	001f      	movs	r7, r3
 800ce98:	2300      	movs	r3, #0
 800ce9a:	0016      	movs	r6, r2
 800ce9c:	b08b      	sub	sp, #44	@ 0x2c
 800ce9e:	429f      	cmp	r7, r3
 800cea0:	da04      	bge.n	800ceac <__cvt+0x18>
 800cea2:	2180      	movs	r1, #128	@ 0x80
 800cea4:	0609      	lsls	r1, r1, #24
 800cea6:	187b      	adds	r3, r7, r1
 800cea8:	001f      	movs	r7, r3
 800ceaa:	232d      	movs	r3, #45	@ 0x2d
 800ceac:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ceae:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800ceb0:	7013      	strb	r3, [r2, #0]
 800ceb2:	2320      	movs	r3, #32
 800ceb4:	2203      	movs	r2, #3
 800ceb6:	439d      	bics	r5, r3
 800ceb8:	2d46      	cmp	r5, #70	@ 0x46
 800ceba:	d007      	beq.n	800cecc <__cvt+0x38>
 800cebc:	002b      	movs	r3, r5
 800cebe:	3b45      	subs	r3, #69	@ 0x45
 800cec0:	4259      	negs	r1, r3
 800cec2:	414b      	adcs	r3, r1
 800cec4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800cec6:	3a01      	subs	r2, #1
 800cec8:	18cb      	adds	r3, r1, r3
 800ceca:	9310      	str	r3, [sp, #64]	@ 0x40
 800cecc:	ab09      	add	r3, sp, #36	@ 0x24
 800cece:	9304      	str	r3, [sp, #16]
 800ced0:	ab08      	add	r3, sp, #32
 800ced2:	9303      	str	r3, [sp, #12]
 800ced4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ced6:	9200      	str	r2, [sp, #0]
 800ced8:	9302      	str	r3, [sp, #8]
 800ceda:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cedc:	0032      	movs	r2, r6
 800cede:	9301      	str	r3, [sp, #4]
 800cee0:	003b      	movs	r3, r7
 800cee2:	f000 fea1 	bl	800dc28 <_dtoa_r>
 800cee6:	0004      	movs	r4, r0
 800cee8:	2d47      	cmp	r5, #71	@ 0x47
 800ceea:	d11b      	bne.n	800cf24 <__cvt+0x90>
 800ceec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ceee:	07db      	lsls	r3, r3, #31
 800cef0:	d511      	bpl.n	800cf16 <__cvt+0x82>
 800cef2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cef4:	18c3      	adds	r3, r0, r3
 800cef6:	9307      	str	r3, [sp, #28]
 800cef8:	2200      	movs	r2, #0
 800cefa:	2300      	movs	r3, #0
 800cefc:	0030      	movs	r0, r6
 800cefe:	0039      	movs	r1, r7
 800cf00:	f7f3 faa4 	bl	800044c <__aeabi_dcmpeq>
 800cf04:	2800      	cmp	r0, #0
 800cf06:	d001      	beq.n	800cf0c <__cvt+0x78>
 800cf08:	9b07      	ldr	r3, [sp, #28]
 800cf0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf0c:	2230      	movs	r2, #48	@ 0x30
 800cf0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf10:	9907      	ldr	r1, [sp, #28]
 800cf12:	428b      	cmp	r3, r1
 800cf14:	d320      	bcc.n	800cf58 <__cvt+0xc4>
 800cf16:	0020      	movs	r0, r4
 800cf18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf1a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800cf1c:	1b1b      	subs	r3, r3, r4
 800cf1e:	6013      	str	r3, [r2, #0]
 800cf20:	b00b      	add	sp, #44	@ 0x2c
 800cf22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf26:	18c3      	adds	r3, r0, r3
 800cf28:	9307      	str	r3, [sp, #28]
 800cf2a:	2d46      	cmp	r5, #70	@ 0x46
 800cf2c:	d1e4      	bne.n	800cef8 <__cvt+0x64>
 800cf2e:	7803      	ldrb	r3, [r0, #0]
 800cf30:	2b30      	cmp	r3, #48	@ 0x30
 800cf32:	d10c      	bne.n	800cf4e <__cvt+0xba>
 800cf34:	2200      	movs	r2, #0
 800cf36:	2300      	movs	r3, #0
 800cf38:	0030      	movs	r0, r6
 800cf3a:	0039      	movs	r1, r7
 800cf3c:	f7f3 fa86 	bl	800044c <__aeabi_dcmpeq>
 800cf40:	2800      	cmp	r0, #0
 800cf42:	d104      	bne.n	800cf4e <__cvt+0xba>
 800cf44:	2301      	movs	r3, #1
 800cf46:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800cf48:	1a9b      	subs	r3, r3, r2
 800cf4a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cf4c:	6013      	str	r3, [r2, #0]
 800cf4e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cf50:	9a07      	ldr	r2, [sp, #28]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	18d3      	adds	r3, r2, r3
 800cf56:	e7ce      	b.n	800cef6 <__cvt+0x62>
 800cf58:	1c59      	adds	r1, r3, #1
 800cf5a:	9109      	str	r1, [sp, #36]	@ 0x24
 800cf5c:	701a      	strb	r2, [r3, #0]
 800cf5e:	e7d6      	b.n	800cf0e <__cvt+0x7a>

0800cf60 <__exponent>:
 800cf60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf62:	232b      	movs	r3, #43	@ 0x2b
 800cf64:	0005      	movs	r5, r0
 800cf66:	000c      	movs	r4, r1
 800cf68:	b085      	sub	sp, #20
 800cf6a:	7002      	strb	r2, [r0, #0]
 800cf6c:	2900      	cmp	r1, #0
 800cf6e:	da01      	bge.n	800cf74 <__exponent+0x14>
 800cf70:	424c      	negs	r4, r1
 800cf72:	3302      	adds	r3, #2
 800cf74:	706b      	strb	r3, [r5, #1]
 800cf76:	2c09      	cmp	r4, #9
 800cf78:	dd2c      	ble.n	800cfd4 <__exponent+0x74>
 800cf7a:	ab02      	add	r3, sp, #8
 800cf7c:	1dde      	adds	r6, r3, #7
 800cf7e:	0020      	movs	r0, r4
 800cf80:	210a      	movs	r1, #10
 800cf82:	f7f3 fa4d 	bl	8000420 <__aeabi_idivmod>
 800cf86:	0037      	movs	r7, r6
 800cf88:	3130      	adds	r1, #48	@ 0x30
 800cf8a:	3e01      	subs	r6, #1
 800cf8c:	0020      	movs	r0, r4
 800cf8e:	7031      	strb	r1, [r6, #0]
 800cf90:	210a      	movs	r1, #10
 800cf92:	9401      	str	r4, [sp, #4]
 800cf94:	f7f3 f95e 	bl	8000254 <__divsi3>
 800cf98:	9b01      	ldr	r3, [sp, #4]
 800cf9a:	0004      	movs	r4, r0
 800cf9c:	2b63      	cmp	r3, #99	@ 0x63
 800cf9e:	dcee      	bgt.n	800cf7e <__exponent+0x1e>
 800cfa0:	1eba      	subs	r2, r7, #2
 800cfa2:	1ca8      	adds	r0, r5, #2
 800cfa4:	0001      	movs	r1, r0
 800cfa6:	0013      	movs	r3, r2
 800cfa8:	3430      	adds	r4, #48	@ 0x30
 800cfaa:	7014      	strb	r4, [r2, #0]
 800cfac:	ac02      	add	r4, sp, #8
 800cfae:	3407      	adds	r4, #7
 800cfb0:	429c      	cmp	r4, r3
 800cfb2:	d80a      	bhi.n	800cfca <__exponent+0x6a>
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	42a2      	cmp	r2, r4
 800cfb8:	d803      	bhi.n	800cfc2 <__exponent+0x62>
 800cfba:	3309      	adds	r3, #9
 800cfbc:	aa02      	add	r2, sp, #8
 800cfbe:	189b      	adds	r3, r3, r2
 800cfc0:	1bdb      	subs	r3, r3, r7
 800cfc2:	18c0      	adds	r0, r0, r3
 800cfc4:	1b40      	subs	r0, r0, r5
 800cfc6:	b005      	add	sp, #20
 800cfc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfca:	781c      	ldrb	r4, [r3, #0]
 800cfcc:	3301      	adds	r3, #1
 800cfce:	700c      	strb	r4, [r1, #0]
 800cfd0:	3101      	adds	r1, #1
 800cfd2:	e7eb      	b.n	800cfac <__exponent+0x4c>
 800cfd4:	2330      	movs	r3, #48	@ 0x30
 800cfd6:	18e4      	adds	r4, r4, r3
 800cfd8:	70ab      	strb	r3, [r5, #2]
 800cfda:	1d28      	adds	r0, r5, #4
 800cfdc:	70ec      	strb	r4, [r5, #3]
 800cfde:	e7f1      	b.n	800cfc4 <__exponent+0x64>

0800cfe0 <_printf_float>:
 800cfe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfe2:	b097      	sub	sp, #92	@ 0x5c
 800cfe4:	000d      	movs	r5, r1
 800cfe6:	920a      	str	r2, [sp, #40]	@ 0x28
 800cfe8:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800cfea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cfec:	9009      	str	r0, [sp, #36]	@ 0x24
 800cfee:	f000 fcf9 	bl	800d9e4 <_localeconv_r>
 800cff2:	6803      	ldr	r3, [r0, #0]
 800cff4:	0018      	movs	r0, r3
 800cff6:	930d      	str	r3, [sp, #52]	@ 0x34
 800cff8:	f7f3 f886 	bl	8000108 <strlen>
 800cffc:	2300      	movs	r3, #0
 800cffe:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d000:	9314      	str	r3, [sp, #80]	@ 0x50
 800d002:	7e2b      	ldrb	r3, [r5, #24]
 800d004:	2207      	movs	r2, #7
 800d006:	930c      	str	r3, [sp, #48]	@ 0x30
 800d008:	682b      	ldr	r3, [r5, #0]
 800d00a:	930e      	str	r3, [sp, #56]	@ 0x38
 800d00c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d00e:	6823      	ldr	r3, [r4, #0]
 800d010:	05c9      	lsls	r1, r1, #23
 800d012:	d545      	bpl.n	800d0a0 <_printf_float+0xc0>
 800d014:	189b      	adds	r3, r3, r2
 800d016:	4393      	bics	r3, r2
 800d018:	001a      	movs	r2, r3
 800d01a:	3208      	adds	r2, #8
 800d01c:	6022      	str	r2, [r4, #0]
 800d01e:	2201      	movs	r2, #1
 800d020:	681e      	ldr	r6, [r3, #0]
 800d022:	685f      	ldr	r7, [r3, #4]
 800d024:	007b      	lsls	r3, r7, #1
 800d026:	085b      	lsrs	r3, r3, #1
 800d028:	9311      	str	r3, [sp, #68]	@ 0x44
 800d02a:	9610      	str	r6, [sp, #64]	@ 0x40
 800d02c:	64ae      	str	r6, [r5, #72]	@ 0x48
 800d02e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800d030:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d032:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d034:	4ba7      	ldr	r3, [pc, #668]	@ (800d2d4 <_printf_float+0x2f4>)
 800d036:	4252      	negs	r2, r2
 800d038:	f7f5 f842 	bl	80020c0 <__aeabi_dcmpun>
 800d03c:	2800      	cmp	r0, #0
 800d03e:	d131      	bne.n	800d0a4 <_printf_float+0xc4>
 800d040:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d042:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d044:	2201      	movs	r2, #1
 800d046:	4ba3      	ldr	r3, [pc, #652]	@ (800d2d4 <_printf_float+0x2f4>)
 800d048:	4252      	negs	r2, r2
 800d04a:	f7f3 fa0f 	bl	800046c <__aeabi_dcmple>
 800d04e:	2800      	cmp	r0, #0
 800d050:	d128      	bne.n	800d0a4 <_printf_float+0xc4>
 800d052:	2200      	movs	r2, #0
 800d054:	2300      	movs	r3, #0
 800d056:	0030      	movs	r0, r6
 800d058:	0039      	movs	r1, r7
 800d05a:	f7f3 f9fd 	bl	8000458 <__aeabi_dcmplt>
 800d05e:	2800      	cmp	r0, #0
 800d060:	d003      	beq.n	800d06a <_printf_float+0x8a>
 800d062:	002b      	movs	r3, r5
 800d064:	222d      	movs	r2, #45	@ 0x2d
 800d066:	3343      	adds	r3, #67	@ 0x43
 800d068:	701a      	strb	r2, [r3, #0]
 800d06a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d06c:	4f9a      	ldr	r7, [pc, #616]	@ (800d2d8 <_printf_float+0x2f8>)
 800d06e:	2b47      	cmp	r3, #71	@ 0x47
 800d070:	d900      	bls.n	800d074 <_printf_float+0x94>
 800d072:	4f9a      	ldr	r7, [pc, #616]	@ (800d2dc <_printf_float+0x2fc>)
 800d074:	2303      	movs	r3, #3
 800d076:	2400      	movs	r4, #0
 800d078:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d07a:	612b      	str	r3, [r5, #16]
 800d07c:	3301      	adds	r3, #1
 800d07e:	439a      	bics	r2, r3
 800d080:	602a      	str	r2, [r5, #0]
 800d082:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d084:	0029      	movs	r1, r5
 800d086:	9300      	str	r3, [sp, #0]
 800d088:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d08a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d08c:	aa15      	add	r2, sp, #84	@ 0x54
 800d08e:	f000 f9e5 	bl	800d45c <_printf_common>
 800d092:	3001      	adds	r0, #1
 800d094:	d000      	beq.n	800d098 <_printf_float+0xb8>
 800d096:	e09f      	b.n	800d1d8 <_printf_float+0x1f8>
 800d098:	2001      	movs	r0, #1
 800d09a:	4240      	negs	r0, r0
 800d09c:	b017      	add	sp, #92	@ 0x5c
 800d09e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0a0:	3307      	adds	r3, #7
 800d0a2:	e7b8      	b.n	800d016 <_printf_float+0x36>
 800d0a4:	0032      	movs	r2, r6
 800d0a6:	003b      	movs	r3, r7
 800d0a8:	0030      	movs	r0, r6
 800d0aa:	0039      	movs	r1, r7
 800d0ac:	f7f5 f808 	bl	80020c0 <__aeabi_dcmpun>
 800d0b0:	2800      	cmp	r0, #0
 800d0b2:	d00b      	beq.n	800d0cc <_printf_float+0xec>
 800d0b4:	2f00      	cmp	r7, #0
 800d0b6:	da03      	bge.n	800d0c0 <_printf_float+0xe0>
 800d0b8:	002b      	movs	r3, r5
 800d0ba:	222d      	movs	r2, #45	@ 0x2d
 800d0bc:	3343      	adds	r3, #67	@ 0x43
 800d0be:	701a      	strb	r2, [r3, #0]
 800d0c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d0c2:	4f87      	ldr	r7, [pc, #540]	@ (800d2e0 <_printf_float+0x300>)
 800d0c4:	2b47      	cmp	r3, #71	@ 0x47
 800d0c6:	d9d5      	bls.n	800d074 <_printf_float+0x94>
 800d0c8:	4f86      	ldr	r7, [pc, #536]	@ (800d2e4 <_printf_float+0x304>)
 800d0ca:	e7d3      	b.n	800d074 <_printf_float+0x94>
 800d0cc:	2220      	movs	r2, #32
 800d0ce:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800d0d0:	686b      	ldr	r3, [r5, #4]
 800d0d2:	4394      	bics	r4, r2
 800d0d4:	1c5a      	adds	r2, r3, #1
 800d0d6:	d146      	bne.n	800d166 <_printf_float+0x186>
 800d0d8:	3307      	adds	r3, #7
 800d0da:	606b      	str	r3, [r5, #4]
 800d0dc:	2380      	movs	r3, #128	@ 0x80
 800d0de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d0e0:	00db      	lsls	r3, r3, #3
 800d0e2:	4313      	orrs	r3, r2
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	602b      	str	r3, [r5, #0]
 800d0e8:	9206      	str	r2, [sp, #24]
 800d0ea:	aa14      	add	r2, sp, #80	@ 0x50
 800d0ec:	9205      	str	r2, [sp, #20]
 800d0ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d0f0:	a90a      	add	r1, sp, #40	@ 0x28
 800d0f2:	9204      	str	r2, [sp, #16]
 800d0f4:	aa13      	add	r2, sp, #76	@ 0x4c
 800d0f6:	9203      	str	r2, [sp, #12]
 800d0f8:	2223      	movs	r2, #35	@ 0x23
 800d0fa:	1852      	adds	r2, r2, r1
 800d0fc:	9202      	str	r2, [sp, #8]
 800d0fe:	9301      	str	r3, [sp, #4]
 800d100:	686b      	ldr	r3, [r5, #4]
 800d102:	0032      	movs	r2, r6
 800d104:	9300      	str	r3, [sp, #0]
 800d106:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d108:	003b      	movs	r3, r7
 800d10a:	f7ff fec3 	bl	800ce94 <__cvt>
 800d10e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d110:	0007      	movs	r7, r0
 800d112:	2c47      	cmp	r4, #71	@ 0x47
 800d114:	d12d      	bne.n	800d172 <_printf_float+0x192>
 800d116:	1cd3      	adds	r3, r2, #3
 800d118:	db02      	blt.n	800d120 <_printf_float+0x140>
 800d11a:	686b      	ldr	r3, [r5, #4]
 800d11c:	429a      	cmp	r2, r3
 800d11e:	dd48      	ble.n	800d1b2 <_printf_float+0x1d2>
 800d120:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d122:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d124:	3b02      	subs	r3, #2
 800d126:	b2db      	uxtb	r3, r3
 800d128:	930c      	str	r3, [sp, #48]	@ 0x30
 800d12a:	0028      	movs	r0, r5
 800d12c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d12e:	3901      	subs	r1, #1
 800d130:	3050      	adds	r0, #80	@ 0x50
 800d132:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d134:	f7ff ff14 	bl	800cf60 <__exponent>
 800d138:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d13a:	0004      	movs	r4, r0
 800d13c:	1813      	adds	r3, r2, r0
 800d13e:	612b      	str	r3, [r5, #16]
 800d140:	2a01      	cmp	r2, #1
 800d142:	dc02      	bgt.n	800d14a <_printf_float+0x16a>
 800d144:	682a      	ldr	r2, [r5, #0]
 800d146:	07d2      	lsls	r2, r2, #31
 800d148:	d501      	bpl.n	800d14e <_printf_float+0x16e>
 800d14a:	3301      	adds	r3, #1
 800d14c:	612b      	str	r3, [r5, #16]
 800d14e:	2323      	movs	r3, #35	@ 0x23
 800d150:	aa0a      	add	r2, sp, #40	@ 0x28
 800d152:	189b      	adds	r3, r3, r2
 800d154:	781b      	ldrb	r3, [r3, #0]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d100      	bne.n	800d15c <_printf_float+0x17c>
 800d15a:	e792      	b.n	800d082 <_printf_float+0xa2>
 800d15c:	002b      	movs	r3, r5
 800d15e:	222d      	movs	r2, #45	@ 0x2d
 800d160:	3343      	adds	r3, #67	@ 0x43
 800d162:	701a      	strb	r2, [r3, #0]
 800d164:	e78d      	b.n	800d082 <_printf_float+0xa2>
 800d166:	2c47      	cmp	r4, #71	@ 0x47
 800d168:	d1b8      	bne.n	800d0dc <_printf_float+0xfc>
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d1b6      	bne.n	800d0dc <_printf_float+0xfc>
 800d16e:	3301      	adds	r3, #1
 800d170:	e7b3      	b.n	800d0da <_printf_float+0xfa>
 800d172:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d174:	0011      	movs	r1, r2
 800d176:	2b65      	cmp	r3, #101	@ 0x65
 800d178:	d9d7      	bls.n	800d12a <_printf_float+0x14a>
 800d17a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d17c:	2b66      	cmp	r3, #102	@ 0x66
 800d17e:	d11a      	bne.n	800d1b6 <_printf_float+0x1d6>
 800d180:	686b      	ldr	r3, [r5, #4]
 800d182:	2a00      	cmp	r2, #0
 800d184:	dd09      	ble.n	800d19a <_printf_float+0x1ba>
 800d186:	612a      	str	r2, [r5, #16]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d102      	bne.n	800d192 <_printf_float+0x1b2>
 800d18c:	6829      	ldr	r1, [r5, #0]
 800d18e:	07c9      	lsls	r1, r1, #31
 800d190:	d50b      	bpl.n	800d1aa <_printf_float+0x1ca>
 800d192:	3301      	adds	r3, #1
 800d194:	189b      	adds	r3, r3, r2
 800d196:	612b      	str	r3, [r5, #16]
 800d198:	e007      	b.n	800d1aa <_printf_float+0x1ca>
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d103      	bne.n	800d1a6 <_printf_float+0x1c6>
 800d19e:	2201      	movs	r2, #1
 800d1a0:	6829      	ldr	r1, [r5, #0]
 800d1a2:	4211      	tst	r1, r2
 800d1a4:	d000      	beq.n	800d1a8 <_printf_float+0x1c8>
 800d1a6:	1c9a      	adds	r2, r3, #2
 800d1a8:	612a      	str	r2, [r5, #16]
 800d1aa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d1ac:	2400      	movs	r4, #0
 800d1ae:	65ab      	str	r3, [r5, #88]	@ 0x58
 800d1b0:	e7cd      	b.n	800d14e <_printf_float+0x16e>
 800d1b2:	2367      	movs	r3, #103	@ 0x67
 800d1b4:	930c      	str	r3, [sp, #48]	@ 0x30
 800d1b6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d1b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d1ba:	4299      	cmp	r1, r3
 800d1bc:	db06      	blt.n	800d1cc <_printf_float+0x1ec>
 800d1be:	682b      	ldr	r3, [r5, #0]
 800d1c0:	6129      	str	r1, [r5, #16]
 800d1c2:	07db      	lsls	r3, r3, #31
 800d1c4:	d5f1      	bpl.n	800d1aa <_printf_float+0x1ca>
 800d1c6:	3101      	adds	r1, #1
 800d1c8:	6129      	str	r1, [r5, #16]
 800d1ca:	e7ee      	b.n	800d1aa <_printf_float+0x1ca>
 800d1cc:	2201      	movs	r2, #1
 800d1ce:	2900      	cmp	r1, #0
 800d1d0:	dce0      	bgt.n	800d194 <_printf_float+0x1b4>
 800d1d2:	1892      	adds	r2, r2, r2
 800d1d4:	1a52      	subs	r2, r2, r1
 800d1d6:	e7dd      	b.n	800d194 <_printf_float+0x1b4>
 800d1d8:	682a      	ldr	r2, [r5, #0]
 800d1da:	0553      	lsls	r3, r2, #21
 800d1dc:	d408      	bmi.n	800d1f0 <_printf_float+0x210>
 800d1de:	692b      	ldr	r3, [r5, #16]
 800d1e0:	003a      	movs	r2, r7
 800d1e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d1e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d1e6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d1e8:	47a0      	blx	r4
 800d1ea:	3001      	adds	r0, #1
 800d1ec:	d129      	bne.n	800d242 <_printf_float+0x262>
 800d1ee:	e753      	b.n	800d098 <_printf_float+0xb8>
 800d1f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d1f2:	2b65      	cmp	r3, #101	@ 0x65
 800d1f4:	d800      	bhi.n	800d1f8 <_printf_float+0x218>
 800d1f6:	e0da      	b.n	800d3ae <_printf_float+0x3ce>
 800d1f8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d1fa:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	2300      	movs	r3, #0
 800d200:	f7f3 f924 	bl	800044c <__aeabi_dcmpeq>
 800d204:	2800      	cmp	r0, #0
 800d206:	d033      	beq.n	800d270 <_printf_float+0x290>
 800d208:	2301      	movs	r3, #1
 800d20a:	4a37      	ldr	r2, [pc, #220]	@ (800d2e8 <_printf_float+0x308>)
 800d20c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d20e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d210:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d212:	47a0      	blx	r4
 800d214:	3001      	adds	r0, #1
 800d216:	d100      	bne.n	800d21a <_printf_float+0x23a>
 800d218:	e73e      	b.n	800d098 <_printf_float+0xb8>
 800d21a:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d21c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d21e:	42b3      	cmp	r3, r6
 800d220:	db02      	blt.n	800d228 <_printf_float+0x248>
 800d222:	682b      	ldr	r3, [r5, #0]
 800d224:	07db      	lsls	r3, r3, #31
 800d226:	d50c      	bpl.n	800d242 <_printf_float+0x262>
 800d228:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d22a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d22c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d22e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d230:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d232:	47a0      	blx	r4
 800d234:	2400      	movs	r4, #0
 800d236:	3001      	adds	r0, #1
 800d238:	d100      	bne.n	800d23c <_printf_float+0x25c>
 800d23a:	e72d      	b.n	800d098 <_printf_float+0xb8>
 800d23c:	1e73      	subs	r3, r6, #1
 800d23e:	42a3      	cmp	r3, r4
 800d240:	dc0a      	bgt.n	800d258 <_printf_float+0x278>
 800d242:	682b      	ldr	r3, [r5, #0]
 800d244:	079b      	lsls	r3, r3, #30
 800d246:	d500      	bpl.n	800d24a <_printf_float+0x26a>
 800d248:	e105      	b.n	800d456 <_printf_float+0x476>
 800d24a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d24c:	68e8      	ldr	r0, [r5, #12]
 800d24e:	4298      	cmp	r0, r3
 800d250:	db00      	blt.n	800d254 <_printf_float+0x274>
 800d252:	e723      	b.n	800d09c <_printf_float+0xbc>
 800d254:	0018      	movs	r0, r3
 800d256:	e721      	b.n	800d09c <_printf_float+0xbc>
 800d258:	002a      	movs	r2, r5
 800d25a:	2301      	movs	r3, #1
 800d25c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d25e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d260:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d262:	321a      	adds	r2, #26
 800d264:	47b8      	blx	r7
 800d266:	3001      	adds	r0, #1
 800d268:	d100      	bne.n	800d26c <_printf_float+0x28c>
 800d26a:	e715      	b.n	800d098 <_printf_float+0xb8>
 800d26c:	3401      	adds	r4, #1
 800d26e:	e7e5      	b.n	800d23c <_printf_float+0x25c>
 800d270:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d272:	2b00      	cmp	r3, #0
 800d274:	dc3a      	bgt.n	800d2ec <_printf_float+0x30c>
 800d276:	2301      	movs	r3, #1
 800d278:	4a1b      	ldr	r2, [pc, #108]	@ (800d2e8 <_printf_float+0x308>)
 800d27a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d27c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d27e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d280:	47a0      	blx	r4
 800d282:	3001      	adds	r0, #1
 800d284:	d100      	bne.n	800d288 <_printf_float+0x2a8>
 800d286:	e707      	b.n	800d098 <_printf_float+0xb8>
 800d288:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d28a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d28c:	4333      	orrs	r3, r6
 800d28e:	d102      	bne.n	800d296 <_printf_float+0x2b6>
 800d290:	682b      	ldr	r3, [r5, #0]
 800d292:	07db      	lsls	r3, r3, #31
 800d294:	d5d5      	bpl.n	800d242 <_printf_float+0x262>
 800d296:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d298:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d29a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d29c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d29e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d2a0:	47a0      	blx	r4
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	3001      	adds	r0, #1
 800d2a6:	d100      	bne.n	800d2aa <_printf_float+0x2ca>
 800d2a8:	e6f6      	b.n	800d098 <_printf_float+0xb8>
 800d2aa:	930c      	str	r3, [sp, #48]	@ 0x30
 800d2ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d2ae:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d2b0:	425b      	negs	r3, r3
 800d2b2:	4293      	cmp	r3, r2
 800d2b4:	dc01      	bgt.n	800d2ba <_printf_float+0x2da>
 800d2b6:	0033      	movs	r3, r6
 800d2b8:	e792      	b.n	800d1e0 <_printf_float+0x200>
 800d2ba:	002a      	movs	r2, r5
 800d2bc:	2301      	movs	r3, #1
 800d2be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d2c0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d2c2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d2c4:	321a      	adds	r2, #26
 800d2c6:	47a0      	blx	r4
 800d2c8:	3001      	adds	r0, #1
 800d2ca:	d100      	bne.n	800d2ce <_printf_float+0x2ee>
 800d2cc:	e6e4      	b.n	800d098 <_printf_float+0xb8>
 800d2ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2d0:	3301      	adds	r3, #1
 800d2d2:	e7ea      	b.n	800d2aa <_printf_float+0x2ca>
 800d2d4:	7fefffff 	.word	0x7fefffff
 800d2d8:	0800ff34 	.word	0x0800ff34
 800d2dc:	0800ff38 	.word	0x0800ff38
 800d2e0:	0800ff3c 	.word	0x0800ff3c
 800d2e4:	0800ff40 	.word	0x0800ff40
 800d2e8:	0800ff44 	.word	0x0800ff44
 800d2ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d2ee:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d2f0:	930c      	str	r3, [sp, #48]	@ 0x30
 800d2f2:	429e      	cmp	r6, r3
 800d2f4:	dd00      	ble.n	800d2f8 <_printf_float+0x318>
 800d2f6:	001e      	movs	r6, r3
 800d2f8:	2e00      	cmp	r6, #0
 800d2fa:	dc31      	bgt.n	800d360 <_printf_float+0x380>
 800d2fc:	43f3      	mvns	r3, r6
 800d2fe:	2400      	movs	r4, #0
 800d300:	17db      	asrs	r3, r3, #31
 800d302:	4033      	ands	r3, r6
 800d304:	930e      	str	r3, [sp, #56]	@ 0x38
 800d306:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d308:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d30a:	1af3      	subs	r3, r6, r3
 800d30c:	42a3      	cmp	r3, r4
 800d30e:	dc30      	bgt.n	800d372 <_printf_float+0x392>
 800d310:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d312:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d314:	429a      	cmp	r2, r3
 800d316:	dc38      	bgt.n	800d38a <_printf_float+0x3aa>
 800d318:	682b      	ldr	r3, [r5, #0]
 800d31a:	07db      	lsls	r3, r3, #31
 800d31c:	d435      	bmi.n	800d38a <_printf_float+0x3aa>
 800d31e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800d320:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d322:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d324:	1b9b      	subs	r3, r3, r6
 800d326:	1b14      	subs	r4, r2, r4
 800d328:	429c      	cmp	r4, r3
 800d32a:	dd00      	ble.n	800d32e <_printf_float+0x34e>
 800d32c:	001c      	movs	r4, r3
 800d32e:	2c00      	cmp	r4, #0
 800d330:	dc34      	bgt.n	800d39c <_printf_float+0x3bc>
 800d332:	43e3      	mvns	r3, r4
 800d334:	2600      	movs	r6, #0
 800d336:	17db      	asrs	r3, r3, #31
 800d338:	401c      	ands	r4, r3
 800d33a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d33c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d33e:	1ad3      	subs	r3, r2, r3
 800d340:	1b1b      	subs	r3, r3, r4
 800d342:	42b3      	cmp	r3, r6
 800d344:	dc00      	bgt.n	800d348 <_printf_float+0x368>
 800d346:	e77c      	b.n	800d242 <_printf_float+0x262>
 800d348:	002a      	movs	r2, r5
 800d34a:	2301      	movs	r3, #1
 800d34c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d34e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d350:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d352:	321a      	adds	r2, #26
 800d354:	47b8      	blx	r7
 800d356:	3001      	adds	r0, #1
 800d358:	d100      	bne.n	800d35c <_printf_float+0x37c>
 800d35a:	e69d      	b.n	800d098 <_printf_float+0xb8>
 800d35c:	3601      	adds	r6, #1
 800d35e:	e7ec      	b.n	800d33a <_printf_float+0x35a>
 800d360:	0033      	movs	r3, r6
 800d362:	003a      	movs	r2, r7
 800d364:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d368:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d36a:	47a0      	blx	r4
 800d36c:	3001      	adds	r0, #1
 800d36e:	d1c5      	bne.n	800d2fc <_printf_float+0x31c>
 800d370:	e692      	b.n	800d098 <_printf_float+0xb8>
 800d372:	002a      	movs	r2, r5
 800d374:	2301      	movs	r3, #1
 800d376:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d378:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d37a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d37c:	321a      	adds	r2, #26
 800d37e:	47b0      	blx	r6
 800d380:	3001      	adds	r0, #1
 800d382:	d100      	bne.n	800d386 <_printf_float+0x3a6>
 800d384:	e688      	b.n	800d098 <_printf_float+0xb8>
 800d386:	3401      	adds	r4, #1
 800d388:	e7bd      	b.n	800d306 <_printf_float+0x326>
 800d38a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d38c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d38e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d390:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d392:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d394:	47a0      	blx	r4
 800d396:	3001      	adds	r0, #1
 800d398:	d1c1      	bne.n	800d31e <_printf_float+0x33e>
 800d39a:	e67d      	b.n	800d098 <_printf_float+0xb8>
 800d39c:	19ba      	adds	r2, r7, r6
 800d39e:	0023      	movs	r3, r4
 800d3a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3a4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d3a6:	47b0      	blx	r6
 800d3a8:	3001      	adds	r0, #1
 800d3aa:	d1c2      	bne.n	800d332 <_printf_float+0x352>
 800d3ac:	e674      	b.n	800d098 <_printf_float+0xb8>
 800d3ae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d3b0:	930c      	str	r3, [sp, #48]	@ 0x30
 800d3b2:	2b01      	cmp	r3, #1
 800d3b4:	dc02      	bgt.n	800d3bc <_printf_float+0x3dc>
 800d3b6:	2301      	movs	r3, #1
 800d3b8:	421a      	tst	r2, r3
 800d3ba:	d039      	beq.n	800d430 <_printf_float+0x450>
 800d3bc:	2301      	movs	r3, #1
 800d3be:	003a      	movs	r2, r7
 800d3c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3c4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d3c6:	47b0      	blx	r6
 800d3c8:	3001      	adds	r0, #1
 800d3ca:	d100      	bne.n	800d3ce <_printf_float+0x3ee>
 800d3cc:	e664      	b.n	800d098 <_printf_float+0xb8>
 800d3ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d3d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3d4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3d6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d3d8:	47b0      	blx	r6
 800d3da:	3001      	adds	r0, #1
 800d3dc:	d100      	bne.n	800d3e0 <_printf_float+0x400>
 800d3de:	e65b      	b.n	800d098 <_printf_float+0xb8>
 800d3e0:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d3e2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d3e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	3b01      	subs	r3, #1
 800d3ea:	930c      	str	r3, [sp, #48]	@ 0x30
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	f7f3 f82d 	bl	800044c <__aeabi_dcmpeq>
 800d3f2:	2800      	cmp	r0, #0
 800d3f4:	d11a      	bne.n	800d42c <_printf_float+0x44c>
 800d3f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3f8:	1c7a      	adds	r2, r7, #1
 800d3fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3fc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3fe:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d400:	47b0      	blx	r6
 800d402:	3001      	adds	r0, #1
 800d404:	d10e      	bne.n	800d424 <_printf_float+0x444>
 800d406:	e647      	b.n	800d098 <_printf_float+0xb8>
 800d408:	002a      	movs	r2, r5
 800d40a:	2301      	movs	r3, #1
 800d40c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d40e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d410:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d412:	321a      	adds	r2, #26
 800d414:	47b8      	blx	r7
 800d416:	3001      	adds	r0, #1
 800d418:	d100      	bne.n	800d41c <_printf_float+0x43c>
 800d41a:	e63d      	b.n	800d098 <_printf_float+0xb8>
 800d41c:	3601      	adds	r6, #1
 800d41e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d420:	429e      	cmp	r6, r3
 800d422:	dbf1      	blt.n	800d408 <_printf_float+0x428>
 800d424:	002a      	movs	r2, r5
 800d426:	0023      	movs	r3, r4
 800d428:	3250      	adds	r2, #80	@ 0x50
 800d42a:	e6da      	b.n	800d1e2 <_printf_float+0x202>
 800d42c:	2600      	movs	r6, #0
 800d42e:	e7f6      	b.n	800d41e <_printf_float+0x43e>
 800d430:	003a      	movs	r2, r7
 800d432:	e7e2      	b.n	800d3fa <_printf_float+0x41a>
 800d434:	002a      	movs	r2, r5
 800d436:	2301      	movs	r3, #1
 800d438:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d43a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d43c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d43e:	3219      	adds	r2, #25
 800d440:	47b0      	blx	r6
 800d442:	3001      	adds	r0, #1
 800d444:	d100      	bne.n	800d448 <_printf_float+0x468>
 800d446:	e627      	b.n	800d098 <_printf_float+0xb8>
 800d448:	3401      	adds	r4, #1
 800d44a:	68eb      	ldr	r3, [r5, #12]
 800d44c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d44e:	1a9b      	subs	r3, r3, r2
 800d450:	42a3      	cmp	r3, r4
 800d452:	dcef      	bgt.n	800d434 <_printf_float+0x454>
 800d454:	e6f9      	b.n	800d24a <_printf_float+0x26a>
 800d456:	2400      	movs	r4, #0
 800d458:	e7f7      	b.n	800d44a <_printf_float+0x46a>
 800d45a:	46c0      	nop			@ (mov r8, r8)

0800d45c <_printf_common>:
 800d45c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d45e:	0016      	movs	r6, r2
 800d460:	9301      	str	r3, [sp, #4]
 800d462:	688a      	ldr	r2, [r1, #8]
 800d464:	690b      	ldr	r3, [r1, #16]
 800d466:	000c      	movs	r4, r1
 800d468:	9000      	str	r0, [sp, #0]
 800d46a:	4293      	cmp	r3, r2
 800d46c:	da00      	bge.n	800d470 <_printf_common+0x14>
 800d46e:	0013      	movs	r3, r2
 800d470:	0022      	movs	r2, r4
 800d472:	6033      	str	r3, [r6, #0]
 800d474:	3243      	adds	r2, #67	@ 0x43
 800d476:	7812      	ldrb	r2, [r2, #0]
 800d478:	2a00      	cmp	r2, #0
 800d47a:	d001      	beq.n	800d480 <_printf_common+0x24>
 800d47c:	3301      	adds	r3, #1
 800d47e:	6033      	str	r3, [r6, #0]
 800d480:	6823      	ldr	r3, [r4, #0]
 800d482:	069b      	lsls	r3, r3, #26
 800d484:	d502      	bpl.n	800d48c <_printf_common+0x30>
 800d486:	6833      	ldr	r3, [r6, #0]
 800d488:	3302      	adds	r3, #2
 800d48a:	6033      	str	r3, [r6, #0]
 800d48c:	6822      	ldr	r2, [r4, #0]
 800d48e:	2306      	movs	r3, #6
 800d490:	0015      	movs	r5, r2
 800d492:	401d      	ands	r5, r3
 800d494:	421a      	tst	r2, r3
 800d496:	d027      	beq.n	800d4e8 <_printf_common+0x8c>
 800d498:	0023      	movs	r3, r4
 800d49a:	3343      	adds	r3, #67	@ 0x43
 800d49c:	781b      	ldrb	r3, [r3, #0]
 800d49e:	1e5a      	subs	r2, r3, #1
 800d4a0:	4193      	sbcs	r3, r2
 800d4a2:	6822      	ldr	r2, [r4, #0]
 800d4a4:	0692      	lsls	r2, r2, #26
 800d4a6:	d430      	bmi.n	800d50a <_printf_common+0xae>
 800d4a8:	0022      	movs	r2, r4
 800d4aa:	9901      	ldr	r1, [sp, #4]
 800d4ac:	9800      	ldr	r0, [sp, #0]
 800d4ae:	9d08      	ldr	r5, [sp, #32]
 800d4b0:	3243      	adds	r2, #67	@ 0x43
 800d4b2:	47a8      	blx	r5
 800d4b4:	3001      	adds	r0, #1
 800d4b6:	d025      	beq.n	800d504 <_printf_common+0xa8>
 800d4b8:	2206      	movs	r2, #6
 800d4ba:	6823      	ldr	r3, [r4, #0]
 800d4bc:	2500      	movs	r5, #0
 800d4be:	4013      	ands	r3, r2
 800d4c0:	2b04      	cmp	r3, #4
 800d4c2:	d105      	bne.n	800d4d0 <_printf_common+0x74>
 800d4c4:	6833      	ldr	r3, [r6, #0]
 800d4c6:	68e5      	ldr	r5, [r4, #12]
 800d4c8:	1aed      	subs	r5, r5, r3
 800d4ca:	43eb      	mvns	r3, r5
 800d4cc:	17db      	asrs	r3, r3, #31
 800d4ce:	401d      	ands	r5, r3
 800d4d0:	68a3      	ldr	r3, [r4, #8]
 800d4d2:	6922      	ldr	r2, [r4, #16]
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	dd01      	ble.n	800d4dc <_printf_common+0x80>
 800d4d8:	1a9b      	subs	r3, r3, r2
 800d4da:	18ed      	adds	r5, r5, r3
 800d4dc:	2600      	movs	r6, #0
 800d4de:	42b5      	cmp	r5, r6
 800d4e0:	d120      	bne.n	800d524 <_printf_common+0xc8>
 800d4e2:	2000      	movs	r0, #0
 800d4e4:	e010      	b.n	800d508 <_printf_common+0xac>
 800d4e6:	3501      	adds	r5, #1
 800d4e8:	68e3      	ldr	r3, [r4, #12]
 800d4ea:	6832      	ldr	r2, [r6, #0]
 800d4ec:	1a9b      	subs	r3, r3, r2
 800d4ee:	42ab      	cmp	r3, r5
 800d4f0:	ddd2      	ble.n	800d498 <_printf_common+0x3c>
 800d4f2:	0022      	movs	r2, r4
 800d4f4:	2301      	movs	r3, #1
 800d4f6:	9901      	ldr	r1, [sp, #4]
 800d4f8:	9800      	ldr	r0, [sp, #0]
 800d4fa:	9f08      	ldr	r7, [sp, #32]
 800d4fc:	3219      	adds	r2, #25
 800d4fe:	47b8      	blx	r7
 800d500:	3001      	adds	r0, #1
 800d502:	d1f0      	bne.n	800d4e6 <_printf_common+0x8a>
 800d504:	2001      	movs	r0, #1
 800d506:	4240      	negs	r0, r0
 800d508:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d50a:	2030      	movs	r0, #48	@ 0x30
 800d50c:	18e1      	adds	r1, r4, r3
 800d50e:	3143      	adds	r1, #67	@ 0x43
 800d510:	7008      	strb	r0, [r1, #0]
 800d512:	0021      	movs	r1, r4
 800d514:	1c5a      	adds	r2, r3, #1
 800d516:	3145      	adds	r1, #69	@ 0x45
 800d518:	7809      	ldrb	r1, [r1, #0]
 800d51a:	18a2      	adds	r2, r4, r2
 800d51c:	3243      	adds	r2, #67	@ 0x43
 800d51e:	3302      	adds	r3, #2
 800d520:	7011      	strb	r1, [r2, #0]
 800d522:	e7c1      	b.n	800d4a8 <_printf_common+0x4c>
 800d524:	0022      	movs	r2, r4
 800d526:	2301      	movs	r3, #1
 800d528:	9901      	ldr	r1, [sp, #4]
 800d52a:	9800      	ldr	r0, [sp, #0]
 800d52c:	9f08      	ldr	r7, [sp, #32]
 800d52e:	321a      	adds	r2, #26
 800d530:	47b8      	blx	r7
 800d532:	3001      	adds	r0, #1
 800d534:	d0e6      	beq.n	800d504 <_printf_common+0xa8>
 800d536:	3601      	adds	r6, #1
 800d538:	e7d1      	b.n	800d4de <_printf_common+0x82>
	...

0800d53c <_printf_i>:
 800d53c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d53e:	b08b      	sub	sp, #44	@ 0x2c
 800d540:	9206      	str	r2, [sp, #24]
 800d542:	000a      	movs	r2, r1
 800d544:	3243      	adds	r2, #67	@ 0x43
 800d546:	9307      	str	r3, [sp, #28]
 800d548:	9005      	str	r0, [sp, #20]
 800d54a:	9203      	str	r2, [sp, #12]
 800d54c:	7e0a      	ldrb	r2, [r1, #24]
 800d54e:	000c      	movs	r4, r1
 800d550:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d552:	2a78      	cmp	r2, #120	@ 0x78
 800d554:	d809      	bhi.n	800d56a <_printf_i+0x2e>
 800d556:	2a62      	cmp	r2, #98	@ 0x62
 800d558:	d80b      	bhi.n	800d572 <_printf_i+0x36>
 800d55a:	2a00      	cmp	r2, #0
 800d55c:	d100      	bne.n	800d560 <_printf_i+0x24>
 800d55e:	e0bc      	b.n	800d6da <_printf_i+0x19e>
 800d560:	497b      	ldr	r1, [pc, #492]	@ (800d750 <_printf_i+0x214>)
 800d562:	9104      	str	r1, [sp, #16]
 800d564:	2a58      	cmp	r2, #88	@ 0x58
 800d566:	d100      	bne.n	800d56a <_printf_i+0x2e>
 800d568:	e090      	b.n	800d68c <_printf_i+0x150>
 800d56a:	0025      	movs	r5, r4
 800d56c:	3542      	adds	r5, #66	@ 0x42
 800d56e:	702a      	strb	r2, [r5, #0]
 800d570:	e022      	b.n	800d5b8 <_printf_i+0x7c>
 800d572:	0010      	movs	r0, r2
 800d574:	3863      	subs	r0, #99	@ 0x63
 800d576:	2815      	cmp	r0, #21
 800d578:	d8f7      	bhi.n	800d56a <_printf_i+0x2e>
 800d57a:	f7f2 fdd7 	bl	800012c <__gnu_thumb1_case_shi>
 800d57e:	0016      	.short	0x0016
 800d580:	fff6001f 	.word	0xfff6001f
 800d584:	fff6fff6 	.word	0xfff6fff6
 800d588:	001ffff6 	.word	0x001ffff6
 800d58c:	fff6fff6 	.word	0xfff6fff6
 800d590:	fff6fff6 	.word	0xfff6fff6
 800d594:	003600a1 	.word	0x003600a1
 800d598:	fff60080 	.word	0xfff60080
 800d59c:	00b2fff6 	.word	0x00b2fff6
 800d5a0:	0036fff6 	.word	0x0036fff6
 800d5a4:	fff6fff6 	.word	0xfff6fff6
 800d5a8:	0084      	.short	0x0084
 800d5aa:	0025      	movs	r5, r4
 800d5ac:	681a      	ldr	r2, [r3, #0]
 800d5ae:	3542      	adds	r5, #66	@ 0x42
 800d5b0:	1d11      	adds	r1, r2, #4
 800d5b2:	6019      	str	r1, [r3, #0]
 800d5b4:	6813      	ldr	r3, [r2, #0]
 800d5b6:	702b      	strb	r3, [r5, #0]
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	e0a0      	b.n	800d6fe <_printf_i+0x1c2>
 800d5bc:	6818      	ldr	r0, [r3, #0]
 800d5be:	6809      	ldr	r1, [r1, #0]
 800d5c0:	1d02      	adds	r2, r0, #4
 800d5c2:	060d      	lsls	r5, r1, #24
 800d5c4:	d50b      	bpl.n	800d5de <_printf_i+0xa2>
 800d5c6:	6806      	ldr	r6, [r0, #0]
 800d5c8:	601a      	str	r2, [r3, #0]
 800d5ca:	2e00      	cmp	r6, #0
 800d5cc:	da03      	bge.n	800d5d6 <_printf_i+0x9a>
 800d5ce:	232d      	movs	r3, #45	@ 0x2d
 800d5d0:	9a03      	ldr	r2, [sp, #12]
 800d5d2:	4276      	negs	r6, r6
 800d5d4:	7013      	strb	r3, [r2, #0]
 800d5d6:	4b5e      	ldr	r3, [pc, #376]	@ (800d750 <_printf_i+0x214>)
 800d5d8:	270a      	movs	r7, #10
 800d5da:	9304      	str	r3, [sp, #16]
 800d5dc:	e018      	b.n	800d610 <_printf_i+0xd4>
 800d5de:	6806      	ldr	r6, [r0, #0]
 800d5e0:	601a      	str	r2, [r3, #0]
 800d5e2:	0649      	lsls	r1, r1, #25
 800d5e4:	d5f1      	bpl.n	800d5ca <_printf_i+0x8e>
 800d5e6:	b236      	sxth	r6, r6
 800d5e8:	e7ef      	b.n	800d5ca <_printf_i+0x8e>
 800d5ea:	6808      	ldr	r0, [r1, #0]
 800d5ec:	6819      	ldr	r1, [r3, #0]
 800d5ee:	c940      	ldmia	r1!, {r6}
 800d5f0:	0605      	lsls	r5, r0, #24
 800d5f2:	d402      	bmi.n	800d5fa <_printf_i+0xbe>
 800d5f4:	0640      	lsls	r0, r0, #25
 800d5f6:	d500      	bpl.n	800d5fa <_printf_i+0xbe>
 800d5f8:	b2b6      	uxth	r6, r6
 800d5fa:	6019      	str	r1, [r3, #0]
 800d5fc:	4b54      	ldr	r3, [pc, #336]	@ (800d750 <_printf_i+0x214>)
 800d5fe:	270a      	movs	r7, #10
 800d600:	9304      	str	r3, [sp, #16]
 800d602:	2a6f      	cmp	r2, #111	@ 0x6f
 800d604:	d100      	bne.n	800d608 <_printf_i+0xcc>
 800d606:	3f02      	subs	r7, #2
 800d608:	0023      	movs	r3, r4
 800d60a:	2200      	movs	r2, #0
 800d60c:	3343      	adds	r3, #67	@ 0x43
 800d60e:	701a      	strb	r2, [r3, #0]
 800d610:	6863      	ldr	r3, [r4, #4]
 800d612:	60a3      	str	r3, [r4, #8]
 800d614:	2b00      	cmp	r3, #0
 800d616:	db03      	blt.n	800d620 <_printf_i+0xe4>
 800d618:	2104      	movs	r1, #4
 800d61a:	6822      	ldr	r2, [r4, #0]
 800d61c:	438a      	bics	r2, r1
 800d61e:	6022      	str	r2, [r4, #0]
 800d620:	2e00      	cmp	r6, #0
 800d622:	d102      	bne.n	800d62a <_printf_i+0xee>
 800d624:	9d03      	ldr	r5, [sp, #12]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d00c      	beq.n	800d644 <_printf_i+0x108>
 800d62a:	9d03      	ldr	r5, [sp, #12]
 800d62c:	0030      	movs	r0, r6
 800d62e:	0039      	movs	r1, r7
 800d630:	f7f2 fe0c 	bl	800024c <__aeabi_uidivmod>
 800d634:	9b04      	ldr	r3, [sp, #16]
 800d636:	3d01      	subs	r5, #1
 800d638:	5c5b      	ldrb	r3, [r3, r1]
 800d63a:	702b      	strb	r3, [r5, #0]
 800d63c:	0033      	movs	r3, r6
 800d63e:	0006      	movs	r6, r0
 800d640:	429f      	cmp	r7, r3
 800d642:	d9f3      	bls.n	800d62c <_printf_i+0xf0>
 800d644:	2f08      	cmp	r7, #8
 800d646:	d109      	bne.n	800d65c <_printf_i+0x120>
 800d648:	6823      	ldr	r3, [r4, #0]
 800d64a:	07db      	lsls	r3, r3, #31
 800d64c:	d506      	bpl.n	800d65c <_printf_i+0x120>
 800d64e:	6862      	ldr	r2, [r4, #4]
 800d650:	6923      	ldr	r3, [r4, #16]
 800d652:	429a      	cmp	r2, r3
 800d654:	dc02      	bgt.n	800d65c <_printf_i+0x120>
 800d656:	2330      	movs	r3, #48	@ 0x30
 800d658:	3d01      	subs	r5, #1
 800d65a:	702b      	strb	r3, [r5, #0]
 800d65c:	9b03      	ldr	r3, [sp, #12]
 800d65e:	1b5b      	subs	r3, r3, r5
 800d660:	6123      	str	r3, [r4, #16]
 800d662:	9b07      	ldr	r3, [sp, #28]
 800d664:	0021      	movs	r1, r4
 800d666:	9300      	str	r3, [sp, #0]
 800d668:	9805      	ldr	r0, [sp, #20]
 800d66a:	9b06      	ldr	r3, [sp, #24]
 800d66c:	aa09      	add	r2, sp, #36	@ 0x24
 800d66e:	f7ff fef5 	bl	800d45c <_printf_common>
 800d672:	3001      	adds	r0, #1
 800d674:	d148      	bne.n	800d708 <_printf_i+0x1cc>
 800d676:	2001      	movs	r0, #1
 800d678:	4240      	negs	r0, r0
 800d67a:	b00b      	add	sp, #44	@ 0x2c
 800d67c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d67e:	2220      	movs	r2, #32
 800d680:	6809      	ldr	r1, [r1, #0]
 800d682:	430a      	orrs	r2, r1
 800d684:	6022      	str	r2, [r4, #0]
 800d686:	2278      	movs	r2, #120	@ 0x78
 800d688:	4932      	ldr	r1, [pc, #200]	@ (800d754 <_printf_i+0x218>)
 800d68a:	9104      	str	r1, [sp, #16]
 800d68c:	0021      	movs	r1, r4
 800d68e:	3145      	adds	r1, #69	@ 0x45
 800d690:	700a      	strb	r2, [r1, #0]
 800d692:	6819      	ldr	r1, [r3, #0]
 800d694:	6822      	ldr	r2, [r4, #0]
 800d696:	c940      	ldmia	r1!, {r6}
 800d698:	0610      	lsls	r0, r2, #24
 800d69a:	d402      	bmi.n	800d6a2 <_printf_i+0x166>
 800d69c:	0650      	lsls	r0, r2, #25
 800d69e:	d500      	bpl.n	800d6a2 <_printf_i+0x166>
 800d6a0:	b2b6      	uxth	r6, r6
 800d6a2:	6019      	str	r1, [r3, #0]
 800d6a4:	07d3      	lsls	r3, r2, #31
 800d6a6:	d502      	bpl.n	800d6ae <_printf_i+0x172>
 800d6a8:	2320      	movs	r3, #32
 800d6aa:	4313      	orrs	r3, r2
 800d6ac:	6023      	str	r3, [r4, #0]
 800d6ae:	2e00      	cmp	r6, #0
 800d6b0:	d001      	beq.n	800d6b6 <_printf_i+0x17a>
 800d6b2:	2710      	movs	r7, #16
 800d6b4:	e7a8      	b.n	800d608 <_printf_i+0xcc>
 800d6b6:	2220      	movs	r2, #32
 800d6b8:	6823      	ldr	r3, [r4, #0]
 800d6ba:	4393      	bics	r3, r2
 800d6bc:	6023      	str	r3, [r4, #0]
 800d6be:	e7f8      	b.n	800d6b2 <_printf_i+0x176>
 800d6c0:	681a      	ldr	r2, [r3, #0]
 800d6c2:	680d      	ldr	r5, [r1, #0]
 800d6c4:	1d10      	adds	r0, r2, #4
 800d6c6:	6949      	ldr	r1, [r1, #20]
 800d6c8:	6018      	str	r0, [r3, #0]
 800d6ca:	6813      	ldr	r3, [r2, #0]
 800d6cc:	062e      	lsls	r6, r5, #24
 800d6ce:	d501      	bpl.n	800d6d4 <_printf_i+0x198>
 800d6d0:	6019      	str	r1, [r3, #0]
 800d6d2:	e002      	b.n	800d6da <_printf_i+0x19e>
 800d6d4:	066d      	lsls	r5, r5, #25
 800d6d6:	d5fb      	bpl.n	800d6d0 <_printf_i+0x194>
 800d6d8:	8019      	strh	r1, [r3, #0]
 800d6da:	2300      	movs	r3, #0
 800d6dc:	9d03      	ldr	r5, [sp, #12]
 800d6de:	6123      	str	r3, [r4, #16]
 800d6e0:	e7bf      	b.n	800d662 <_printf_i+0x126>
 800d6e2:	681a      	ldr	r2, [r3, #0]
 800d6e4:	1d11      	adds	r1, r2, #4
 800d6e6:	6019      	str	r1, [r3, #0]
 800d6e8:	6815      	ldr	r5, [r2, #0]
 800d6ea:	2100      	movs	r1, #0
 800d6ec:	0028      	movs	r0, r5
 800d6ee:	6862      	ldr	r2, [r4, #4]
 800d6f0:	f000 f9f7 	bl	800dae2 <memchr>
 800d6f4:	2800      	cmp	r0, #0
 800d6f6:	d001      	beq.n	800d6fc <_printf_i+0x1c0>
 800d6f8:	1b40      	subs	r0, r0, r5
 800d6fa:	6060      	str	r0, [r4, #4]
 800d6fc:	6863      	ldr	r3, [r4, #4]
 800d6fe:	6123      	str	r3, [r4, #16]
 800d700:	2300      	movs	r3, #0
 800d702:	9a03      	ldr	r2, [sp, #12]
 800d704:	7013      	strb	r3, [r2, #0]
 800d706:	e7ac      	b.n	800d662 <_printf_i+0x126>
 800d708:	002a      	movs	r2, r5
 800d70a:	6923      	ldr	r3, [r4, #16]
 800d70c:	9906      	ldr	r1, [sp, #24]
 800d70e:	9805      	ldr	r0, [sp, #20]
 800d710:	9d07      	ldr	r5, [sp, #28]
 800d712:	47a8      	blx	r5
 800d714:	3001      	adds	r0, #1
 800d716:	d0ae      	beq.n	800d676 <_printf_i+0x13a>
 800d718:	6823      	ldr	r3, [r4, #0]
 800d71a:	079b      	lsls	r3, r3, #30
 800d71c:	d415      	bmi.n	800d74a <_printf_i+0x20e>
 800d71e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d720:	68e0      	ldr	r0, [r4, #12]
 800d722:	4298      	cmp	r0, r3
 800d724:	daa9      	bge.n	800d67a <_printf_i+0x13e>
 800d726:	0018      	movs	r0, r3
 800d728:	e7a7      	b.n	800d67a <_printf_i+0x13e>
 800d72a:	0022      	movs	r2, r4
 800d72c:	2301      	movs	r3, #1
 800d72e:	9906      	ldr	r1, [sp, #24]
 800d730:	9805      	ldr	r0, [sp, #20]
 800d732:	9e07      	ldr	r6, [sp, #28]
 800d734:	3219      	adds	r2, #25
 800d736:	47b0      	blx	r6
 800d738:	3001      	adds	r0, #1
 800d73a:	d09c      	beq.n	800d676 <_printf_i+0x13a>
 800d73c:	3501      	adds	r5, #1
 800d73e:	68e3      	ldr	r3, [r4, #12]
 800d740:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d742:	1a9b      	subs	r3, r3, r2
 800d744:	42ab      	cmp	r3, r5
 800d746:	dcf0      	bgt.n	800d72a <_printf_i+0x1ee>
 800d748:	e7e9      	b.n	800d71e <_printf_i+0x1e2>
 800d74a:	2500      	movs	r5, #0
 800d74c:	e7f7      	b.n	800d73e <_printf_i+0x202>
 800d74e:	46c0      	nop			@ (mov r8, r8)
 800d750:	0800ff46 	.word	0x0800ff46
 800d754:	0800ff57 	.word	0x0800ff57

0800d758 <std>:
 800d758:	2300      	movs	r3, #0
 800d75a:	b510      	push	{r4, lr}
 800d75c:	0004      	movs	r4, r0
 800d75e:	6003      	str	r3, [r0, #0]
 800d760:	6043      	str	r3, [r0, #4]
 800d762:	6083      	str	r3, [r0, #8]
 800d764:	8181      	strh	r1, [r0, #12]
 800d766:	6643      	str	r3, [r0, #100]	@ 0x64
 800d768:	81c2      	strh	r2, [r0, #14]
 800d76a:	6103      	str	r3, [r0, #16]
 800d76c:	6143      	str	r3, [r0, #20]
 800d76e:	6183      	str	r3, [r0, #24]
 800d770:	0019      	movs	r1, r3
 800d772:	2208      	movs	r2, #8
 800d774:	305c      	adds	r0, #92	@ 0x5c
 800d776:	f000 f92d 	bl	800d9d4 <memset>
 800d77a:	4b0b      	ldr	r3, [pc, #44]	@ (800d7a8 <std+0x50>)
 800d77c:	6224      	str	r4, [r4, #32]
 800d77e:	6263      	str	r3, [r4, #36]	@ 0x24
 800d780:	4b0a      	ldr	r3, [pc, #40]	@ (800d7ac <std+0x54>)
 800d782:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d784:	4b0a      	ldr	r3, [pc, #40]	@ (800d7b0 <std+0x58>)
 800d786:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d788:	4b0a      	ldr	r3, [pc, #40]	@ (800d7b4 <std+0x5c>)
 800d78a:	6323      	str	r3, [r4, #48]	@ 0x30
 800d78c:	4b0a      	ldr	r3, [pc, #40]	@ (800d7b8 <std+0x60>)
 800d78e:	429c      	cmp	r4, r3
 800d790:	d005      	beq.n	800d79e <std+0x46>
 800d792:	4b0a      	ldr	r3, [pc, #40]	@ (800d7bc <std+0x64>)
 800d794:	429c      	cmp	r4, r3
 800d796:	d002      	beq.n	800d79e <std+0x46>
 800d798:	4b09      	ldr	r3, [pc, #36]	@ (800d7c0 <std+0x68>)
 800d79a:	429c      	cmp	r4, r3
 800d79c:	d103      	bne.n	800d7a6 <std+0x4e>
 800d79e:	0020      	movs	r0, r4
 800d7a0:	3058      	adds	r0, #88	@ 0x58
 800d7a2:	f000 f99b 	bl	800dadc <__retarget_lock_init_recursive>
 800d7a6:	bd10      	pop	{r4, pc}
 800d7a8:	0800d921 	.word	0x0800d921
 800d7ac:	0800d949 	.word	0x0800d949
 800d7b0:	0800d981 	.word	0x0800d981
 800d7b4:	0800d9ad 	.word	0x0800d9ad
 800d7b8:	20001b9c 	.word	0x20001b9c
 800d7bc:	20001c04 	.word	0x20001c04
 800d7c0:	20001c6c 	.word	0x20001c6c

0800d7c4 <stdio_exit_handler>:
 800d7c4:	b510      	push	{r4, lr}
 800d7c6:	4a03      	ldr	r2, [pc, #12]	@ (800d7d4 <stdio_exit_handler+0x10>)
 800d7c8:	4903      	ldr	r1, [pc, #12]	@ (800d7d8 <stdio_exit_handler+0x14>)
 800d7ca:	4804      	ldr	r0, [pc, #16]	@ (800d7dc <stdio_exit_handler+0x18>)
 800d7cc:	f000 f86c 	bl	800d8a8 <_fwalk_sglue>
 800d7d0:	bd10      	pop	{r4, pc}
 800d7d2:	46c0      	nop			@ (mov r8, r8)
 800d7d4:	20000194 	.word	0x20000194
 800d7d8:	0800f52d 	.word	0x0800f52d
 800d7dc:	200001a4 	.word	0x200001a4

0800d7e0 <cleanup_stdio>:
 800d7e0:	6841      	ldr	r1, [r0, #4]
 800d7e2:	4b0b      	ldr	r3, [pc, #44]	@ (800d810 <cleanup_stdio+0x30>)
 800d7e4:	b510      	push	{r4, lr}
 800d7e6:	0004      	movs	r4, r0
 800d7e8:	4299      	cmp	r1, r3
 800d7ea:	d001      	beq.n	800d7f0 <cleanup_stdio+0x10>
 800d7ec:	f001 fe9e 	bl	800f52c <_fflush_r>
 800d7f0:	68a1      	ldr	r1, [r4, #8]
 800d7f2:	4b08      	ldr	r3, [pc, #32]	@ (800d814 <cleanup_stdio+0x34>)
 800d7f4:	4299      	cmp	r1, r3
 800d7f6:	d002      	beq.n	800d7fe <cleanup_stdio+0x1e>
 800d7f8:	0020      	movs	r0, r4
 800d7fa:	f001 fe97 	bl	800f52c <_fflush_r>
 800d7fe:	68e1      	ldr	r1, [r4, #12]
 800d800:	4b05      	ldr	r3, [pc, #20]	@ (800d818 <cleanup_stdio+0x38>)
 800d802:	4299      	cmp	r1, r3
 800d804:	d002      	beq.n	800d80c <cleanup_stdio+0x2c>
 800d806:	0020      	movs	r0, r4
 800d808:	f001 fe90 	bl	800f52c <_fflush_r>
 800d80c:	bd10      	pop	{r4, pc}
 800d80e:	46c0      	nop			@ (mov r8, r8)
 800d810:	20001b9c 	.word	0x20001b9c
 800d814:	20001c04 	.word	0x20001c04
 800d818:	20001c6c 	.word	0x20001c6c

0800d81c <global_stdio_init.part.0>:
 800d81c:	b510      	push	{r4, lr}
 800d81e:	4b09      	ldr	r3, [pc, #36]	@ (800d844 <global_stdio_init.part.0+0x28>)
 800d820:	4a09      	ldr	r2, [pc, #36]	@ (800d848 <global_stdio_init.part.0+0x2c>)
 800d822:	2104      	movs	r1, #4
 800d824:	601a      	str	r2, [r3, #0]
 800d826:	4809      	ldr	r0, [pc, #36]	@ (800d84c <global_stdio_init.part.0+0x30>)
 800d828:	2200      	movs	r2, #0
 800d82a:	f7ff ff95 	bl	800d758 <std>
 800d82e:	2201      	movs	r2, #1
 800d830:	2109      	movs	r1, #9
 800d832:	4807      	ldr	r0, [pc, #28]	@ (800d850 <global_stdio_init.part.0+0x34>)
 800d834:	f7ff ff90 	bl	800d758 <std>
 800d838:	2202      	movs	r2, #2
 800d83a:	2112      	movs	r1, #18
 800d83c:	4805      	ldr	r0, [pc, #20]	@ (800d854 <global_stdio_init.part.0+0x38>)
 800d83e:	f7ff ff8b 	bl	800d758 <std>
 800d842:	bd10      	pop	{r4, pc}
 800d844:	20001cd4 	.word	0x20001cd4
 800d848:	0800d7c5 	.word	0x0800d7c5
 800d84c:	20001b9c 	.word	0x20001b9c
 800d850:	20001c04 	.word	0x20001c04
 800d854:	20001c6c 	.word	0x20001c6c

0800d858 <__sfp_lock_acquire>:
 800d858:	b510      	push	{r4, lr}
 800d85a:	4802      	ldr	r0, [pc, #8]	@ (800d864 <__sfp_lock_acquire+0xc>)
 800d85c:	f000 f93f 	bl	800dade <__retarget_lock_acquire_recursive>
 800d860:	bd10      	pop	{r4, pc}
 800d862:	46c0      	nop			@ (mov r8, r8)
 800d864:	20001cdd 	.word	0x20001cdd

0800d868 <__sfp_lock_release>:
 800d868:	b510      	push	{r4, lr}
 800d86a:	4802      	ldr	r0, [pc, #8]	@ (800d874 <__sfp_lock_release+0xc>)
 800d86c:	f000 f938 	bl	800dae0 <__retarget_lock_release_recursive>
 800d870:	bd10      	pop	{r4, pc}
 800d872:	46c0      	nop			@ (mov r8, r8)
 800d874:	20001cdd 	.word	0x20001cdd

0800d878 <__sinit>:
 800d878:	b510      	push	{r4, lr}
 800d87a:	0004      	movs	r4, r0
 800d87c:	f7ff ffec 	bl	800d858 <__sfp_lock_acquire>
 800d880:	6a23      	ldr	r3, [r4, #32]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d002      	beq.n	800d88c <__sinit+0x14>
 800d886:	f7ff ffef 	bl	800d868 <__sfp_lock_release>
 800d88a:	bd10      	pop	{r4, pc}
 800d88c:	4b04      	ldr	r3, [pc, #16]	@ (800d8a0 <__sinit+0x28>)
 800d88e:	6223      	str	r3, [r4, #32]
 800d890:	4b04      	ldr	r3, [pc, #16]	@ (800d8a4 <__sinit+0x2c>)
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d1f6      	bne.n	800d886 <__sinit+0xe>
 800d898:	f7ff ffc0 	bl	800d81c <global_stdio_init.part.0>
 800d89c:	e7f3      	b.n	800d886 <__sinit+0xe>
 800d89e:	46c0      	nop			@ (mov r8, r8)
 800d8a0:	0800d7e1 	.word	0x0800d7e1
 800d8a4:	20001cd4 	.word	0x20001cd4

0800d8a8 <_fwalk_sglue>:
 800d8a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d8aa:	0014      	movs	r4, r2
 800d8ac:	2600      	movs	r6, #0
 800d8ae:	9000      	str	r0, [sp, #0]
 800d8b0:	9101      	str	r1, [sp, #4]
 800d8b2:	68a5      	ldr	r5, [r4, #8]
 800d8b4:	6867      	ldr	r7, [r4, #4]
 800d8b6:	3f01      	subs	r7, #1
 800d8b8:	d504      	bpl.n	800d8c4 <_fwalk_sglue+0x1c>
 800d8ba:	6824      	ldr	r4, [r4, #0]
 800d8bc:	2c00      	cmp	r4, #0
 800d8be:	d1f8      	bne.n	800d8b2 <_fwalk_sglue+0xa>
 800d8c0:	0030      	movs	r0, r6
 800d8c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d8c4:	89ab      	ldrh	r3, [r5, #12]
 800d8c6:	2b01      	cmp	r3, #1
 800d8c8:	d908      	bls.n	800d8dc <_fwalk_sglue+0x34>
 800d8ca:	220e      	movs	r2, #14
 800d8cc:	5eab      	ldrsh	r3, [r5, r2]
 800d8ce:	3301      	adds	r3, #1
 800d8d0:	d004      	beq.n	800d8dc <_fwalk_sglue+0x34>
 800d8d2:	0029      	movs	r1, r5
 800d8d4:	9800      	ldr	r0, [sp, #0]
 800d8d6:	9b01      	ldr	r3, [sp, #4]
 800d8d8:	4798      	blx	r3
 800d8da:	4306      	orrs	r6, r0
 800d8dc:	3568      	adds	r5, #104	@ 0x68
 800d8de:	e7ea      	b.n	800d8b6 <_fwalk_sglue+0xe>

0800d8e0 <siprintf>:
 800d8e0:	b40e      	push	{r1, r2, r3}
 800d8e2:	b500      	push	{lr}
 800d8e4:	490b      	ldr	r1, [pc, #44]	@ (800d914 <siprintf+0x34>)
 800d8e6:	b09c      	sub	sp, #112	@ 0x70
 800d8e8:	ab1d      	add	r3, sp, #116	@ 0x74
 800d8ea:	9002      	str	r0, [sp, #8]
 800d8ec:	9006      	str	r0, [sp, #24]
 800d8ee:	9107      	str	r1, [sp, #28]
 800d8f0:	9104      	str	r1, [sp, #16]
 800d8f2:	4809      	ldr	r0, [pc, #36]	@ (800d918 <siprintf+0x38>)
 800d8f4:	4909      	ldr	r1, [pc, #36]	@ (800d91c <siprintf+0x3c>)
 800d8f6:	cb04      	ldmia	r3!, {r2}
 800d8f8:	9105      	str	r1, [sp, #20]
 800d8fa:	6800      	ldr	r0, [r0, #0]
 800d8fc:	a902      	add	r1, sp, #8
 800d8fe:	9301      	str	r3, [sp, #4]
 800d900:	f001 fc90 	bl	800f224 <_svfiprintf_r>
 800d904:	2200      	movs	r2, #0
 800d906:	9b02      	ldr	r3, [sp, #8]
 800d908:	701a      	strb	r2, [r3, #0]
 800d90a:	b01c      	add	sp, #112	@ 0x70
 800d90c:	bc08      	pop	{r3}
 800d90e:	b003      	add	sp, #12
 800d910:	4718      	bx	r3
 800d912:	46c0      	nop			@ (mov r8, r8)
 800d914:	7fffffff 	.word	0x7fffffff
 800d918:	200001a0 	.word	0x200001a0
 800d91c:	ffff0208 	.word	0xffff0208

0800d920 <__sread>:
 800d920:	b570      	push	{r4, r5, r6, lr}
 800d922:	000c      	movs	r4, r1
 800d924:	250e      	movs	r5, #14
 800d926:	5f49      	ldrsh	r1, [r1, r5]
 800d928:	f000 f886 	bl	800da38 <_read_r>
 800d92c:	2800      	cmp	r0, #0
 800d92e:	db03      	blt.n	800d938 <__sread+0x18>
 800d930:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800d932:	181b      	adds	r3, r3, r0
 800d934:	6563      	str	r3, [r4, #84]	@ 0x54
 800d936:	bd70      	pop	{r4, r5, r6, pc}
 800d938:	89a3      	ldrh	r3, [r4, #12]
 800d93a:	4a02      	ldr	r2, [pc, #8]	@ (800d944 <__sread+0x24>)
 800d93c:	4013      	ands	r3, r2
 800d93e:	81a3      	strh	r3, [r4, #12]
 800d940:	e7f9      	b.n	800d936 <__sread+0x16>
 800d942:	46c0      	nop			@ (mov r8, r8)
 800d944:	ffffefff 	.word	0xffffefff

0800d948 <__swrite>:
 800d948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d94a:	001f      	movs	r7, r3
 800d94c:	898b      	ldrh	r3, [r1, #12]
 800d94e:	0005      	movs	r5, r0
 800d950:	000c      	movs	r4, r1
 800d952:	0016      	movs	r6, r2
 800d954:	05db      	lsls	r3, r3, #23
 800d956:	d505      	bpl.n	800d964 <__swrite+0x1c>
 800d958:	230e      	movs	r3, #14
 800d95a:	5ec9      	ldrsh	r1, [r1, r3]
 800d95c:	2200      	movs	r2, #0
 800d95e:	2302      	movs	r3, #2
 800d960:	f000 f856 	bl	800da10 <_lseek_r>
 800d964:	89a3      	ldrh	r3, [r4, #12]
 800d966:	4a05      	ldr	r2, [pc, #20]	@ (800d97c <__swrite+0x34>)
 800d968:	0028      	movs	r0, r5
 800d96a:	4013      	ands	r3, r2
 800d96c:	81a3      	strh	r3, [r4, #12]
 800d96e:	0032      	movs	r2, r6
 800d970:	230e      	movs	r3, #14
 800d972:	5ee1      	ldrsh	r1, [r4, r3]
 800d974:	003b      	movs	r3, r7
 800d976:	f000 f873 	bl	800da60 <_write_r>
 800d97a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d97c:	ffffefff 	.word	0xffffefff

0800d980 <__sseek>:
 800d980:	b570      	push	{r4, r5, r6, lr}
 800d982:	000c      	movs	r4, r1
 800d984:	250e      	movs	r5, #14
 800d986:	5f49      	ldrsh	r1, [r1, r5]
 800d988:	f000 f842 	bl	800da10 <_lseek_r>
 800d98c:	89a3      	ldrh	r3, [r4, #12]
 800d98e:	1c42      	adds	r2, r0, #1
 800d990:	d103      	bne.n	800d99a <__sseek+0x1a>
 800d992:	4a05      	ldr	r2, [pc, #20]	@ (800d9a8 <__sseek+0x28>)
 800d994:	4013      	ands	r3, r2
 800d996:	81a3      	strh	r3, [r4, #12]
 800d998:	bd70      	pop	{r4, r5, r6, pc}
 800d99a:	2280      	movs	r2, #128	@ 0x80
 800d99c:	0152      	lsls	r2, r2, #5
 800d99e:	4313      	orrs	r3, r2
 800d9a0:	81a3      	strh	r3, [r4, #12]
 800d9a2:	6560      	str	r0, [r4, #84]	@ 0x54
 800d9a4:	e7f8      	b.n	800d998 <__sseek+0x18>
 800d9a6:	46c0      	nop			@ (mov r8, r8)
 800d9a8:	ffffefff 	.word	0xffffefff

0800d9ac <__sclose>:
 800d9ac:	b510      	push	{r4, lr}
 800d9ae:	230e      	movs	r3, #14
 800d9b0:	5ec9      	ldrsh	r1, [r1, r3]
 800d9b2:	f000 f81b 	bl	800d9ec <_close_r>
 800d9b6:	bd10      	pop	{r4, pc}

0800d9b8 <memcmp>:
 800d9b8:	b530      	push	{r4, r5, lr}
 800d9ba:	2400      	movs	r4, #0
 800d9bc:	3901      	subs	r1, #1
 800d9be:	42a2      	cmp	r2, r4
 800d9c0:	d101      	bne.n	800d9c6 <memcmp+0xe>
 800d9c2:	2000      	movs	r0, #0
 800d9c4:	e005      	b.n	800d9d2 <memcmp+0x1a>
 800d9c6:	5d03      	ldrb	r3, [r0, r4]
 800d9c8:	3401      	adds	r4, #1
 800d9ca:	5d0d      	ldrb	r5, [r1, r4]
 800d9cc:	42ab      	cmp	r3, r5
 800d9ce:	d0f6      	beq.n	800d9be <memcmp+0x6>
 800d9d0:	1b58      	subs	r0, r3, r5
 800d9d2:	bd30      	pop	{r4, r5, pc}

0800d9d4 <memset>:
 800d9d4:	0003      	movs	r3, r0
 800d9d6:	1882      	adds	r2, r0, r2
 800d9d8:	4293      	cmp	r3, r2
 800d9da:	d100      	bne.n	800d9de <memset+0xa>
 800d9dc:	4770      	bx	lr
 800d9de:	7019      	strb	r1, [r3, #0]
 800d9e0:	3301      	adds	r3, #1
 800d9e2:	e7f9      	b.n	800d9d8 <memset+0x4>

0800d9e4 <_localeconv_r>:
 800d9e4:	4800      	ldr	r0, [pc, #0]	@ (800d9e8 <_localeconv_r+0x4>)
 800d9e6:	4770      	bx	lr
 800d9e8:	200002e0 	.word	0x200002e0

0800d9ec <_close_r>:
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	b570      	push	{r4, r5, r6, lr}
 800d9f0:	4d06      	ldr	r5, [pc, #24]	@ (800da0c <_close_r+0x20>)
 800d9f2:	0004      	movs	r4, r0
 800d9f4:	0008      	movs	r0, r1
 800d9f6:	602b      	str	r3, [r5, #0]
 800d9f8:	f7f5 facc 	bl	8002f94 <_close>
 800d9fc:	1c43      	adds	r3, r0, #1
 800d9fe:	d103      	bne.n	800da08 <_close_r+0x1c>
 800da00:	682b      	ldr	r3, [r5, #0]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d000      	beq.n	800da08 <_close_r+0x1c>
 800da06:	6023      	str	r3, [r4, #0]
 800da08:	bd70      	pop	{r4, r5, r6, pc}
 800da0a:	46c0      	nop			@ (mov r8, r8)
 800da0c:	20001cd8 	.word	0x20001cd8

0800da10 <_lseek_r>:
 800da10:	b570      	push	{r4, r5, r6, lr}
 800da12:	0004      	movs	r4, r0
 800da14:	0008      	movs	r0, r1
 800da16:	0011      	movs	r1, r2
 800da18:	001a      	movs	r2, r3
 800da1a:	2300      	movs	r3, #0
 800da1c:	4d05      	ldr	r5, [pc, #20]	@ (800da34 <_lseek_r+0x24>)
 800da1e:	602b      	str	r3, [r5, #0]
 800da20:	f7f5 fad9 	bl	8002fd6 <_lseek>
 800da24:	1c43      	adds	r3, r0, #1
 800da26:	d103      	bne.n	800da30 <_lseek_r+0x20>
 800da28:	682b      	ldr	r3, [r5, #0]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d000      	beq.n	800da30 <_lseek_r+0x20>
 800da2e:	6023      	str	r3, [r4, #0]
 800da30:	bd70      	pop	{r4, r5, r6, pc}
 800da32:	46c0      	nop			@ (mov r8, r8)
 800da34:	20001cd8 	.word	0x20001cd8

0800da38 <_read_r>:
 800da38:	b570      	push	{r4, r5, r6, lr}
 800da3a:	0004      	movs	r4, r0
 800da3c:	0008      	movs	r0, r1
 800da3e:	0011      	movs	r1, r2
 800da40:	001a      	movs	r2, r3
 800da42:	2300      	movs	r3, #0
 800da44:	4d05      	ldr	r5, [pc, #20]	@ (800da5c <_read_r+0x24>)
 800da46:	602b      	str	r3, [r5, #0]
 800da48:	f7f5 fa6b 	bl	8002f22 <_read>
 800da4c:	1c43      	adds	r3, r0, #1
 800da4e:	d103      	bne.n	800da58 <_read_r+0x20>
 800da50:	682b      	ldr	r3, [r5, #0]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d000      	beq.n	800da58 <_read_r+0x20>
 800da56:	6023      	str	r3, [r4, #0]
 800da58:	bd70      	pop	{r4, r5, r6, pc}
 800da5a:	46c0      	nop			@ (mov r8, r8)
 800da5c:	20001cd8 	.word	0x20001cd8

0800da60 <_write_r>:
 800da60:	b570      	push	{r4, r5, r6, lr}
 800da62:	0004      	movs	r4, r0
 800da64:	0008      	movs	r0, r1
 800da66:	0011      	movs	r1, r2
 800da68:	001a      	movs	r2, r3
 800da6a:	2300      	movs	r3, #0
 800da6c:	4d05      	ldr	r5, [pc, #20]	@ (800da84 <_write_r+0x24>)
 800da6e:	602b      	str	r3, [r5, #0]
 800da70:	f7f5 fa74 	bl	8002f5c <_write>
 800da74:	1c43      	adds	r3, r0, #1
 800da76:	d103      	bne.n	800da80 <_write_r+0x20>
 800da78:	682b      	ldr	r3, [r5, #0]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d000      	beq.n	800da80 <_write_r+0x20>
 800da7e:	6023      	str	r3, [r4, #0]
 800da80:	bd70      	pop	{r4, r5, r6, pc}
 800da82:	46c0      	nop			@ (mov r8, r8)
 800da84:	20001cd8 	.word	0x20001cd8

0800da88 <__errno>:
 800da88:	4b01      	ldr	r3, [pc, #4]	@ (800da90 <__errno+0x8>)
 800da8a:	6818      	ldr	r0, [r3, #0]
 800da8c:	4770      	bx	lr
 800da8e:	46c0      	nop			@ (mov r8, r8)
 800da90:	200001a0 	.word	0x200001a0

0800da94 <__libc_init_array>:
 800da94:	b570      	push	{r4, r5, r6, lr}
 800da96:	2600      	movs	r6, #0
 800da98:	4c0c      	ldr	r4, [pc, #48]	@ (800dacc <__libc_init_array+0x38>)
 800da9a:	4d0d      	ldr	r5, [pc, #52]	@ (800dad0 <__libc_init_array+0x3c>)
 800da9c:	1b64      	subs	r4, r4, r5
 800da9e:	10a4      	asrs	r4, r4, #2
 800daa0:	42a6      	cmp	r6, r4
 800daa2:	d109      	bne.n	800dab8 <__libc_init_array+0x24>
 800daa4:	2600      	movs	r6, #0
 800daa6:	f002 f907 	bl	800fcb8 <_init>
 800daaa:	4c0a      	ldr	r4, [pc, #40]	@ (800dad4 <__libc_init_array+0x40>)
 800daac:	4d0a      	ldr	r5, [pc, #40]	@ (800dad8 <__libc_init_array+0x44>)
 800daae:	1b64      	subs	r4, r4, r5
 800dab0:	10a4      	asrs	r4, r4, #2
 800dab2:	42a6      	cmp	r6, r4
 800dab4:	d105      	bne.n	800dac2 <__libc_init_array+0x2e>
 800dab6:	bd70      	pop	{r4, r5, r6, pc}
 800dab8:	00b3      	lsls	r3, r6, #2
 800daba:	58eb      	ldr	r3, [r5, r3]
 800dabc:	4798      	blx	r3
 800dabe:	3601      	adds	r6, #1
 800dac0:	e7ee      	b.n	800daa0 <__libc_init_array+0xc>
 800dac2:	00b3      	lsls	r3, r6, #2
 800dac4:	58eb      	ldr	r3, [r5, r3]
 800dac6:	4798      	blx	r3
 800dac8:	3601      	adds	r6, #1
 800daca:	e7f2      	b.n	800dab2 <__libc_init_array+0x1e>
 800dacc:	080102a8 	.word	0x080102a8
 800dad0:	080102a8 	.word	0x080102a8
 800dad4:	080102ac 	.word	0x080102ac
 800dad8:	080102a8 	.word	0x080102a8

0800dadc <__retarget_lock_init_recursive>:
 800dadc:	4770      	bx	lr

0800dade <__retarget_lock_acquire_recursive>:
 800dade:	4770      	bx	lr

0800dae0 <__retarget_lock_release_recursive>:
 800dae0:	4770      	bx	lr

0800dae2 <memchr>:
 800dae2:	b2c9      	uxtb	r1, r1
 800dae4:	1882      	adds	r2, r0, r2
 800dae6:	4290      	cmp	r0, r2
 800dae8:	d101      	bne.n	800daee <memchr+0xc>
 800daea:	2000      	movs	r0, #0
 800daec:	4770      	bx	lr
 800daee:	7803      	ldrb	r3, [r0, #0]
 800daf0:	428b      	cmp	r3, r1
 800daf2:	d0fb      	beq.n	800daec <memchr+0xa>
 800daf4:	3001      	adds	r0, #1
 800daf6:	e7f6      	b.n	800dae6 <memchr+0x4>

0800daf8 <memcpy>:
 800daf8:	2300      	movs	r3, #0
 800dafa:	b510      	push	{r4, lr}
 800dafc:	429a      	cmp	r2, r3
 800dafe:	d100      	bne.n	800db02 <memcpy+0xa>
 800db00:	bd10      	pop	{r4, pc}
 800db02:	5ccc      	ldrb	r4, [r1, r3]
 800db04:	54c4      	strb	r4, [r0, r3]
 800db06:	3301      	adds	r3, #1
 800db08:	e7f8      	b.n	800dafc <memcpy+0x4>

0800db0a <quorem>:
 800db0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db0c:	6902      	ldr	r2, [r0, #16]
 800db0e:	690f      	ldr	r7, [r1, #16]
 800db10:	b087      	sub	sp, #28
 800db12:	0006      	movs	r6, r0
 800db14:	000b      	movs	r3, r1
 800db16:	2000      	movs	r0, #0
 800db18:	9102      	str	r1, [sp, #8]
 800db1a:	42ba      	cmp	r2, r7
 800db1c:	db6d      	blt.n	800dbfa <quorem+0xf0>
 800db1e:	3f01      	subs	r7, #1
 800db20:	00bc      	lsls	r4, r7, #2
 800db22:	3314      	adds	r3, #20
 800db24:	9305      	str	r3, [sp, #20]
 800db26:	191b      	adds	r3, r3, r4
 800db28:	9303      	str	r3, [sp, #12]
 800db2a:	0033      	movs	r3, r6
 800db2c:	3314      	adds	r3, #20
 800db2e:	191c      	adds	r4, r3, r4
 800db30:	9301      	str	r3, [sp, #4]
 800db32:	6823      	ldr	r3, [r4, #0]
 800db34:	9304      	str	r3, [sp, #16]
 800db36:	9b03      	ldr	r3, [sp, #12]
 800db38:	9804      	ldr	r0, [sp, #16]
 800db3a:	681d      	ldr	r5, [r3, #0]
 800db3c:	3501      	adds	r5, #1
 800db3e:	0029      	movs	r1, r5
 800db40:	f7f2 fafe 	bl	8000140 <__udivsi3>
 800db44:	9b04      	ldr	r3, [sp, #16]
 800db46:	9000      	str	r0, [sp, #0]
 800db48:	42ab      	cmp	r3, r5
 800db4a:	d32b      	bcc.n	800dba4 <quorem+0x9a>
 800db4c:	9b05      	ldr	r3, [sp, #20]
 800db4e:	9d01      	ldr	r5, [sp, #4]
 800db50:	469c      	mov	ip, r3
 800db52:	2300      	movs	r3, #0
 800db54:	9305      	str	r3, [sp, #20]
 800db56:	9304      	str	r3, [sp, #16]
 800db58:	4662      	mov	r2, ip
 800db5a:	ca08      	ldmia	r2!, {r3}
 800db5c:	6828      	ldr	r0, [r5, #0]
 800db5e:	4694      	mov	ip, r2
 800db60:	9a00      	ldr	r2, [sp, #0]
 800db62:	b299      	uxth	r1, r3
 800db64:	4351      	muls	r1, r2
 800db66:	9a05      	ldr	r2, [sp, #20]
 800db68:	0c1b      	lsrs	r3, r3, #16
 800db6a:	1889      	adds	r1, r1, r2
 800db6c:	9a00      	ldr	r2, [sp, #0]
 800db6e:	4353      	muls	r3, r2
 800db70:	0c0a      	lsrs	r2, r1, #16
 800db72:	189b      	adds	r3, r3, r2
 800db74:	0c1a      	lsrs	r2, r3, #16
 800db76:	b289      	uxth	r1, r1
 800db78:	9205      	str	r2, [sp, #20]
 800db7a:	b282      	uxth	r2, r0
 800db7c:	1a52      	subs	r2, r2, r1
 800db7e:	9904      	ldr	r1, [sp, #16]
 800db80:	0c00      	lsrs	r0, r0, #16
 800db82:	1852      	adds	r2, r2, r1
 800db84:	b29b      	uxth	r3, r3
 800db86:	1411      	asrs	r1, r2, #16
 800db88:	1ac3      	subs	r3, r0, r3
 800db8a:	185b      	adds	r3, r3, r1
 800db8c:	1419      	asrs	r1, r3, #16
 800db8e:	b292      	uxth	r2, r2
 800db90:	041b      	lsls	r3, r3, #16
 800db92:	431a      	orrs	r2, r3
 800db94:	9b03      	ldr	r3, [sp, #12]
 800db96:	9104      	str	r1, [sp, #16]
 800db98:	c504      	stmia	r5!, {r2}
 800db9a:	4563      	cmp	r3, ip
 800db9c:	d2dc      	bcs.n	800db58 <quorem+0x4e>
 800db9e:	6823      	ldr	r3, [r4, #0]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d030      	beq.n	800dc06 <quorem+0xfc>
 800dba4:	0030      	movs	r0, r6
 800dba6:	9902      	ldr	r1, [sp, #8]
 800dba8:	f001 f9c6 	bl	800ef38 <__mcmp>
 800dbac:	2800      	cmp	r0, #0
 800dbae:	db23      	blt.n	800dbf8 <quorem+0xee>
 800dbb0:	0034      	movs	r4, r6
 800dbb2:	2500      	movs	r5, #0
 800dbb4:	9902      	ldr	r1, [sp, #8]
 800dbb6:	3414      	adds	r4, #20
 800dbb8:	3114      	adds	r1, #20
 800dbba:	6823      	ldr	r3, [r4, #0]
 800dbbc:	c901      	ldmia	r1!, {r0}
 800dbbe:	9302      	str	r3, [sp, #8]
 800dbc0:	466b      	mov	r3, sp
 800dbc2:	891b      	ldrh	r3, [r3, #8]
 800dbc4:	b282      	uxth	r2, r0
 800dbc6:	1a9a      	subs	r2, r3, r2
 800dbc8:	9b02      	ldr	r3, [sp, #8]
 800dbca:	1952      	adds	r2, r2, r5
 800dbcc:	0c00      	lsrs	r0, r0, #16
 800dbce:	0c1b      	lsrs	r3, r3, #16
 800dbd0:	1a1b      	subs	r3, r3, r0
 800dbd2:	1410      	asrs	r0, r2, #16
 800dbd4:	181b      	adds	r3, r3, r0
 800dbd6:	141d      	asrs	r5, r3, #16
 800dbd8:	b292      	uxth	r2, r2
 800dbda:	041b      	lsls	r3, r3, #16
 800dbdc:	431a      	orrs	r2, r3
 800dbde:	9b03      	ldr	r3, [sp, #12]
 800dbe0:	c404      	stmia	r4!, {r2}
 800dbe2:	428b      	cmp	r3, r1
 800dbe4:	d2e9      	bcs.n	800dbba <quorem+0xb0>
 800dbe6:	9a01      	ldr	r2, [sp, #4]
 800dbe8:	00bb      	lsls	r3, r7, #2
 800dbea:	18d3      	adds	r3, r2, r3
 800dbec:	681a      	ldr	r2, [r3, #0]
 800dbee:	2a00      	cmp	r2, #0
 800dbf0:	d013      	beq.n	800dc1a <quorem+0x110>
 800dbf2:	9b00      	ldr	r3, [sp, #0]
 800dbf4:	3301      	adds	r3, #1
 800dbf6:	9300      	str	r3, [sp, #0]
 800dbf8:	9800      	ldr	r0, [sp, #0]
 800dbfa:	b007      	add	sp, #28
 800dbfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbfe:	6823      	ldr	r3, [r4, #0]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d104      	bne.n	800dc0e <quorem+0x104>
 800dc04:	3f01      	subs	r7, #1
 800dc06:	9b01      	ldr	r3, [sp, #4]
 800dc08:	3c04      	subs	r4, #4
 800dc0a:	42a3      	cmp	r3, r4
 800dc0c:	d3f7      	bcc.n	800dbfe <quorem+0xf4>
 800dc0e:	6137      	str	r7, [r6, #16]
 800dc10:	e7c8      	b.n	800dba4 <quorem+0x9a>
 800dc12:	681a      	ldr	r2, [r3, #0]
 800dc14:	2a00      	cmp	r2, #0
 800dc16:	d104      	bne.n	800dc22 <quorem+0x118>
 800dc18:	3f01      	subs	r7, #1
 800dc1a:	9a01      	ldr	r2, [sp, #4]
 800dc1c:	3b04      	subs	r3, #4
 800dc1e:	429a      	cmp	r2, r3
 800dc20:	d3f7      	bcc.n	800dc12 <quorem+0x108>
 800dc22:	6137      	str	r7, [r6, #16]
 800dc24:	e7e5      	b.n	800dbf2 <quorem+0xe8>
	...

0800dc28 <_dtoa_r>:
 800dc28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc2a:	0014      	movs	r4, r2
 800dc2c:	001d      	movs	r5, r3
 800dc2e:	69c6      	ldr	r6, [r0, #28]
 800dc30:	b09d      	sub	sp, #116	@ 0x74
 800dc32:	940a      	str	r4, [sp, #40]	@ 0x28
 800dc34:	950b      	str	r5, [sp, #44]	@ 0x2c
 800dc36:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800dc38:	9003      	str	r0, [sp, #12]
 800dc3a:	2e00      	cmp	r6, #0
 800dc3c:	d10f      	bne.n	800dc5e <_dtoa_r+0x36>
 800dc3e:	2010      	movs	r0, #16
 800dc40:	f000 fe30 	bl	800e8a4 <malloc>
 800dc44:	9b03      	ldr	r3, [sp, #12]
 800dc46:	1e02      	subs	r2, r0, #0
 800dc48:	61d8      	str	r0, [r3, #28]
 800dc4a:	d104      	bne.n	800dc56 <_dtoa_r+0x2e>
 800dc4c:	21ef      	movs	r1, #239	@ 0xef
 800dc4e:	4bc7      	ldr	r3, [pc, #796]	@ (800df6c <_dtoa_r+0x344>)
 800dc50:	48c7      	ldr	r0, [pc, #796]	@ (800df70 <_dtoa_r+0x348>)
 800dc52:	f001 fcbb 	bl	800f5cc <__assert_func>
 800dc56:	6046      	str	r6, [r0, #4]
 800dc58:	6086      	str	r6, [r0, #8]
 800dc5a:	6006      	str	r6, [r0, #0]
 800dc5c:	60c6      	str	r6, [r0, #12]
 800dc5e:	9b03      	ldr	r3, [sp, #12]
 800dc60:	69db      	ldr	r3, [r3, #28]
 800dc62:	6819      	ldr	r1, [r3, #0]
 800dc64:	2900      	cmp	r1, #0
 800dc66:	d00b      	beq.n	800dc80 <_dtoa_r+0x58>
 800dc68:	685a      	ldr	r2, [r3, #4]
 800dc6a:	2301      	movs	r3, #1
 800dc6c:	4093      	lsls	r3, r2
 800dc6e:	604a      	str	r2, [r1, #4]
 800dc70:	608b      	str	r3, [r1, #8]
 800dc72:	9803      	ldr	r0, [sp, #12]
 800dc74:	f000 ff16 	bl	800eaa4 <_Bfree>
 800dc78:	2200      	movs	r2, #0
 800dc7a:	9b03      	ldr	r3, [sp, #12]
 800dc7c:	69db      	ldr	r3, [r3, #28]
 800dc7e:	601a      	str	r2, [r3, #0]
 800dc80:	2d00      	cmp	r5, #0
 800dc82:	da1e      	bge.n	800dcc2 <_dtoa_r+0x9a>
 800dc84:	2301      	movs	r3, #1
 800dc86:	603b      	str	r3, [r7, #0]
 800dc88:	006b      	lsls	r3, r5, #1
 800dc8a:	085b      	lsrs	r3, r3, #1
 800dc8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dc8e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800dc90:	4bb8      	ldr	r3, [pc, #736]	@ (800df74 <_dtoa_r+0x34c>)
 800dc92:	4ab8      	ldr	r2, [pc, #736]	@ (800df74 <_dtoa_r+0x34c>)
 800dc94:	403b      	ands	r3, r7
 800dc96:	4293      	cmp	r3, r2
 800dc98:	d116      	bne.n	800dcc8 <_dtoa_r+0xa0>
 800dc9a:	4bb7      	ldr	r3, [pc, #732]	@ (800df78 <_dtoa_r+0x350>)
 800dc9c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800dc9e:	6013      	str	r3, [r2, #0]
 800dca0:	033b      	lsls	r3, r7, #12
 800dca2:	0b1b      	lsrs	r3, r3, #12
 800dca4:	4323      	orrs	r3, r4
 800dca6:	d101      	bne.n	800dcac <_dtoa_r+0x84>
 800dca8:	f000 fd83 	bl	800e7b2 <_dtoa_r+0xb8a>
 800dcac:	4bb3      	ldr	r3, [pc, #716]	@ (800df7c <_dtoa_r+0x354>)
 800dcae:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800dcb0:	9308      	str	r3, [sp, #32]
 800dcb2:	2a00      	cmp	r2, #0
 800dcb4:	d002      	beq.n	800dcbc <_dtoa_r+0x94>
 800dcb6:	4bb2      	ldr	r3, [pc, #712]	@ (800df80 <_dtoa_r+0x358>)
 800dcb8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800dcba:	6013      	str	r3, [r2, #0]
 800dcbc:	9808      	ldr	r0, [sp, #32]
 800dcbe:	b01d      	add	sp, #116	@ 0x74
 800dcc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	603b      	str	r3, [r7, #0]
 800dcc6:	e7e2      	b.n	800dc8e <_dtoa_r+0x66>
 800dcc8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dcca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dccc:	9212      	str	r2, [sp, #72]	@ 0x48
 800dcce:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dcd0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800dcd2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	f7f2 fbb8 	bl	800044c <__aeabi_dcmpeq>
 800dcdc:	1e06      	subs	r6, r0, #0
 800dcde:	d00b      	beq.n	800dcf8 <_dtoa_r+0xd0>
 800dce0:	2301      	movs	r3, #1
 800dce2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800dce4:	6013      	str	r3, [r2, #0]
 800dce6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d002      	beq.n	800dcf2 <_dtoa_r+0xca>
 800dcec:	4ba5      	ldr	r3, [pc, #660]	@ (800df84 <_dtoa_r+0x35c>)
 800dcee:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800dcf0:	6013      	str	r3, [r2, #0]
 800dcf2:	4ba5      	ldr	r3, [pc, #660]	@ (800df88 <_dtoa_r+0x360>)
 800dcf4:	9308      	str	r3, [sp, #32]
 800dcf6:	e7e1      	b.n	800dcbc <_dtoa_r+0x94>
 800dcf8:	ab1a      	add	r3, sp, #104	@ 0x68
 800dcfa:	9301      	str	r3, [sp, #4]
 800dcfc:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dcfe:	9300      	str	r3, [sp, #0]
 800dd00:	9803      	ldr	r0, [sp, #12]
 800dd02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800dd04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800dd06:	f001 f9cd 	bl	800f0a4 <__d2b>
 800dd0a:	007a      	lsls	r2, r7, #1
 800dd0c:	9005      	str	r0, [sp, #20]
 800dd0e:	0d52      	lsrs	r2, r2, #21
 800dd10:	d100      	bne.n	800dd14 <_dtoa_r+0xec>
 800dd12:	e07b      	b.n	800de0c <_dtoa_r+0x1e4>
 800dd14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800dd16:	9618      	str	r6, [sp, #96]	@ 0x60
 800dd18:	0319      	lsls	r1, r3, #12
 800dd1a:	4b9c      	ldr	r3, [pc, #624]	@ (800df8c <_dtoa_r+0x364>)
 800dd1c:	0b09      	lsrs	r1, r1, #12
 800dd1e:	430b      	orrs	r3, r1
 800dd20:	499b      	ldr	r1, [pc, #620]	@ (800df90 <_dtoa_r+0x368>)
 800dd22:	1857      	adds	r7, r2, r1
 800dd24:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800dd26:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800dd28:	0019      	movs	r1, r3
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	4b99      	ldr	r3, [pc, #612]	@ (800df94 <_dtoa_r+0x36c>)
 800dd2e:	f7f3 fe2b 	bl	8001988 <__aeabi_dsub>
 800dd32:	4a99      	ldr	r2, [pc, #612]	@ (800df98 <_dtoa_r+0x370>)
 800dd34:	4b99      	ldr	r3, [pc, #612]	@ (800df9c <_dtoa_r+0x374>)
 800dd36:	f7f3 fb5f 	bl	80013f8 <__aeabi_dmul>
 800dd3a:	4a99      	ldr	r2, [pc, #612]	@ (800dfa0 <_dtoa_r+0x378>)
 800dd3c:	4b99      	ldr	r3, [pc, #612]	@ (800dfa4 <_dtoa_r+0x37c>)
 800dd3e:	f7f2 fbb3 	bl	80004a8 <__aeabi_dadd>
 800dd42:	0004      	movs	r4, r0
 800dd44:	0038      	movs	r0, r7
 800dd46:	000d      	movs	r5, r1
 800dd48:	f7f4 fa18 	bl	800217c <__aeabi_i2d>
 800dd4c:	4a96      	ldr	r2, [pc, #600]	@ (800dfa8 <_dtoa_r+0x380>)
 800dd4e:	4b97      	ldr	r3, [pc, #604]	@ (800dfac <_dtoa_r+0x384>)
 800dd50:	f7f3 fb52 	bl	80013f8 <__aeabi_dmul>
 800dd54:	0002      	movs	r2, r0
 800dd56:	000b      	movs	r3, r1
 800dd58:	0020      	movs	r0, r4
 800dd5a:	0029      	movs	r1, r5
 800dd5c:	f7f2 fba4 	bl	80004a8 <__aeabi_dadd>
 800dd60:	0004      	movs	r4, r0
 800dd62:	000d      	movs	r5, r1
 800dd64:	f7f4 f9ce 	bl	8002104 <__aeabi_d2iz>
 800dd68:	2200      	movs	r2, #0
 800dd6a:	9004      	str	r0, [sp, #16]
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	0020      	movs	r0, r4
 800dd70:	0029      	movs	r1, r5
 800dd72:	f7f2 fb71 	bl	8000458 <__aeabi_dcmplt>
 800dd76:	2800      	cmp	r0, #0
 800dd78:	d00b      	beq.n	800dd92 <_dtoa_r+0x16a>
 800dd7a:	9804      	ldr	r0, [sp, #16]
 800dd7c:	f7f4 f9fe 	bl	800217c <__aeabi_i2d>
 800dd80:	002b      	movs	r3, r5
 800dd82:	0022      	movs	r2, r4
 800dd84:	f7f2 fb62 	bl	800044c <__aeabi_dcmpeq>
 800dd88:	4243      	negs	r3, r0
 800dd8a:	4158      	adcs	r0, r3
 800dd8c:	9b04      	ldr	r3, [sp, #16]
 800dd8e:	1a1b      	subs	r3, r3, r0
 800dd90:	9304      	str	r3, [sp, #16]
 800dd92:	2301      	movs	r3, #1
 800dd94:	9315      	str	r3, [sp, #84]	@ 0x54
 800dd96:	9b04      	ldr	r3, [sp, #16]
 800dd98:	2b16      	cmp	r3, #22
 800dd9a:	d810      	bhi.n	800ddbe <_dtoa_r+0x196>
 800dd9c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800dd9e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800dda0:	9a04      	ldr	r2, [sp, #16]
 800dda2:	4b83      	ldr	r3, [pc, #524]	@ (800dfb0 <_dtoa_r+0x388>)
 800dda4:	00d2      	lsls	r2, r2, #3
 800dda6:	189b      	adds	r3, r3, r2
 800dda8:	681a      	ldr	r2, [r3, #0]
 800ddaa:	685b      	ldr	r3, [r3, #4]
 800ddac:	f7f2 fb54 	bl	8000458 <__aeabi_dcmplt>
 800ddb0:	2800      	cmp	r0, #0
 800ddb2:	d047      	beq.n	800de44 <_dtoa_r+0x21c>
 800ddb4:	9b04      	ldr	r3, [sp, #16]
 800ddb6:	3b01      	subs	r3, #1
 800ddb8:	9304      	str	r3, [sp, #16]
 800ddba:	2300      	movs	r3, #0
 800ddbc:	9315      	str	r3, [sp, #84]	@ 0x54
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800ddc2:	9206      	str	r2, [sp, #24]
 800ddc4:	1bdb      	subs	r3, r3, r7
 800ddc6:	1e5a      	subs	r2, r3, #1
 800ddc8:	d53e      	bpl.n	800de48 <_dtoa_r+0x220>
 800ddca:	2201      	movs	r2, #1
 800ddcc:	1ad3      	subs	r3, r2, r3
 800ddce:	9306      	str	r3, [sp, #24]
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	930d      	str	r3, [sp, #52]	@ 0x34
 800ddd4:	9b04      	ldr	r3, [sp, #16]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	db38      	blt.n	800de4c <_dtoa_r+0x224>
 800ddda:	9a04      	ldr	r2, [sp, #16]
 800dddc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ddde:	4694      	mov	ip, r2
 800dde0:	4463      	add	r3, ip
 800dde2:	930d      	str	r3, [sp, #52]	@ 0x34
 800dde4:	2300      	movs	r3, #0
 800dde6:	9214      	str	r2, [sp, #80]	@ 0x50
 800dde8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ddea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ddec:	2401      	movs	r4, #1
 800ddee:	2b09      	cmp	r3, #9
 800ddf0:	d867      	bhi.n	800dec2 <_dtoa_r+0x29a>
 800ddf2:	2b05      	cmp	r3, #5
 800ddf4:	dd02      	ble.n	800ddfc <_dtoa_r+0x1d4>
 800ddf6:	2400      	movs	r4, #0
 800ddf8:	3b04      	subs	r3, #4
 800ddfa:	9322      	str	r3, [sp, #136]	@ 0x88
 800ddfc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ddfe:	1e98      	subs	r0, r3, #2
 800de00:	2803      	cmp	r0, #3
 800de02:	d867      	bhi.n	800ded4 <_dtoa_r+0x2ac>
 800de04:	f7f2 f988 	bl	8000118 <__gnu_thumb1_case_uqi>
 800de08:	5b383a2b 	.word	0x5b383a2b
 800de0c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800de0e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800de10:	18f6      	adds	r6, r6, r3
 800de12:	4b68      	ldr	r3, [pc, #416]	@ (800dfb4 <_dtoa_r+0x38c>)
 800de14:	18f2      	adds	r2, r6, r3
 800de16:	2a20      	cmp	r2, #32
 800de18:	dd0f      	ble.n	800de3a <_dtoa_r+0x212>
 800de1a:	2340      	movs	r3, #64	@ 0x40
 800de1c:	1a9b      	subs	r3, r3, r2
 800de1e:	409f      	lsls	r7, r3
 800de20:	4b65      	ldr	r3, [pc, #404]	@ (800dfb8 <_dtoa_r+0x390>)
 800de22:	0038      	movs	r0, r7
 800de24:	18f3      	adds	r3, r6, r3
 800de26:	40dc      	lsrs	r4, r3
 800de28:	4320      	orrs	r0, r4
 800de2a:	f7f4 f9d5 	bl	80021d8 <__aeabi_ui2d>
 800de2e:	2201      	movs	r2, #1
 800de30:	4b62      	ldr	r3, [pc, #392]	@ (800dfbc <_dtoa_r+0x394>)
 800de32:	1e77      	subs	r7, r6, #1
 800de34:	18cb      	adds	r3, r1, r3
 800de36:	9218      	str	r2, [sp, #96]	@ 0x60
 800de38:	e776      	b.n	800dd28 <_dtoa_r+0x100>
 800de3a:	2320      	movs	r3, #32
 800de3c:	0020      	movs	r0, r4
 800de3e:	1a9b      	subs	r3, r3, r2
 800de40:	4098      	lsls	r0, r3
 800de42:	e7f2      	b.n	800de2a <_dtoa_r+0x202>
 800de44:	9015      	str	r0, [sp, #84]	@ 0x54
 800de46:	e7ba      	b.n	800ddbe <_dtoa_r+0x196>
 800de48:	920d      	str	r2, [sp, #52]	@ 0x34
 800de4a:	e7c3      	b.n	800ddd4 <_dtoa_r+0x1ac>
 800de4c:	9b06      	ldr	r3, [sp, #24]
 800de4e:	9a04      	ldr	r2, [sp, #16]
 800de50:	1a9b      	subs	r3, r3, r2
 800de52:	9306      	str	r3, [sp, #24]
 800de54:	4253      	negs	r3, r2
 800de56:	930f      	str	r3, [sp, #60]	@ 0x3c
 800de58:	2300      	movs	r3, #0
 800de5a:	9314      	str	r3, [sp, #80]	@ 0x50
 800de5c:	e7c5      	b.n	800ddea <_dtoa_r+0x1c2>
 800de5e:	2300      	movs	r3, #0
 800de60:	9310      	str	r3, [sp, #64]	@ 0x40
 800de62:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800de64:	930e      	str	r3, [sp, #56]	@ 0x38
 800de66:	9309      	str	r3, [sp, #36]	@ 0x24
 800de68:	2b00      	cmp	r3, #0
 800de6a:	dc13      	bgt.n	800de94 <_dtoa_r+0x26c>
 800de6c:	2301      	movs	r3, #1
 800de6e:	001a      	movs	r2, r3
 800de70:	930e      	str	r3, [sp, #56]	@ 0x38
 800de72:	9309      	str	r3, [sp, #36]	@ 0x24
 800de74:	9223      	str	r2, [sp, #140]	@ 0x8c
 800de76:	e00d      	b.n	800de94 <_dtoa_r+0x26c>
 800de78:	2301      	movs	r3, #1
 800de7a:	e7f1      	b.n	800de60 <_dtoa_r+0x238>
 800de7c:	2300      	movs	r3, #0
 800de7e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800de80:	9310      	str	r3, [sp, #64]	@ 0x40
 800de82:	4694      	mov	ip, r2
 800de84:	9b04      	ldr	r3, [sp, #16]
 800de86:	4463      	add	r3, ip
 800de88:	930e      	str	r3, [sp, #56]	@ 0x38
 800de8a:	3301      	adds	r3, #1
 800de8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800de8e:	2b00      	cmp	r3, #0
 800de90:	dc00      	bgt.n	800de94 <_dtoa_r+0x26c>
 800de92:	2301      	movs	r3, #1
 800de94:	9a03      	ldr	r2, [sp, #12]
 800de96:	2100      	movs	r1, #0
 800de98:	69d0      	ldr	r0, [r2, #28]
 800de9a:	2204      	movs	r2, #4
 800de9c:	0015      	movs	r5, r2
 800de9e:	3514      	adds	r5, #20
 800dea0:	429d      	cmp	r5, r3
 800dea2:	d91b      	bls.n	800dedc <_dtoa_r+0x2b4>
 800dea4:	6041      	str	r1, [r0, #4]
 800dea6:	9803      	ldr	r0, [sp, #12]
 800dea8:	f000 fdb8 	bl	800ea1c <_Balloc>
 800deac:	9008      	str	r0, [sp, #32]
 800deae:	2800      	cmp	r0, #0
 800deb0:	d117      	bne.n	800dee2 <_dtoa_r+0x2ba>
 800deb2:	21b0      	movs	r1, #176	@ 0xb0
 800deb4:	4b42      	ldr	r3, [pc, #264]	@ (800dfc0 <_dtoa_r+0x398>)
 800deb6:	482e      	ldr	r0, [pc, #184]	@ (800df70 <_dtoa_r+0x348>)
 800deb8:	9a08      	ldr	r2, [sp, #32]
 800deba:	31ff      	adds	r1, #255	@ 0xff
 800debc:	e6c9      	b.n	800dc52 <_dtoa_r+0x2a>
 800debe:	2301      	movs	r3, #1
 800dec0:	e7dd      	b.n	800de7e <_dtoa_r+0x256>
 800dec2:	2300      	movs	r3, #0
 800dec4:	9410      	str	r4, [sp, #64]	@ 0x40
 800dec6:	9322      	str	r3, [sp, #136]	@ 0x88
 800dec8:	3b01      	subs	r3, #1
 800deca:	930e      	str	r3, [sp, #56]	@ 0x38
 800decc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dece:	2200      	movs	r2, #0
 800ded0:	3313      	adds	r3, #19
 800ded2:	e7cf      	b.n	800de74 <_dtoa_r+0x24c>
 800ded4:	2301      	movs	r3, #1
 800ded6:	9310      	str	r3, [sp, #64]	@ 0x40
 800ded8:	3b02      	subs	r3, #2
 800deda:	e7f6      	b.n	800deca <_dtoa_r+0x2a2>
 800dedc:	3101      	adds	r1, #1
 800dede:	0052      	lsls	r2, r2, #1
 800dee0:	e7dc      	b.n	800de9c <_dtoa_r+0x274>
 800dee2:	9b03      	ldr	r3, [sp, #12]
 800dee4:	9a08      	ldr	r2, [sp, #32]
 800dee6:	69db      	ldr	r3, [r3, #28]
 800dee8:	601a      	str	r2, [r3, #0]
 800deea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800deec:	2b0e      	cmp	r3, #14
 800deee:	d900      	bls.n	800def2 <_dtoa_r+0x2ca>
 800def0:	e0d9      	b.n	800e0a6 <_dtoa_r+0x47e>
 800def2:	2c00      	cmp	r4, #0
 800def4:	d100      	bne.n	800def8 <_dtoa_r+0x2d0>
 800def6:	e0d6      	b.n	800e0a6 <_dtoa_r+0x47e>
 800def8:	9b04      	ldr	r3, [sp, #16]
 800defa:	2b00      	cmp	r3, #0
 800defc:	dd64      	ble.n	800dfc8 <_dtoa_r+0x3a0>
 800defe:	210f      	movs	r1, #15
 800df00:	9a04      	ldr	r2, [sp, #16]
 800df02:	4b2b      	ldr	r3, [pc, #172]	@ (800dfb0 <_dtoa_r+0x388>)
 800df04:	400a      	ands	r2, r1
 800df06:	00d2      	lsls	r2, r2, #3
 800df08:	189b      	adds	r3, r3, r2
 800df0a:	681e      	ldr	r6, [r3, #0]
 800df0c:	685f      	ldr	r7, [r3, #4]
 800df0e:	9b04      	ldr	r3, [sp, #16]
 800df10:	2402      	movs	r4, #2
 800df12:	111d      	asrs	r5, r3, #4
 800df14:	05db      	lsls	r3, r3, #23
 800df16:	d50a      	bpl.n	800df2e <_dtoa_r+0x306>
 800df18:	4b2a      	ldr	r3, [pc, #168]	@ (800dfc4 <_dtoa_r+0x39c>)
 800df1a:	400d      	ands	r5, r1
 800df1c:	6a1a      	ldr	r2, [r3, #32]
 800df1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df20:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800df22:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800df24:	f7f2 fe24 	bl	8000b70 <__aeabi_ddiv>
 800df28:	900a      	str	r0, [sp, #40]	@ 0x28
 800df2a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800df2c:	3401      	adds	r4, #1
 800df2e:	4b25      	ldr	r3, [pc, #148]	@ (800dfc4 <_dtoa_r+0x39c>)
 800df30:	930c      	str	r3, [sp, #48]	@ 0x30
 800df32:	2d00      	cmp	r5, #0
 800df34:	d108      	bne.n	800df48 <_dtoa_r+0x320>
 800df36:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800df38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800df3a:	0032      	movs	r2, r6
 800df3c:	003b      	movs	r3, r7
 800df3e:	f7f2 fe17 	bl	8000b70 <__aeabi_ddiv>
 800df42:	900a      	str	r0, [sp, #40]	@ 0x28
 800df44:	910b      	str	r1, [sp, #44]	@ 0x2c
 800df46:	e05a      	b.n	800dffe <_dtoa_r+0x3d6>
 800df48:	2301      	movs	r3, #1
 800df4a:	421d      	tst	r5, r3
 800df4c:	d009      	beq.n	800df62 <_dtoa_r+0x33a>
 800df4e:	18e4      	adds	r4, r4, r3
 800df50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df52:	0030      	movs	r0, r6
 800df54:	681a      	ldr	r2, [r3, #0]
 800df56:	685b      	ldr	r3, [r3, #4]
 800df58:	0039      	movs	r1, r7
 800df5a:	f7f3 fa4d 	bl	80013f8 <__aeabi_dmul>
 800df5e:	0006      	movs	r6, r0
 800df60:	000f      	movs	r7, r1
 800df62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df64:	106d      	asrs	r5, r5, #1
 800df66:	3308      	adds	r3, #8
 800df68:	e7e2      	b.n	800df30 <_dtoa_r+0x308>
 800df6a:	46c0      	nop			@ (mov r8, r8)
 800df6c:	0800ff75 	.word	0x0800ff75
 800df70:	0800ff8c 	.word	0x0800ff8c
 800df74:	7ff00000 	.word	0x7ff00000
 800df78:	0000270f 	.word	0x0000270f
 800df7c:	0800ff71 	.word	0x0800ff71
 800df80:	0800ff74 	.word	0x0800ff74
 800df84:	0800ff45 	.word	0x0800ff45
 800df88:	0800ff44 	.word	0x0800ff44
 800df8c:	3ff00000 	.word	0x3ff00000
 800df90:	fffffc01 	.word	0xfffffc01
 800df94:	3ff80000 	.word	0x3ff80000
 800df98:	636f4361 	.word	0x636f4361
 800df9c:	3fd287a7 	.word	0x3fd287a7
 800dfa0:	8b60c8b3 	.word	0x8b60c8b3
 800dfa4:	3fc68a28 	.word	0x3fc68a28
 800dfa8:	509f79fb 	.word	0x509f79fb
 800dfac:	3fd34413 	.word	0x3fd34413
 800dfb0:	08010088 	.word	0x08010088
 800dfb4:	00000432 	.word	0x00000432
 800dfb8:	00000412 	.word	0x00000412
 800dfbc:	fe100000 	.word	0xfe100000
 800dfc0:	0800ffe4 	.word	0x0800ffe4
 800dfc4:	08010060 	.word	0x08010060
 800dfc8:	9b04      	ldr	r3, [sp, #16]
 800dfca:	2402      	movs	r4, #2
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d016      	beq.n	800dffe <_dtoa_r+0x3d6>
 800dfd0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800dfd2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800dfd4:	220f      	movs	r2, #15
 800dfd6:	425d      	negs	r5, r3
 800dfd8:	402a      	ands	r2, r5
 800dfda:	4bd7      	ldr	r3, [pc, #860]	@ (800e338 <_dtoa_r+0x710>)
 800dfdc:	00d2      	lsls	r2, r2, #3
 800dfde:	189b      	adds	r3, r3, r2
 800dfe0:	681a      	ldr	r2, [r3, #0]
 800dfe2:	685b      	ldr	r3, [r3, #4]
 800dfe4:	f7f3 fa08 	bl	80013f8 <__aeabi_dmul>
 800dfe8:	2701      	movs	r7, #1
 800dfea:	2300      	movs	r3, #0
 800dfec:	900a      	str	r0, [sp, #40]	@ 0x28
 800dfee:	910b      	str	r1, [sp, #44]	@ 0x2c
 800dff0:	4ed2      	ldr	r6, [pc, #840]	@ (800e33c <_dtoa_r+0x714>)
 800dff2:	112d      	asrs	r5, r5, #4
 800dff4:	2d00      	cmp	r5, #0
 800dff6:	d000      	beq.n	800dffa <_dtoa_r+0x3d2>
 800dff8:	e0ba      	b.n	800e170 <_dtoa_r+0x548>
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d1a1      	bne.n	800df42 <_dtoa_r+0x31a>
 800dffe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e000:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e002:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e004:	2b00      	cmp	r3, #0
 800e006:	d100      	bne.n	800e00a <_dtoa_r+0x3e2>
 800e008:	e0bd      	b.n	800e186 <_dtoa_r+0x55e>
 800e00a:	2200      	movs	r2, #0
 800e00c:	0030      	movs	r0, r6
 800e00e:	0039      	movs	r1, r7
 800e010:	4bcb      	ldr	r3, [pc, #812]	@ (800e340 <_dtoa_r+0x718>)
 800e012:	f7f2 fa21 	bl	8000458 <__aeabi_dcmplt>
 800e016:	2800      	cmp	r0, #0
 800e018:	d100      	bne.n	800e01c <_dtoa_r+0x3f4>
 800e01a:	e0b4      	b.n	800e186 <_dtoa_r+0x55e>
 800e01c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d100      	bne.n	800e024 <_dtoa_r+0x3fc>
 800e022:	e0b0      	b.n	800e186 <_dtoa_r+0x55e>
 800e024:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e026:	2b00      	cmp	r3, #0
 800e028:	dd39      	ble.n	800e09e <_dtoa_r+0x476>
 800e02a:	9b04      	ldr	r3, [sp, #16]
 800e02c:	2200      	movs	r2, #0
 800e02e:	3b01      	subs	r3, #1
 800e030:	930c      	str	r3, [sp, #48]	@ 0x30
 800e032:	0030      	movs	r0, r6
 800e034:	4bc3      	ldr	r3, [pc, #780]	@ (800e344 <_dtoa_r+0x71c>)
 800e036:	0039      	movs	r1, r7
 800e038:	f7f3 f9de 	bl	80013f8 <__aeabi_dmul>
 800e03c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e03e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e040:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e042:	3401      	adds	r4, #1
 800e044:	0020      	movs	r0, r4
 800e046:	9311      	str	r3, [sp, #68]	@ 0x44
 800e048:	f7f4 f898 	bl	800217c <__aeabi_i2d>
 800e04c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e04e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e050:	f7f3 f9d2 	bl	80013f8 <__aeabi_dmul>
 800e054:	4bbc      	ldr	r3, [pc, #752]	@ (800e348 <_dtoa_r+0x720>)
 800e056:	2200      	movs	r2, #0
 800e058:	f7f2 fa26 	bl	80004a8 <__aeabi_dadd>
 800e05c:	4bbb      	ldr	r3, [pc, #748]	@ (800e34c <_dtoa_r+0x724>)
 800e05e:	0006      	movs	r6, r0
 800e060:	18cf      	adds	r7, r1, r3
 800e062:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e064:	2b00      	cmp	r3, #0
 800e066:	d000      	beq.n	800e06a <_dtoa_r+0x442>
 800e068:	e091      	b.n	800e18e <_dtoa_r+0x566>
 800e06a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e06c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e06e:	2200      	movs	r2, #0
 800e070:	4bb7      	ldr	r3, [pc, #732]	@ (800e350 <_dtoa_r+0x728>)
 800e072:	f7f3 fc89 	bl	8001988 <__aeabi_dsub>
 800e076:	0032      	movs	r2, r6
 800e078:	003b      	movs	r3, r7
 800e07a:	0004      	movs	r4, r0
 800e07c:	000d      	movs	r5, r1
 800e07e:	f7f2 f9ff 	bl	8000480 <__aeabi_dcmpgt>
 800e082:	2800      	cmp	r0, #0
 800e084:	d000      	beq.n	800e088 <_dtoa_r+0x460>
 800e086:	e29d      	b.n	800e5c4 <_dtoa_r+0x99c>
 800e088:	2180      	movs	r1, #128	@ 0x80
 800e08a:	0609      	lsls	r1, r1, #24
 800e08c:	187b      	adds	r3, r7, r1
 800e08e:	0032      	movs	r2, r6
 800e090:	0020      	movs	r0, r4
 800e092:	0029      	movs	r1, r5
 800e094:	f7f2 f9e0 	bl	8000458 <__aeabi_dcmplt>
 800e098:	2800      	cmp	r0, #0
 800e09a:	d000      	beq.n	800e09e <_dtoa_r+0x476>
 800e09c:	e130      	b.n	800e300 <_dtoa_r+0x6d8>
 800e09e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e0a0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800e0a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0a4:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e0a6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	da00      	bge.n	800e0ae <_dtoa_r+0x486>
 800e0ac:	e177      	b.n	800e39e <_dtoa_r+0x776>
 800e0ae:	9a04      	ldr	r2, [sp, #16]
 800e0b0:	2a0e      	cmp	r2, #14
 800e0b2:	dd00      	ble.n	800e0b6 <_dtoa_r+0x48e>
 800e0b4:	e173      	b.n	800e39e <_dtoa_r+0x776>
 800e0b6:	4ba0      	ldr	r3, [pc, #640]	@ (800e338 <_dtoa_r+0x710>)
 800e0b8:	00d2      	lsls	r2, r2, #3
 800e0ba:	189b      	adds	r3, r3, r2
 800e0bc:	685c      	ldr	r4, [r3, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	9306      	str	r3, [sp, #24]
 800e0c2:	9407      	str	r4, [sp, #28]
 800e0c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	da03      	bge.n	800e0d2 <_dtoa_r+0x4aa>
 800e0ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	dc00      	bgt.n	800e0d2 <_dtoa_r+0x4aa>
 800e0d0:	e106      	b.n	800e2e0 <_dtoa_r+0x6b8>
 800e0d2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e0d4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e0d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0d8:	9d08      	ldr	r5, [sp, #32]
 800e0da:	3b01      	subs	r3, #1
 800e0dc:	195b      	adds	r3, r3, r5
 800e0de:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0e0:	9a06      	ldr	r2, [sp, #24]
 800e0e2:	9b07      	ldr	r3, [sp, #28]
 800e0e4:	0030      	movs	r0, r6
 800e0e6:	0039      	movs	r1, r7
 800e0e8:	f7f2 fd42 	bl	8000b70 <__aeabi_ddiv>
 800e0ec:	f7f4 f80a 	bl	8002104 <__aeabi_d2iz>
 800e0f0:	9009      	str	r0, [sp, #36]	@ 0x24
 800e0f2:	f7f4 f843 	bl	800217c <__aeabi_i2d>
 800e0f6:	9a06      	ldr	r2, [sp, #24]
 800e0f8:	9b07      	ldr	r3, [sp, #28]
 800e0fa:	f7f3 f97d 	bl	80013f8 <__aeabi_dmul>
 800e0fe:	0002      	movs	r2, r0
 800e100:	000b      	movs	r3, r1
 800e102:	0030      	movs	r0, r6
 800e104:	0039      	movs	r1, r7
 800e106:	f7f3 fc3f 	bl	8001988 <__aeabi_dsub>
 800e10a:	002b      	movs	r3, r5
 800e10c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e10e:	3501      	adds	r5, #1
 800e110:	3230      	adds	r2, #48	@ 0x30
 800e112:	701a      	strb	r2, [r3, #0]
 800e114:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e116:	002c      	movs	r4, r5
 800e118:	429a      	cmp	r2, r3
 800e11a:	d000      	beq.n	800e11e <_dtoa_r+0x4f6>
 800e11c:	e131      	b.n	800e382 <_dtoa_r+0x75a>
 800e11e:	0002      	movs	r2, r0
 800e120:	000b      	movs	r3, r1
 800e122:	f7f2 f9c1 	bl	80004a8 <__aeabi_dadd>
 800e126:	9a06      	ldr	r2, [sp, #24]
 800e128:	9b07      	ldr	r3, [sp, #28]
 800e12a:	0006      	movs	r6, r0
 800e12c:	000f      	movs	r7, r1
 800e12e:	f7f2 f9a7 	bl	8000480 <__aeabi_dcmpgt>
 800e132:	2800      	cmp	r0, #0
 800e134:	d000      	beq.n	800e138 <_dtoa_r+0x510>
 800e136:	e10f      	b.n	800e358 <_dtoa_r+0x730>
 800e138:	9a06      	ldr	r2, [sp, #24]
 800e13a:	9b07      	ldr	r3, [sp, #28]
 800e13c:	0030      	movs	r0, r6
 800e13e:	0039      	movs	r1, r7
 800e140:	f7f2 f984 	bl	800044c <__aeabi_dcmpeq>
 800e144:	2800      	cmp	r0, #0
 800e146:	d003      	beq.n	800e150 <_dtoa_r+0x528>
 800e148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e14a:	07dd      	lsls	r5, r3, #31
 800e14c:	d500      	bpl.n	800e150 <_dtoa_r+0x528>
 800e14e:	e103      	b.n	800e358 <_dtoa_r+0x730>
 800e150:	9905      	ldr	r1, [sp, #20]
 800e152:	9803      	ldr	r0, [sp, #12]
 800e154:	f000 fca6 	bl	800eaa4 <_Bfree>
 800e158:	2300      	movs	r3, #0
 800e15a:	7023      	strb	r3, [r4, #0]
 800e15c:	9b04      	ldr	r3, [sp, #16]
 800e15e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e160:	3301      	adds	r3, #1
 800e162:	6013      	str	r3, [r2, #0]
 800e164:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800e166:	2b00      	cmp	r3, #0
 800e168:	d100      	bne.n	800e16c <_dtoa_r+0x544>
 800e16a:	e5a7      	b.n	800dcbc <_dtoa_r+0x94>
 800e16c:	601c      	str	r4, [r3, #0]
 800e16e:	e5a5      	b.n	800dcbc <_dtoa_r+0x94>
 800e170:	423d      	tst	r5, r7
 800e172:	d005      	beq.n	800e180 <_dtoa_r+0x558>
 800e174:	6832      	ldr	r2, [r6, #0]
 800e176:	6873      	ldr	r3, [r6, #4]
 800e178:	f7f3 f93e 	bl	80013f8 <__aeabi_dmul>
 800e17c:	003b      	movs	r3, r7
 800e17e:	3401      	adds	r4, #1
 800e180:	106d      	asrs	r5, r5, #1
 800e182:	3608      	adds	r6, #8
 800e184:	e736      	b.n	800dff4 <_dtoa_r+0x3cc>
 800e186:	9b04      	ldr	r3, [sp, #16]
 800e188:	930c      	str	r3, [sp, #48]	@ 0x30
 800e18a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e18c:	e75a      	b.n	800e044 <_dtoa_r+0x41c>
 800e18e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e190:	4b69      	ldr	r3, [pc, #420]	@ (800e338 <_dtoa_r+0x710>)
 800e192:	3a01      	subs	r2, #1
 800e194:	00d2      	lsls	r2, r2, #3
 800e196:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800e198:	189b      	adds	r3, r3, r2
 800e19a:	681a      	ldr	r2, [r3, #0]
 800e19c:	685b      	ldr	r3, [r3, #4]
 800e19e:	2900      	cmp	r1, #0
 800e1a0:	d04c      	beq.n	800e23c <_dtoa_r+0x614>
 800e1a2:	2000      	movs	r0, #0
 800e1a4:	496b      	ldr	r1, [pc, #428]	@ (800e354 <_dtoa_r+0x72c>)
 800e1a6:	f7f2 fce3 	bl	8000b70 <__aeabi_ddiv>
 800e1aa:	0032      	movs	r2, r6
 800e1ac:	003b      	movs	r3, r7
 800e1ae:	f7f3 fbeb 	bl	8001988 <__aeabi_dsub>
 800e1b2:	9a08      	ldr	r2, [sp, #32]
 800e1b4:	0006      	movs	r6, r0
 800e1b6:	4694      	mov	ip, r2
 800e1b8:	000f      	movs	r7, r1
 800e1ba:	9b08      	ldr	r3, [sp, #32]
 800e1bc:	9316      	str	r3, [sp, #88]	@ 0x58
 800e1be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e1c0:	4463      	add	r3, ip
 800e1c2:	9311      	str	r3, [sp, #68]	@ 0x44
 800e1c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e1c6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e1c8:	f7f3 ff9c 	bl	8002104 <__aeabi_d2iz>
 800e1cc:	0005      	movs	r5, r0
 800e1ce:	f7f3 ffd5 	bl	800217c <__aeabi_i2d>
 800e1d2:	0002      	movs	r2, r0
 800e1d4:	000b      	movs	r3, r1
 800e1d6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e1d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e1da:	f7f3 fbd5 	bl	8001988 <__aeabi_dsub>
 800e1de:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e1e0:	3530      	adds	r5, #48	@ 0x30
 800e1e2:	1c5c      	adds	r4, r3, #1
 800e1e4:	701d      	strb	r5, [r3, #0]
 800e1e6:	0032      	movs	r2, r6
 800e1e8:	003b      	movs	r3, r7
 800e1ea:	900a      	str	r0, [sp, #40]	@ 0x28
 800e1ec:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e1ee:	f7f2 f933 	bl	8000458 <__aeabi_dcmplt>
 800e1f2:	2800      	cmp	r0, #0
 800e1f4:	d16a      	bne.n	800e2cc <_dtoa_r+0x6a4>
 800e1f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e1f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e1fa:	2000      	movs	r0, #0
 800e1fc:	4950      	ldr	r1, [pc, #320]	@ (800e340 <_dtoa_r+0x718>)
 800e1fe:	f7f3 fbc3 	bl	8001988 <__aeabi_dsub>
 800e202:	0032      	movs	r2, r6
 800e204:	003b      	movs	r3, r7
 800e206:	f7f2 f927 	bl	8000458 <__aeabi_dcmplt>
 800e20a:	2800      	cmp	r0, #0
 800e20c:	d000      	beq.n	800e210 <_dtoa_r+0x5e8>
 800e20e:	e0a5      	b.n	800e35c <_dtoa_r+0x734>
 800e210:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e212:	42a3      	cmp	r3, r4
 800e214:	d100      	bne.n	800e218 <_dtoa_r+0x5f0>
 800e216:	e742      	b.n	800e09e <_dtoa_r+0x476>
 800e218:	2200      	movs	r2, #0
 800e21a:	0030      	movs	r0, r6
 800e21c:	0039      	movs	r1, r7
 800e21e:	4b49      	ldr	r3, [pc, #292]	@ (800e344 <_dtoa_r+0x71c>)
 800e220:	f7f3 f8ea 	bl	80013f8 <__aeabi_dmul>
 800e224:	2200      	movs	r2, #0
 800e226:	0006      	movs	r6, r0
 800e228:	000f      	movs	r7, r1
 800e22a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e22c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e22e:	4b45      	ldr	r3, [pc, #276]	@ (800e344 <_dtoa_r+0x71c>)
 800e230:	f7f3 f8e2 	bl	80013f8 <__aeabi_dmul>
 800e234:	9416      	str	r4, [sp, #88]	@ 0x58
 800e236:	900a      	str	r0, [sp, #40]	@ 0x28
 800e238:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e23a:	e7c3      	b.n	800e1c4 <_dtoa_r+0x59c>
 800e23c:	0030      	movs	r0, r6
 800e23e:	0039      	movs	r1, r7
 800e240:	f7f3 f8da 	bl	80013f8 <__aeabi_dmul>
 800e244:	9d08      	ldr	r5, [sp, #32]
 800e246:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e248:	002b      	movs	r3, r5
 800e24a:	4694      	mov	ip, r2
 800e24c:	9016      	str	r0, [sp, #88]	@ 0x58
 800e24e:	9117      	str	r1, [sp, #92]	@ 0x5c
 800e250:	4463      	add	r3, ip
 800e252:	9319      	str	r3, [sp, #100]	@ 0x64
 800e254:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e256:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e258:	f7f3 ff54 	bl	8002104 <__aeabi_d2iz>
 800e25c:	0004      	movs	r4, r0
 800e25e:	f7f3 ff8d 	bl	800217c <__aeabi_i2d>
 800e262:	000b      	movs	r3, r1
 800e264:	0002      	movs	r2, r0
 800e266:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e268:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e26a:	f7f3 fb8d 	bl	8001988 <__aeabi_dsub>
 800e26e:	3430      	adds	r4, #48	@ 0x30
 800e270:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e272:	702c      	strb	r4, [r5, #0]
 800e274:	3501      	adds	r5, #1
 800e276:	0006      	movs	r6, r0
 800e278:	000f      	movs	r7, r1
 800e27a:	42ab      	cmp	r3, r5
 800e27c:	d129      	bne.n	800e2d2 <_dtoa_r+0x6aa>
 800e27e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800e280:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800e282:	9b08      	ldr	r3, [sp, #32]
 800e284:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800e286:	469c      	mov	ip, r3
 800e288:	2200      	movs	r2, #0
 800e28a:	4b32      	ldr	r3, [pc, #200]	@ (800e354 <_dtoa_r+0x72c>)
 800e28c:	4464      	add	r4, ip
 800e28e:	f7f2 f90b 	bl	80004a8 <__aeabi_dadd>
 800e292:	0002      	movs	r2, r0
 800e294:	000b      	movs	r3, r1
 800e296:	0030      	movs	r0, r6
 800e298:	0039      	movs	r1, r7
 800e29a:	f7f2 f8f1 	bl	8000480 <__aeabi_dcmpgt>
 800e29e:	2800      	cmp	r0, #0
 800e2a0:	d15c      	bne.n	800e35c <_dtoa_r+0x734>
 800e2a2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e2a4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e2a6:	2000      	movs	r0, #0
 800e2a8:	492a      	ldr	r1, [pc, #168]	@ (800e354 <_dtoa_r+0x72c>)
 800e2aa:	f7f3 fb6d 	bl	8001988 <__aeabi_dsub>
 800e2ae:	0002      	movs	r2, r0
 800e2b0:	000b      	movs	r3, r1
 800e2b2:	0030      	movs	r0, r6
 800e2b4:	0039      	movs	r1, r7
 800e2b6:	f7f2 f8cf 	bl	8000458 <__aeabi_dcmplt>
 800e2ba:	2800      	cmp	r0, #0
 800e2bc:	d100      	bne.n	800e2c0 <_dtoa_r+0x698>
 800e2be:	e6ee      	b.n	800e09e <_dtoa_r+0x476>
 800e2c0:	0023      	movs	r3, r4
 800e2c2:	3c01      	subs	r4, #1
 800e2c4:	7822      	ldrb	r2, [r4, #0]
 800e2c6:	2a30      	cmp	r2, #48	@ 0x30
 800e2c8:	d0fa      	beq.n	800e2c0 <_dtoa_r+0x698>
 800e2ca:	001c      	movs	r4, r3
 800e2cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e2ce:	9304      	str	r3, [sp, #16]
 800e2d0:	e73e      	b.n	800e150 <_dtoa_r+0x528>
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	4b1b      	ldr	r3, [pc, #108]	@ (800e344 <_dtoa_r+0x71c>)
 800e2d6:	f7f3 f88f 	bl	80013f8 <__aeabi_dmul>
 800e2da:	900a      	str	r0, [sp, #40]	@ 0x28
 800e2dc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e2de:	e7b9      	b.n	800e254 <_dtoa_r+0x62c>
 800e2e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d10c      	bne.n	800e300 <_dtoa_r+0x6d8>
 800e2e6:	9806      	ldr	r0, [sp, #24]
 800e2e8:	9907      	ldr	r1, [sp, #28]
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	4b18      	ldr	r3, [pc, #96]	@ (800e350 <_dtoa_r+0x728>)
 800e2ee:	f7f3 f883 	bl	80013f8 <__aeabi_dmul>
 800e2f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e2f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2f6:	f7f2 f8cd 	bl	8000494 <__aeabi_dcmpge>
 800e2fa:	2800      	cmp	r0, #0
 800e2fc:	d100      	bne.n	800e300 <_dtoa_r+0x6d8>
 800e2fe:	e164      	b.n	800e5ca <_dtoa_r+0x9a2>
 800e300:	2600      	movs	r6, #0
 800e302:	0037      	movs	r7, r6
 800e304:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e306:	9c08      	ldr	r4, [sp, #32]
 800e308:	43db      	mvns	r3, r3
 800e30a:	930c      	str	r3, [sp, #48]	@ 0x30
 800e30c:	2300      	movs	r3, #0
 800e30e:	9304      	str	r3, [sp, #16]
 800e310:	0031      	movs	r1, r6
 800e312:	9803      	ldr	r0, [sp, #12]
 800e314:	f000 fbc6 	bl	800eaa4 <_Bfree>
 800e318:	2f00      	cmp	r7, #0
 800e31a:	d0d7      	beq.n	800e2cc <_dtoa_r+0x6a4>
 800e31c:	9b04      	ldr	r3, [sp, #16]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d005      	beq.n	800e32e <_dtoa_r+0x706>
 800e322:	42bb      	cmp	r3, r7
 800e324:	d003      	beq.n	800e32e <_dtoa_r+0x706>
 800e326:	0019      	movs	r1, r3
 800e328:	9803      	ldr	r0, [sp, #12]
 800e32a:	f000 fbbb 	bl	800eaa4 <_Bfree>
 800e32e:	0039      	movs	r1, r7
 800e330:	9803      	ldr	r0, [sp, #12]
 800e332:	f000 fbb7 	bl	800eaa4 <_Bfree>
 800e336:	e7c9      	b.n	800e2cc <_dtoa_r+0x6a4>
 800e338:	08010088 	.word	0x08010088
 800e33c:	08010060 	.word	0x08010060
 800e340:	3ff00000 	.word	0x3ff00000
 800e344:	40240000 	.word	0x40240000
 800e348:	401c0000 	.word	0x401c0000
 800e34c:	fcc00000 	.word	0xfcc00000
 800e350:	40140000 	.word	0x40140000
 800e354:	3fe00000 	.word	0x3fe00000
 800e358:	9b04      	ldr	r3, [sp, #16]
 800e35a:	930c      	str	r3, [sp, #48]	@ 0x30
 800e35c:	0023      	movs	r3, r4
 800e35e:	001c      	movs	r4, r3
 800e360:	3b01      	subs	r3, #1
 800e362:	781a      	ldrb	r2, [r3, #0]
 800e364:	2a39      	cmp	r2, #57	@ 0x39
 800e366:	d108      	bne.n	800e37a <_dtoa_r+0x752>
 800e368:	9a08      	ldr	r2, [sp, #32]
 800e36a:	429a      	cmp	r2, r3
 800e36c:	d1f7      	bne.n	800e35e <_dtoa_r+0x736>
 800e36e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e370:	9908      	ldr	r1, [sp, #32]
 800e372:	3201      	adds	r2, #1
 800e374:	920c      	str	r2, [sp, #48]	@ 0x30
 800e376:	2230      	movs	r2, #48	@ 0x30
 800e378:	700a      	strb	r2, [r1, #0]
 800e37a:	781a      	ldrb	r2, [r3, #0]
 800e37c:	3201      	adds	r2, #1
 800e37e:	701a      	strb	r2, [r3, #0]
 800e380:	e7a4      	b.n	800e2cc <_dtoa_r+0x6a4>
 800e382:	2200      	movs	r2, #0
 800e384:	4bc6      	ldr	r3, [pc, #792]	@ (800e6a0 <_dtoa_r+0xa78>)
 800e386:	f7f3 f837 	bl	80013f8 <__aeabi_dmul>
 800e38a:	2200      	movs	r2, #0
 800e38c:	2300      	movs	r3, #0
 800e38e:	0006      	movs	r6, r0
 800e390:	000f      	movs	r7, r1
 800e392:	f7f2 f85b 	bl	800044c <__aeabi_dcmpeq>
 800e396:	2800      	cmp	r0, #0
 800e398:	d100      	bne.n	800e39c <_dtoa_r+0x774>
 800e39a:	e6a1      	b.n	800e0e0 <_dtoa_r+0x4b8>
 800e39c:	e6d8      	b.n	800e150 <_dtoa_r+0x528>
 800e39e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800e3a0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e3a2:	9c06      	ldr	r4, [sp, #24]
 800e3a4:	2f00      	cmp	r7, #0
 800e3a6:	d014      	beq.n	800e3d2 <_dtoa_r+0x7aa>
 800e3a8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e3aa:	2a01      	cmp	r2, #1
 800e3ac:	dd00      	ble.n	800e3b0 <_dtoa_r+0x788>
 800e3ae:	e0c8      	b.n	800e542 <_dtoa_r+0x91a>
 800e3b0:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800e3b2:	2a00      	cmp	r2, #0
 800e3b4:	d100      	bne.n	800e3b8 <_dtoa_r+0x790>
 800e3b6:	e0be      	b.n	800e536 <_dtoa_r+0x90e>
 800e3b8:	4aba      	ldr	r2, [pc, #744]	@ (800e6a4 <_dtoa_r+0xa7c>)
 800e3ba:	189b      	adds	r3, r3, r2
 800e3bc:	9a06      	ldr	r2, [sp, #24]
 800e3be:	2101      	movs	r1, #1
 800e3c0:	18d2      	adds	r2, r2, r3
 800e3c2:	9206      	str	r2, [sp, #24]
 800e3c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e3c6:	9803      	ldr	r0, [sp, #12]
 800e3c8:	18d3      	adds	r3, r2, r3
 800e3ca:	930d      	str	r3, [sp, #52]	@ 0x34
 800e3cc:	f000 fc22 	bl	800ec14 <__i2b>
 800e3d0:	0007      	movs	r7, r0
 800e3d2:	2c00      	cmp	r4, #0
 800e3d4:	d00e      	beq.n	800e3f4 <_dtoa_r+0x7cc>
 800e3d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	dd0b      	ble.n	800e3f4 <_dtoa_r+0x7cc>
 800e3dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e3de:	0023      	movs	r3, r4
 800e3e0:	4294      	cmp	r4, r2
 800e3e2:	dd00      	ble.n	800e3e6 <_dtoa_r+0x7be>
 800e3e4:	0013      	movs	r3, r2
 800e3e6:	9a06      	ldr	r2, [sp, #24]
 800e3e8:	1ae4      	subs	r4, r4, r3
 800e3ea:	1ad2      	subs	r2, r2, r3
 800e3ec:	9206      	str	r2, [sp, #24]
 800e3ee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e3f0:	1ad3      	subs	r3, r2, r3
 800e3f2:	930d      	str	r3, [sp, #52]	@ 0x34
 800e3f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d01f      	beq.n	800e43a <_dtoa_r+0x812>
 800e3fa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d100      	bne.n	800e402 <_dtoa_r+0x7da>
 800e400:	e0b5      	b.n	800e56e <_dtoa_r+0x946>
 800e402:	2d00      	cmp	r5, #0
 800e404:	d010      	beq.n	800e428 <_dtoa_r+0x800>
 800e406:	0039      	movs	r1, r7
 800e408:	002a      	movs	r2, r5
 800e40a:	9803      	ldr	r0, [sp, #12]
 800e40c:	f000 fccc 	bl	800eda8 <__pow5mult>
 800e410:	9a05      	ldr	r2, [sp, #20]
 800e412:	0001      	movs	r1, r0
 800e414:	0007      	movs	r7, r0
 800e416:	9803      	ldr	r0, [sp, #12]
 800e418:	f000 fc14 	bl	800ec44 <__multiply>
 800e41c:	0006      	movs	r6, r0
 800e41e:	9905      	ldr	r1, [sp, #20]
 800e420:	9803      	ldr	r0, [sp, #12]
 800e422:	f000 fb3f 	bl	800eaa4 <_Bfree>
 800e426:	9605      	str	r6, [sp, #20]
 800e428:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e42a:	1b5a      	subs	r2, r3, r5
 800e42c:	42ab      	cmp	r3, r5
 800e42e:	d004      	beq.n	800e43a <_dtoa_r+0x812>
 800e430:	9905      	ldr	r1, [sp, #20]
 800e432:	9803      	ldr	r0, [sp, #12]
 800e434:	f000 fcb8 	bl	800eda8 <__pow5mult>
 800e438:	9005      	str	r0, [sp, #20]
 800e43a:	2101      	movs	r1, #1
 800e43c:	9803      	ldr	r0, [sp, #12]
 800e43e:	f000 fbe9 	bl	800ec14 <__i2b>
 800e442:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e444:	0006      	movs	r6, r0
 800e446:	2b00      	cmp	r3, #0
 800e448:	d100      	bne.n	800e44c <_dtoa_r+0x824>
 800e44a:	e1bc      	b.n	800e7c6 <_dtoa_r+0xb9e>
 800e44c:	001a      	movs	r2, r3
 800e44e:	0001      	movs	r1, r0
 800e450:	9803      	ldr	r0, [sp, #12]
 800e452:	f000 fca9 	bl	800eda8 <__pow5mult>
 800e456:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e458:	0006      	movs	r6, r0
 800e45a:	2500      	movs	r5, #0
 800e45c:	2b01      	cmp	r3, #1
 800e45e:	dc16      	bgt.n	800e48e <_dtoa_r+0x866>
 800e460:	2500      	movs	r5, #0
 800e462:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e464:	42ab      	cmp	r3, r5
 800e466:	d10e      	bne.n	800e486 <_dtoa_r+0x85e>
 800e468:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e46a:	031b      	lsls	r3, r3, #12
 800e46c:	42ab      	cmp	r3, r5
 800e46e:	d10a      	bne.n	800e486 <_dtoa_r+0x85e>
 800e470:	4b8d      	ldr	r3, [pc, #564]	@ (800e6a8 <_dtoa_r+0xa80>)
 800e472:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e474:	4213      	tst	r3, r2
 800e476:	d006      	beq.n	800e486 <_dtoa_r+0x85e>
 800e478:	9b06      	ldr	r3, [sp, #24]
 800e47a:	3501      	adds	r5, #1
 800e47c:	3301      	adds	r3, #1
 800e47e:	9306      	str	r3, [sp, #24]
 800e480:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e482:	3301      	adds	r3, #1
 800e484:	930d      	str	r3, [sp, #52]	@ 0x34
 800e486:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e488:	2001      	movs	r0, #1
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d008      	beq.n	800e4a0 <_dtoa_r+0x878>
 800e48e:	6933      	ldr	r3, [r6, #16]
 800e490:	3303      	adds	r3, #3
 800e492:	009b      	lsls	r3, r3, #2
 800e494:	18f3      	adds	r3, r6, r3
 800e496:	6858      	ldr	r0, [r3, #4]
 800e498:	f000 fb6c 	bl	800eb74 <__hi0bits>
 800e49c:	2320      	movs	r3, #32
 800e49e:	1a18      	subs	r0, r3, r0
 800e4a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e4a2:	1818      	adds	r0, r3, r0
 800e4a4:	0002      	movs	r2, r0
 800e4a6:	231f      	movs	r3, #31
 800e4a8:	401a      	ands	r2, r3
 800e4aa:	4218      	tst	r0, r3
 800e4ac:	d065      	beq.n	800e57a <_dtoa_r+0x952>
 800e4ae:	3301      	adds	r3, #1
 800e4b0:	1a9b      	subs	r3, r3, r2
 800e4b2:	2b04      	cmp	r3, #4
 800e4b4:	dd5d      	ble.n	800e572 <_dtoa_r+0x94a>
 800e4b6:	231c      	movs	r3, #28
 800e4b8:	1a9b      	subs	r3, r3, r2
 800e4ba:	9a06      	ldr	r2, [sp, #24]
 800e4bc:	18e4      	adds	r4, r4, r3
 800e4be:	18d2      	adds	r2, r2, r3
 800e4c0:	9206      	str	r2, [sp, #24]
 800e4c2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e4c4:	18d3      	adds	r3, r2, r3
 800e4c6:	930d      	str	r3, [sp, #52]	@ 0x34
 800e4c8:	9b06      	ldr	r3, [sp, #24]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	dd05      	ble.n	800e4da <_dtoa_r+0x8b2>
 800e4ce:	001a      	movs	r2, r3
 800e4d0:	9905      	ldr	r1, [sp, #20]
 800e4d2:	9803      	ldr	r0, [sp, #12]
 800e4d4:	f000 fcc4 	bl	800ee60 <__lshift>
 800e4d8:	9005      	str	r0, [sp, #20]
 800e4da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	dd05      	ble.n	800e4ec <_dtoa_r+0x8c4>
 800e4e0:	0031      	movs	r1, r6
 800e4e2:	001a      	movs	r2, r3
 800e4e4:	9803      	ldr	r0, [sp, #12]
 800e4e6:	f000 fcbb 	bl	800ee60 <__lshift>
 800e4ea:	0006      	movs	r6, r0
 800e4ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d045      	beq.n	800e57e <_dtoa_r+0x956>
 800e4f2:	0031      	movs	r1, r6
 800e4f4:	9805      	ldr	r0, [sp, #20]
 800e4f6:	f000 fd1f 	bl	800ef38 <__mcmp>
 800e4fa:	2800      	cmp	r0, #0
 800e4fc:	da3f      	bge.n	800e57e <_dtoa_r+0x956>
 800e4fe:	9b04      	ldr	r3, [sp, #16]
 800e500:	220a      	movs	r2, #10
 800e502:	3b01      	subs	r3, #1
 800e504:	930c      	str	r3, [sp, #48]	@ 0x30
 800e506:	9905      	ldr	r1, [sp, #20]
 800e508:	2300      	movs	r3, #0
 800e50a:	9803      	ldr	r0, [sp, #12]
 800e50c:	f000 faee 	bl	800eaec <__multadd>
 800e510:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e512:	9005      	str	r0, [sp, #20]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d100      	bne.n	800e51a <_dtoa_r+0x8f2>
 800e518:	e15c      	b.n	800e7d4 <_dtoa_r+0xbac>
 800e51a:	2300      	movs	r3, #0
 800e51c:	0039      	movs	r1, r7
 800e51e:	220a      	movs	r2, #10
 800e520:	9803      	ldr	r0, [sp, #12]
 800e522:	f000 fae3 	bl	800eaec <__multadd>
 800e526:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e528:	0007      	movs	r7, r0
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	dc55      	bgt.n	800e5da <_dtoa_r+0x9b2>
 800e52e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e530:	2b02      	cmp	r3, #2
 800e532:	dc2d      	bgt.n	800e590 <_dtoa_r+0x968>
 800e534:	e051      	b.n	800e5da <_dtoa_r+0x9b2>
 800e536:	2336      	movs	r3, #54	@ 0x36
 800e538:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e53a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e53c:	9c06      	ldr	r4, [sp, #24]
 800e53e:	1a9b      	subs	r3, r3, r2
 800e540:	e73c      	b.n	800e3bc <_dtoa_r+0x794>
 800e542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e544:	1e5d      	subs	r5, r3, #1
 800e546:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e548:	42ab      	cmp	r3, r5
 800e54a:	db08      	blt.n	800e55e <_dtoa_r+0x936>
 800e54c:	1b5d      	subs	r5, r3, r5
 800e54e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e550:	9c06      	ldr	r4, [sp, #24]
 800e552:	2b00      	cmp	r3, #0
 800e554:	db00      	blt.n	800e558 <_dtoa_r+0x930>
 800e556:	e731      	b.n	800e3bc <_dtoa_r+0x794>
 800e558:	1ae4      	subs	r4, r4, r3
 800e55a:	2300      	movs	r3, #0
 800e55c:	e72e      	b.n	800e3bc <_dtoa_r+0x794>
 800e55e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e560:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e562:	1aeb      	subs	r3, r5, r3
 800e564:	18d3      	adds	r3, r2, r3
 800e566:	950f      	str	r5, [sp, #60]	@ 0x3c
 800e568:	9314      	str	r3, [sp, #80]	@ 0x50
 800e56a:	2500      	movs	r5, #0
 800e56c:	e7ef      	b.n	800e54e <_dtoa_r+0x926>
 800e56e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e570:	e75e      	b.n	800e430 <_dtoa_r+0x808>
 800e572:	2b04      	cmp	r3, #4
 800e574:	d0a8      	beq.n	800e4c8 <_dtoa_r+0x8a0>
 800e576:	331c      	adds	r3, #28
 800e578:	e79f      	b.n	800e4ba <_dtoa_r+0x892>
 800e57a:	0013      	movs	r3, r2
 800e57c:	e7fb      	b.n	800e576 <_dtoa_r+0x94e>
 800e57e:	9b04      	ldr	r3, [sp, #16]
 800e580:	930c      	str	r3, [sp, #48]	@ 0x30
 800e582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e584:	930e      	str	r3, [sp, #56]	@ 0x38
 800e586:	2b00      	cmp	r3, #0
 800e588:	dc23      	bgt.n	800e5d2 <_dtoa_r+0x9aa>
 800e58a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e58c:	2b02      	cmp	r3, #2
 800e58e:	dd20      	ble.n	800e5d2 <_dtoa_r+0x9aa>
 800e590:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e592:	2b00      	cmp	r3, #0
 800e594:	d000      	beq.n	800e598 <_dtoa_r+0x970>
 800e596:	e6b5      	b.n	800e304 <_dtoa_r+0x6dc>
 800e598:	0031      	movs	r1, r6
 800e59a:	2205      	movs	r2, #5
 800e59c:	9803      	ldr	r0, [sp, #12]
 800e59e:	f000 faa5 	bl	800eaec <__multadd>
 800e5a2:	0006      	movs	r6, r0
 800e5a4:	0001      	movs	r1, r0
 800e5a6:	9805      	ldr	r0, [sp, #20]
 800e5a8:	f000 fcc6 	bl	800ef38 <__mcmp>
 800e5ac:	2800      	cmp	r0, #0
 800e5ae:	dc00      	bgt.n	800e5b2 <_dtoa_r+0x98a>
 800e5b0:	e6a8      	b.n	800e304 <_dtoa_r+0x6dc>
 800e5b2:	9b08      	ldr	r3, [sp, #32]
 800e5b4:	9a08      	ldr	r2, [sp, #32]
 800e5b6:	1c5c      	adds	r4, r3, #1
 800e5b8:	2331      	movs	r3, #49	@ 0x31
 800e5ba:	7013      	strb	r3, [r2, #0]
 800e5bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e5be:	3301      	adds	r3, #1
 800e5c0:	930c      	str	r3, [sp, #48]	@ 0x30
 800e5c2:	e6a3      	b.n	800e30c <_dtoa_r+0x6e4>
 800e5c4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800e5c6:	0037      	movs	r7, r6
 800e5c8:	e7f3      	b.n	800e5b2 <_dtoa_r+0x98a>
 800e5ca:	9b04      	ldr	r3, [sp, #16]
 800e5cc:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800e5ce:	930c      	str	r3, [sp, #48]	@ 0x30
 800e5d0:	e7f9      	b.n	800e5c6 <_dtoa_r+0x99e>
 800e5d2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d100      	bne.n	800e5da <_dtoa_r+0x9b2>
 800e5d8:	e100      	b.n	800e7dc <_dtoa_r+0xbb4>
 800e5da:	2c00      	cmp	r4, #0
 800e5dc:	dd05      	ble.n	800e5ea <_dtoa_r+0x9c2>
 800e5de:	0039      	movs	r1, r7
 800e5e0:	0022      	movs	r2, r4
 800e5e2:	9803      	ldr	r0, [sp, #12]
 800e5e4:	f000 fc3c 	bl	800ee60 <__lshift>
 800e5e8:	0007      	movs	r7, r0
 800e5ea:	0038      	movs	r0, r7
 800e5ec:	2d00      	cmp	r5, #0
 800e5ee:	d018      	beq.n	800e622 <_dtoa_r+0x9fa>
 800e5f0:	6879      	ldr	r1, [r7, #4]
 800e5f2:	9803      	ldr	r0, [sp, #12]
 800e5f4:	f000 fa12 	bl	800ea1c <_Balloc>
 800e5f8:	1e04      	subs	r4, r0, #0
 800e5fa:	d105      	bne.n	800e608 <_dtoa_r+0x9e0>
 800e5fc:	0022      	movs	r2, r4
 800e5fe:	4b2b      	ldr	r3, [pc, #172]	@ (800e6ac <_dtoa_r+0xa84>)
 800e600:	482b      	ldr	r0, [pc, #172]	@ (800e6b0 <_dtoa_r+0xa88>)
 800e602:	492c      	ldr	r1, [pc, #176]	@ (800e6b4 <_dtoa_r+0xa8c>)
 800e604:	f7ff fb25 	bl	800dc52 <_dtoa_r+0x2a>
 800e608:	0039      	movs	r1, r7
 800e60a:	693a      	ldr	r2, [r7, #16]
 800e60c:	310c      	adds	r1, #12
 800e60e:	3202      	adds	r2, #2
 800e610:	0092      	lsls	r2, r2, #2
 800e612:	300c      	adds	r0, #12
 800e614:	f7ff fa70 	bl	800daf8 <memcpy>
 800e618:	2201      	movs	r2, #1
 800e61a:	0021      	movs	r1, r4
 800e61c:	9803      	ldr	r0, [sp, #12]
 800e61e:	f000 fc1f 	bl	800ee60 <__lshift>
 800e622:	9b08      	ldr	r3, [sp, #32]
 800e624:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e626:	9306      	str	r3, [sp, #24]
 800e628:	3b01      	subs	r3, #1
 800e62a:	189b      	adds	r3, r3, r2
 800e62c:	2201      	movs	r2, #1
 800e62e:	9704      	str	r7, [sp, #16]
 800e630:	0007      	movs	r7, r0
 800e632:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e634:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e636:	4013      	ands	r3, r2
 800e638:	930e      	str	r3, [sp, #56]	@ 0x38
 800e63a:	0031      	movs	r1, r6
 800e63c:	9805      	ldr	r0, [sp, #20]
 800e63e:	f7ff fa64 	bl	800db0a <quorem>
 800e642:	9904      	ldr	r1, [sp, #16]
 800e644:	0005      	movs	r5, r0
 800e646:	900a      	str	r0, [sp, #40]	@ 0x28
 800e648:	9805      	ldr	r0, [sp, #20]
 800e64a:	f000 fc75 	bl	800ef38 <__mcmp>
 800e64e:	003a      	movs	r2, r7
 800e650:	900d      	str	r0, [sp, #52]	@ 0x34
 800e652:	0031      	movs	r1, r6
 800e654:	9803      	ldr	r0, [sp, #12]
 800e656:	f000 fc8b 	bl	800ef70 <__mdiff>
 800e65a:	2201      	movs	r2, #1
 800e65c:	68c3      	ldr	r3, [r0, #12]
 800e65e:	0004      	movs	r4, r0
 800e660:	3530      	adds	r5, #48	@ 0x30
 800e662:	9209      	str	r2, [sp, #36]	@ 0x24
 800e664:	2b00      	cmp	r3, #0
 800e666:	d104      	bne.n	800e672 <_dtoa_r+0xa4a>
 800e668:	0001      	movs	r1, r0
 800e66a:	9805      	ldr	r0, [sp, #20]
 800e66c:	f000 fc64 	bl	800ef38 <__mcmp>
 800e670:	9009      	str	r0, [sp, #36]	@ 0x24
 800e672:	0021      	movs	r1, r4
 800e674:	9803      	ldr	r0, [sp, #12]
 800e676:	f000 fa15 	bl	800eaa4 <_Bfree>
 800e67a:	9b06      	ldr	r3, [sp, #24]
 800e67c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e67e:	1c5c      	adds	r4, r3, #1
 800e680:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e682:	4313      	orrs	r3, r2
 800e684:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e686:	4313      	orrs	r3, r2
 800e688:	d116      	bne.n	800e6b8 <_dtoa_r+0xa90>
 800e68a:	2d39      	cmp	r5, #57	@ 0x39
 800e68c:	d02f      	beq.n	800e6ee <_dtoa_r+0xac6>
 800e68e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e690:	2b00      	cmp	r3, #0
 800e692:	dd01      	ble.n	800e698 <_dtoa_r+0xa70>
 800e694:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800e696:	3531      	adds	r5, #49	@ 0x31
 800e698:	9b06      	ldr	r3, [sp, #24]
 800e69a:	701d      	strb	r5, [r3, #0]
 800e69c:	e638      	b.n	800e310 <_dtoa_r+0x6e8>
 800e69e:	46c0      	nop			@ (mov r8, r8)
 800e6a0:	40240000 	.word	0x40240000
 800e6a4:	00000433 	.word	0x00000433
 800e6a8:	7ff00000 	.word	0x7ff00000
 800e6ac:	0800ffe4 	.word	0x0800ffe4
 800e6b0:	0800ff8c 	.word	0x0800ff8c
 800e6b4:	000002ef 	.word	0x000002ef
 800e6b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	db04      	blt.n	800e6c8 <_dtoa_r+0xaa0>
 800e6be:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e6c0:	4313      	orrs	r3, r2
 800e6c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e6c4:	4313      	orrs	r3, r2
 800e6c6:	d11e      	bne.n	800e706 <_dtoa_r+0xade>
 800e6c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	dde4      	ble.n	800e698 <_dtoa_r+0xa70>
 800e6ce:	9905      	ldr	r1, [sp, #20]
 800e6d0:	2201      	movs	r2, #1
 800e6d2:	9803      	ldr	r0, [sp, #12]
 800e6d4:	f000 fbc4 	bl	800ee60 <__lshift>
 800e6d8:	0031      	movs	r1, r6
 800e6da:	9005      	str	r0, [sp, #20]
 800e6dc:	f000 fc2c 	bl	800ef38 <__mcmp>
 800e6e0:	2800      	cmp	r0, #0
 800e6e2:	dc02      	bgt.n	800e6ea <_dtoa_r+0xac2>
 800e6e4:	d1d8      	bne.n	800e698 <_dtoa_r+0xa70>
 800e6e6:	07eb      	lsls	r3, r5, #31
 800e6e8:	d5d6      	bpl.n	800e698 <_dtoa_r+0xa70>
 800e6ea:	2d39      	cmp	r5, #57	@ 0x39
 800e6ec:	d1d2      	bne.n	800e694 <_dtoa_r+0xa6c>
 800e6ee:	2339      	movs	r3, #57	@ 0x39
 800e6f0:	9a06      	ldr	r2, [sp, #24]
 800e6f2:	7013      	strb	r3, [r2, #0]
 800e6f4:	0023      	movs	r3, r4
 800e6f6:	001c      	movs	r4, r3
 800e6f8:	3b01      	subs	r3, #1
 800e6fa:	781a      	ldrb	r2, [r3, #0]
 800e6fc:	2a39      	cmp	r2, #57	@ 0x39
 800e6fe:	d04f      	beq.n	800e7a0 <_dtoa_r+0xb78>
 800e700:	3201      	adds	r2, #1
 800e702:	701a      	strb	r2, [r3, #0]
 800e704:	e604      	b.n	800e310 <_dtoa_r+0x6e8>
 800e706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e708:	2b00      	cmp	r3, #0
 800e70a:	dd03      	ble.n	800e714 <_dtoa_r+0xaec>
 800e70c:	2d39      	cmp	r5, #57	@ 0x39
 800e70e:	d0ee      	beq.n	800e6ee <_dtoa_r+0xac6>
 800e710:	3501      	adds	r5, #1
 800e712:	e7c1      	b.n	800e698 <_dtoa_r+0xa70>
 800e714:	9b06      	ldr	r3, [sp, #24]
 800e716:	9a06      	ldr	r2, [sp, #24]
 800e718:	701d      	strb	r5, [r3, #0]
 800e71a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e71c:	4293      	cmp	r3, r2
 800e71e:	d02a      	beq.n	800e776 <_dtoa_r+0xb4e>
 800e720:	2300      	movs	r3, #0
 800e722:	220a      	movs	r2, #10
 800e724:	9905      	ldr	r1, [sp, #20]
 800e726:	9803      	ldr	r0, [sp, #12]
 800e728:	f000 f9e0 	bl	800eaec <__multadd>
 800e72c:	9b04      	ldr	r3, [sp, #16]
 800e72e:	9005      	str	r0, [sp, #20]
 800e730:	42bb      	cmp	r3, r7
 800e732:	d109      	bne.n	800e748 <_dtoa_r+0xb20>
 800e734:	2300      	movs	r3, #0
 800e736:	220a      	movs	r2, #10
 800e738:	9904      	ldr	r1, [sp, #16]
 800e73a:	9803      	ldr	r0, [sp, #12]
 800e73c:	f000 f9d6 	bl	800eaec <__multadd>
 800e740:	9004      	str	r0, [sp, #16]
 800e742:	0007      	movs	r7, r0
 800e744:	9406      	str	r4, [sp, #24]
 800e746:	e778      	b.n	800e63a <_dtoa_r+0xa12>
 800e748:	9904      	ldr	r1, [sp, #16]
 800e74a:	2300      	movs	r3, #0
 800e74c:	220a      	movs	r2, #10
 800e74e:	9803      	ldr	r0, [sp, #12]
 800e750:	f000 f9cc 	bl	800eaec <__multadd>
 800e754:	2300      	movs	r3, #0
 800e756:	9004      	str	r0, [sp, #16]
 800e758:	220a      	movs	r2, #10
 800e75a:	0039      	movs	r1, r7
 800e75c:	9803      	ldr	r0, [sp, #12]
 800e75e:	f000 f9c5 	bl	800eaec <__multadd>
 800e762:	e7ee      	b.n	800e742 <_dtoa_r+0xb1a>
 800e764:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e766:	2401      	movs	r4, #1
 800e768:	2b00      	cmp	r3, #0
 800e76a:	dd00      	ble.n	800e76e <_dtoa_r+0xb46>
 800e76c:	001c      	movs	r4, r3
 800e76e:	9b08      	ldr	r3, [sp, #32]
 800e770:	191c      	adds	r4, r3, r4
 800e772:	2300      	movs	r3, #0
 800e774:	9304      	str	r3, [sp, #16]
 800e776:	9905      	ldr	r1, [sp, #20]
 800e778:	2201      	movs	r2, #1
 800e77a:	9803      	ldr	r0, [sp, #12]
 800e77c:	f000 fb70 	bl	800ee60 <__lshift>
 800e780:	0031      	movs	r1, r6
 800e782:	9005      	str	r0, [sp, #20]
 800e784:	f000 fbd8 	bl	800ef38 <__mcmp>
 800e788:	2800      	cmp	r0, #0
 800e78a:	dcb3      	bgt.n	800e6f4 <_dtoa_r+0xacc>
 800e78c:	d101      	bne.n	800e792 <_dtoa_r+0xb6a>
 800e78e:	07ed      	lsls	r5, r5, #31
 800e790:	d4b0      	bmi.n	800e6f4 <_dtoa_r+0xacc>
 800e792:	0023      	movs	r3, r4
 800e794:	001c      	movs	r4, r3
 800e796:	3b01      	subs	r3, #1
 800e798:	781a      	ldrb	r2, [r3, #0]
 800e79a:	2a30      	cmp	r2, #48	@ 0x30
 800e79c:	d0fa      	beq.n	800e794 <_dtoa_r+0xb6c>
 800e79e:	e5b7      	b.n	800e310 <_dtoa_r+0x6e8>
 800e7a0:	9a08      	ldr	r2, [sp, #32]
 800e7a2:	429a      	cmp	r2, r3
 800e7a4:	d1a7      	bne.n	800e6f6 <_dtoa_r+0xace>
 800e7a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e7a8:	3301      	adds	r3, #1
 800e7aa:	930c      	str	r3, [sp, #48]	@ 0x30
 800e7ac:	2331      	movs	r3, #49	@ 0x31
 800e7ae:	7013      	strb	r3, [r2, #0]
 800e7b0:	e5ae      	b.n	800e310 <_dtoa_r+0x6e8>
 800e7b2:	4b15      	ldr	r3, [pc, #84]	@ (800e808 <_dtoa_r+0xbe0>)
 800e7b4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e7b6:	9308      	str	r3, [sp, #32]
 800e7b8:	4b14      	ldr	r3, [pc, #80]	@ (800e80c <_dtoa_r+0xbe4>)
 800e7ba:	2a00      	cmp	r2, #0
 800e7bc:	d001      	beq.n	800e7c2 <_dtoa_r+0xb9a>
 800e7be:	f7ff fa7b 	bl	800dcb8 <_dtoa_r+0x90>
 800e7c2:	f7ff fa7b 	bl	800dcbc <_dtoa_r+0x94>
 800e7c6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e7c8:	2b01      	cmp	r3, #1
 800e7ca:	dc00      	bgt.n	800e7ce <_dtoa_r+0xba6>
 800e7cc:	e648      	b.n	800e460 <_dtoa_r+0x838>
 800e7ce:	2001      	movs	r0, #1
 800e7d0:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800e7d2:	e665      	b.n	800e4a0 <_dtoa_r+0x878>
 800e7d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	dc00      	bgt.n	800e7dc <_dtoa_r+0xbb4>
 800e7da:	e6d6      	b.n	800e58a <_dtoa_r+0x962>
 800e7dc:	2400      	movs	r4, #0
 800e7de:	0031      	movs	r1, r6
 800e7e0:	9805      	ldr	r0, [sp, #20]
 800e7e2:	f7ff f992 	bl	800db0a <quorem>
 800e7e6:	9b08      	ldr	r3, [sp, #32]
 800e7e8:	3030      	adds	r0, #48	@ 0x30
 800e7ea:	5518      	strb	r0, [r3, r4]
 800e7ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e7ee:	3401      	adds	r4, #1
 800e7f0:	0005      	movs	r5, r0
 800e7f2:	429c      	cmp	r4, r3
 800e7f4:	dab6      	bge.n	800e764 <_dtoa_r+0xb3c>
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	220a      	movs	r2, #10
 800e7fa:	9905      	ldr	r1, [sp, #20]
 800e7fc:	9803      	ldr	r0, [sp, #12]
 800e7fe:	f000 f975 	bl	800eaec <__multadd>
 800e802:	9005      	str	r0, [sp, #20]
 800e804:	e7eb      	b.n	800e7de <_dtoa_r+0xbb6>
 800e806:	46c0      	nop			@ (mov r8, r8)
 800e808:	0800ff68 	.word	0x0800ff68
 800e80c:	0800ff70 	.word	0x0800ff70

0800e810 <_free_r>:
 800e810:	b570      	push	{r4, r5, r6, lr}
 800e812:	0005      	movs	r5, r0
 800e814:	1e0c      	subs	r4, r1, #0
 800e816:	d010      	beq.n	800e83a <_free_r+0x2a>
 800e818:	3c04      	subs	r4, #4
 800e81a:	6823      	ldr	r3, [r4, #0]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	da00      	bge.n	800e822 <_free_r+0x12>
 800e820:	18e4      	adds	r4, r4, r3
 800e822:	0028      	movs	r0, r5
 800e824:	f000 f8ea 	bl	800e9fc <__malloc_lock>
 800e828:	4a1d      	ldr	r2, [pc, #116]	@ (800e8a0 <_free_r+0x90>)
 800e82a:	6813      	ldr	r3, [r2, #0]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d105      	bne.n	800e83c <_free_r+0x2c>
 800e830:	6063      	str	r3, [r4, #4]
 800e832:	6014      	str	r4, [r2, #0]
 800e834:	0028      	movs	r0, r5
 800e836:	f000 f8e9 	bl	800ea0c <__malloc_unlock>
 800e83a:	bd70      	pop	{r4, r5, r6, pc}
 800e83c:	42a3      	cmp	r3, r4
 800e83e:	d908      	bls.n	800e852 <_free_r+0x42>
 800e840:	6820      	ldr	r0, [r4, #0]
 800e842:	1821      	adds	r1, r4, r0
 800e844:	428b      	cmp	r3, r1
 800e846:	d1f3      	bne.n	800e830 <_free_r+0x20>
 800e848:	6819      	ldr	r1, [r3, #0]
 800e84a:	685b      	ldr	r3, [r3, #4]
 800e84c:	1809      	adds	r1, r1, r0
 800e84e:	6021      	str	r1, [r4, #0]
 800e850:	e7ee      	b.n	800e830 <_free_r+0x20>
 800e852:	001a      	movs	r2, r3
 800e854:	685b      	ldr	r3, [r3, #4]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d001      	beq.n	800e85e <_free_r+0x4e>
 800e85a:	42a3      	cmp	r3, r4
 800e85c:	d9f9      	bls.n	800e852 <_free_r+0x42>
 800e85e:	6811      	ldr	r1, [r2, #0]
 800e860:	1850      	adds	r0, r2, r1
 800e862:	42a0      	cmp	r0, r4
 800e864:	d10b      	bne.n	800e87e <_free_r+0x6e>
 800e866:	6820      	ldr	r0, [r4, #0]
 800e868:	1809      	adds	r1, r1, r0
 800e86a:	1850      	adds	r0, r2, r1
 800e86c:	6011      	str	r1, [r2, #0]
 800e86e:	4283      	cmp	r3, r0
 800e870:	d1e0      	bne.n	800e834 <_free_r+0x24>
 800e872:	6818      	ldr	r0, [r3, #0]
 800e874:	685b      	ldr	r3, [r3, #4]
 800e876:	1841      	adds	r1, r0, r1
 800e878:	6011      	str	r1, [r2, #0]
 800e87a:	6053      	str	r3, [r2, #4]
 800e87c:	e7da      	b.n	800e834 <_free_r+0x24>
 800e87e:	42a0      	cmp	r0, r4
 800e880:	d902      	bls.n	800e888 <_free_r+0x78>
 800e882:	230c      	movs	r3, #12
 800e884:	602b      	str	r3, [r5, #0]
 800e886:	e7d5      	b.n	800e834 <_free_r+0x24>
 800e888:	6820      	ldr	r0, [r4, #0]
 800e88a:	1821      	adds	r1, r4, r0
 800e88c:	428b      	cmp	r3, r1
 800e88e:	d103      	bne.n	800e898 <_free_r+0x88>
 800e890:	6819      	ldr	r1, [r3, #0]
 800e892:	685b      	ldr	r3, [r3, #4]
 800e894:	1809      	adds	r1, r1, r0
 800e896:	6021      	str	r1, [r4, #0]
 800e898:	6063      	str	r3, [r4, #4]
 800e89a:	6054      	str	r4, [r2, #4]
 800e89c:	e7ca      	b.n	800e834 <_free_r+0x24>
 800e89e:	46c0      	nop			@ (mov r8, r8)
 800e8a0:	20001ce4 	.word	0x20001ce4

0800e8a4 <malloc>:
 800e8a4:	b510      	push	{r4, lr}
 800e8a6:	4b03      	ldr	r3, [pc, #12]	@ (800e8b4 <malloc+0x10>)
 800e8a8:	0001      	movs	r1, r0
 800e8aa:	6818      	ldr	r0, [r3, #0]
 800e8ac:	f000 f826 	bl	800e8fc <_malloc_r>
 800e8b0:	bd10      	pop	{r4, pc}
 800e8b2:	46c0      	nop			@ (mov r8, r8)
 800e8b4:	200001a0 	.word	0x200001a0

0800e8b8 <sbrk_aligned>:
 800e8b8:	b570      	push	{r4, r5, r6, lr}
 800e8ba:	4e0f      	ldr	r6, [pc, #60]	@ (800e8f8 <sbrk_aligned+0x40>)
 800e8bc:	000d      	movs	r5, r1
 800e8be:	6831      	ldr	r1, [r6, #0]
 800e8c0:	0004      	movs	r4, r0
 800e8c2:	2900      	cmp	r1, #0
 800e8c4:	d102      	bne.n	800e8cc <sbrk_aligned+0x14>
 800e8c6:	f000 fe6f 	bl	800f5a8 <_sbrk_r>
 800e8ca:	6030      	str	r0, [r6, #0]
 800e8cc:	0029      	movs	r1, r5
 800e8ce:	0020      	movs	r0, r4
 800e8d0:	f000 fe6a 	bl	800f5a8 <_sbrk_r>
 800e8d4:	1c43      	adds	r3, r0, #1
 800e8d6:	d103      	bne.n	800e8e0 <sbrk_aligned+0x28>
 800e8d8:	2501      	movs	r5, #1
 800e8da:	426d      	negs	r5, r5
 800e8dc:	0028      	movs	r0, r5
 800e8de:	bd70      	pop	{r4, r5, r6, pc}
 800e8e0:	2303      	movs	r3, #3
 800e8e2:	1cc5      	adds	r5, r0, #3
 800e8e4:	439d      	bics	r5, r3
 800e8e6:	42a8      	cmp	r0, r5
 800e8e8:	d0f8      	beq.n	800e8dc <sbrk_aligned+0x24>
 800e8ea:	1a29      	subs	r1, r5, r0
 800e8ec:	0020      	movs	r0, r4
 800e8ee:	f000 fe5b 	bl	800f5a8 <_sbrk_r>
 800e8f2:	3001      	adds	r0, #1
 800e8f4:	d1f2      	bne.n	800e8dc <sbrk_aligned+0x24>
 800e8f6:	e7ef      	b.n	800e8d8 <sbrk_aligned+0x20>
 800e8f8:	20001ce0 	.word	0x20001ce0

0800e8fc <_malloc_r>:
 800e8fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e8fe:	2203      	movs	r2, #3
 800e900:	1ccb      	adds	r3, r1, #3
 800e902:	4393      	bics	r3, r2
 800e904:	3308      	adds	r3, #8
 800e906:	0005      	movs	r5, r0
 800e908:	001f      	movs	r7, r3
 800e90a:	2b0c      	cmp	r3, #12
 800e90c:	d234      	bcs.n	800e978 <_malloc_r+0x7c>
 800e90e:	270c      	movs	r7, #12
 800e910:	42b9      	cmp	r1, r7
 800e912:	d833      	bhi.n	800e97c <_malloc_r+0x80>
 800e914:	0028      	movs	r0, r5
 800e916:	f000 f871 	bl	800e9fc <__malloc_lock>
 800e91a:	4e37      	ldr	r6, [pc, #220]	@ (800e9f8 <_malloc_r+0xfc>)
 800e91c:	6833      	ldr	r3, [r6, #0]
 800e91e:	001c      	movs	r4, r3
 800e920:	2c00      	cmp	r4, #0
 800e922:	d12f      	bne.n	800e984 <_malloc_r+0x88>
 800e924:	0039      	movs	r1, r7
 800e926:	0028      	movs	r0, r5
 800e928:	f7ff ffc6 	bl	800e8b8 <sbrk_aligned>
 800e92c:	0004      	movs	r4, r0
 800e92e:	1c43      	adds	r3, r0, #1
 800e930:	d15f      	bne.n	800e9f2 <_malloc_r+0xf6>
 800e932:	6834      	ldr	r4, [r6, #0]
 800e934:	9400      	str	r4, [sp, #0]
 800e936:	9b00      	ldr	r3, [sp, #0]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d14a      	bne.n	800e9d2 <_malloc_r+0xd6>
 800e93c:	2c00      	cmp	r4, #0
 800e93e:	d052      	beq.n	800e9e6 <_malloc_r+0xea>
 800e940:	6823      	ldr	r3, [r4, #0]
 800e942:	0028      	movs	r0, r5
 800e944:	18e3      	adds	r3, r4, r3
 800e946:	9900      	ldr	r1, [sp, #0]
 800e948:	9301      	str	r3, [sp, #4]
 800e94a:	f000 fe2d 	bl	800f5a8 <_sbrk_r>
 800e94e:	9b01      	ldr	r3, [sp, #4]
 800e950:	4283      	cmp	r3, r0
 800e952:	d148      	bne.n	800e9e6 <_malloc_r+0xea>
 800e954:	6823      	ldr	r3, [r4, #0]
 800e956:	0028      	movs	r0, r5
 800e958:	1aff      	subs	r7, r7, r3
 800e95a:	0039      	movs	r1, r7
 800e95c:	f7ff ffac 	bl	800e8b8 <sbrk_aligned>
 800e960:	3001      	adds	r0, #1
 800e962:	d040      	beq.n	800e9e6 <_malloc_r+0xea>
 800e964:	6823      	ldr	r3, [r4, #0]
 800e966:	19db      	adds	r3, r3, r7
 800e968:	6023      	str	r3, [r4, #0]
 800e96a:	6833      	ldr	r3, [r6, #0]
 800e96c:	685a      	ldr	r2, [r3, #4]
 800e96e:	2a00      	cmp	r2, #0
 800e970:	d133      	bne.n	800e9da <_malloc_r+0xde>
 800e972:	9b00      	ldr	r3, [sp, #0]
 800e974:	6033      	str	r3, [r6, #0]
 800e976:	e019      	b.n	800e9ac <_malloc_r+0xb0>
 800e978:	2b00      	cmp	r3, #0
 800e97a:	dac9      	bge.n	800e910 <_malloc_r+0x14>
 800e97c:	230c      	movs	r3, #12
 800e97e:	602b      	str	r3, [r5, #0]
 800e980:	2000      	movs	r0, #0
 800e982:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e984:	6821      	ldr	r1, [r4, #0]
 800e986:	1bc9      	subs	r1, r1, r7
 800e988:	d420      	bmi.n	800e9cc <_malloc_r+0xd0>
 800e98a:	290b      	cmp	r1, #11
 800e98c:	d90a      	bls.n	800e9a4 <_malloc_r+0xa8>
 800e98e:	19e2      	adds	r2, r4, r7
 800e990:	6027      	str	r7, [r4, #0]
 800e992:	42a3      	cmp	r3, r4
 800e994:	d104      	bne.n	800e9a0 <_malloc_r+0xa4>
 800e996:	6032      	str	r2, [r6, #0]
 800e998:	6863      	ldr	r3, [r4, #4]
 800e99a:	6011      	str	r1, [r2, #0]
 800e99c:	6053      	str	r3, [r2, #4]
 800e99e:	e005      	b.n	800e9ac <_malloc_r+0xb0>
 800e9a0:	605a      	str	r2, [r3, #4]
 800e9a2:	e7f9      	b.n	800e998 <_malloc_r+0x9c>
 800e9a4:	6862      	ldr	r2, [r4, #4]
 800e9a6:	42a3      	cmp	r3, r4
 800e9a8:	d10e      	bne.n	800e9c8 <_malloc_r+0xcc>
 800e9aa:	6032      	str	r2, [r6, #0]
 800e9ac:	0028      	movs	r0, r5
 800e9ae:	f000 f82d 	bl	800ea0c <__malloc_unlock>
 800e9b2:	0020      	movs	r0, r4
 800e9b4:	2207      	movs	r2, #7
 800e9b6:	300b      	adds	r0, #11
 800e9b8:	1d23      	adds	r3, r4, #4
 800e9ba:	4390      	bics	r0, r2
 800e9bc:	1ac2      	subs	r2, r0, r3
 800e9be:	4298      	cmp	r0, r3
 800e9c0:	d0df      	beq.n	800e982 <_malloc_r+0x86>
 800e9c2:	1a1b      	subs	r3, r3, r0
 800e9c4:	50a3      	str	r3, [r4, r2]
 800e9c6:	e7dc      	b.n	800e982 <_malloc_r+0x86>
 800e9c8:	605a      	str	r2, [r3, #4]
 800e9ca:	e7ef      	b.n	800e9ac <_malloc_r+0xb0>
 800e9cc:	0023      	movs	r3, r4
 800e9ce:	6864      	ldr	r4, [r4, #4]
 800e9d0:	e7a6      	b.n	800e920 <_malloc_r+0x24>
 800e9d2:	9c00      	ldr	r4, [sp, #0]
 800e9d4:	6863      	ldr	r3, [r4, #4]
 800e9d6:	9300      	str	r3, [sp, #0]
 800e9d8:	e7ad      	b.n	800e936 <_malloc_r+0x3a>
 800e9da:	001a      	movs	r2, r3
 800e9dc:	685b      	ldr	r3, [r3, #4]
 800e9de:	42a3      	cmp	r3, r4
 800e9e0:	d1fb      	bne.n	800e9da <_malloc_r+0xde>
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	e7da      	b.n	800e99c <_malloc_r+0xa0>
 800e9e6:	230c      	movs	r3, #12
 800e9e8:	0028      	movs	r0, r5
 800e9ea:	602b      	str	r3, [r5, #0]
 800e9ec:	f000 f80e 	bl	800ea0c <__malloc_unlock>
 800e9f0:	e7c6      	b.n	800e980 <_malloc_r+0x84>
 800e9f2:	6007      	str	r7, [r0, #0]
 800e9f4:	e7da      	b.n	800e9ac <_malloc_r+0xb0>
 800e9f6:	46c0      	nop			@ (mov r8, r8)
 800e9f8:	20001ce4 	.word	0x20001ce4

0800e9fc <__malloc_lock>:
 800e9fc:	b510      	push	{r4, lr}
 800e9fe:	4802      	ldr	r0, [pc, #8]	@ (800ea08 <__malloc_lock+0xc>)
 800ea00:	f7ff f86d 	bl	800dade <__retarget_lock_acquire_recursive>
 800ea04:	bd10      	pop	{r4, pc}
 800ea06:	46c0      	nop			@ (mov r8, r8)
 800ea08:	20001cdc 	.word	0x20001cdc

0800ea0c <__malloc_unlock>:
 800ea0c:	b510      	push	{r4, lr}
 800ea0e:	4802      	ldr	r0, [pc, #8]	@ (800ea18 <__malloc_unlock+0xc>)
 800ea10:	f7ff f866 	bl	800dae0 <__retarget_lock_release_recursive>
 800ea14:	bd10      	pop	{r4, pc}
 800ea16:	46c0      	nop			@ (mov r8, r8)
 800ea18:	20001cdc 	.word	0x20001cdc

0800ea1c <_Balloc>:
 800ea1c:	b570      	push	{r4, r5, r6, lr}
 800ea1e:	69c5      	ldr	r5, [r0, #28]
 800ea20:	0006      	movs	r6, r0
 800ea22:	000c      	movs	r4, r1
 800ea24:	2d00      	cmp	r5, #0
 800ea26:	d10e      	bne.n	800ea46 <_Balloc+0x2a>
 800ea28:	2010      	movs	r0, #16
 800ea2a:	f7ff ff3b 	bl	800e8a4 <malloc>
 800ea2e:	1e02      	subs	r2, r0, #0
 800ea30:	61f0      	str	r0, [r6, #28]
 800ea32:	d104      	bne.n	800ea3e <_Balloc+0x22>
 800ea34:	216b      	movs	r1, #107	@ 0x6b
 800ea36:	4b19      	ldr	r3, [pc, #100]	@ (800ea9c <_Balloc+0x80>)
 800ea38:	4819      	ldr	r0, [pc, #100]	@ (800eaa0 <_Balloc+0x84>)
 800ea3a:	f000 fdc7 	bl	800f5cc <__assert_func>
 800ea3e:	6045      	str	r5, [r0, #4]
 800ea40:	6085      	str	r5, [r0, #8]
 800ea42:	6005      	str	r5, [r0, #0]
 800ea44:	60c5      	str	r5, [r0, #12]
 800ea46:	69f5      	ldr	r5, [r6, #28]
 800ea48:	68eb      	ldr	r3, [r5, #12]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d013      	beq.n	800ea76 <_Balloc+0x5a>
 800ea4e:	69f3      	ldr	r3, [r6, #28]
 800ea50:	00a2      	lsls	r2, r4, #2
 800ea52:	68db      	ldr	r3, [r3, #12]
 800ea54:	189b      	adds	r3, r3, r2
 800ea56:	6818      	ldr	r0, [r3, #0]
 800ea58:	2800      	cmp	r0, #0
 800ea5a:	d118      	bne.n	800ea8e <_Balloc+0x72>
 800ea5c:	2101      	movs	r1, #1
 800ea5e:	000d      	movs	r5, r1
 800ea60:	40a5      	lsls	r5, r4
 800ea62:	1d6a      	adds	r2, r5, #5
 800ea64:	0030      	movs	r0, r6
 800ea66:	0092      	lsls	r2, r2, #2
 800ea68:	f000 fdce 	bl	800f608 <_calloc_r>
 800ea6c:	2800      	cmp	r0, #0
 800ea6e:	d00c      	beq.n	800ea8a <_Balloc+0x6e>
 800ea70:	6044      	str	r4, [r0, #4]
 800ea72:	6085      	str	r5, [r0, #8]
 800ea74:	e00d      	b.n	800ea92 <_Balloc+0x76>
 800ea76:	2221      	movs	r2, #33	@ 0x21
 800ea78:	2104      	movs	r1, #4
 800ea7a:	0030      	movs	r0, r6
 800ea7c:	f000 fdc4 	bl	800f608 <_calloc_r>
 800ea80:	69f3      	ldr	r3, [r6, #28]
 800ea82:	60e8      	str	r0, [r5, #12]
 800ea84:	68db      	ldr	r3, [r3, #12]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d1e1      	bne.n	800ea4e <_Balloc+0x32>
 800ea8a:	2000      	movs	r0, #0
 800ea8c:	bd70      	pop	{r4, r5, r6, pc}
 800ea8e:	6802      	ldr	r2, [r0, #0]
 800ea90:	601a      	str	r2, [r3, #0]
 800ea92:	2300      	movs	r3, #0
 800ea94:	6103      	str	r3, [r0, #16]
 800ea96:	60c3      	str	r3, [r0, #12]
 800ea98:	e7f8      	b.n	800ea8c <_Balloc+0x70>
 800ea9a:	46c0      	nop			@ (mov r8, r8)
 800ea9c:	0800ff75 	.word	0x0800ff75
 800eaa0:	0800fff5 	.word	0x0800fff5

0800eaa4 <_Bfree>:
 800eaa4:	b570      	push	{r4, r5, r6, lr}
 800eaa6:	69c6      	ldr	r6, [r0, #28]
 800eaa8:	0005      	movs	r5, r0
 800eaaa:	000c      	movs	r4, r1
 800eaac:	2e00      	cmp	r6, #0
 800eaae:	d10e      	bne.n	800eace <_Bfree+0x2a>
 800eab0:	2010      	movs	r0, #16
 800eab2:	f7ff fef7 	bl	800e8a4 <malloc>
 800eab6:	1e02      	subs	r2, r0, #0
 800eab8:	61e8      	str	r0, [r5, #28]
 800eaba:	d104      	bne.n	800eac6 <_Bfree+0x22>
 800eabc:	218f      	movs	r1, #143	@ 0x8f
 800eabe:	4b09      	ldr	r3, [pc, #36]	@ (800eae4 <_Bfree+0x40>)
 800eac0:	4809      	ldr	r0, [pc, #36]	@ (800eae8 <_Bfree+0x44>)
 800eac2:	f000 fd83 	bl	800f5cc <__assert_func>
 800eac6:	6046      	str	r6, [r0, #4]
 800eac8:	6086      	str	r6, [r0, #8]
 800eaca:	6006      	str	r6, [r0, #0]
 800eacc:	60c6      	str	r6, [r0, #12]
 800eace:	2c00      	cmp	r4, #0
 800ead0:	d007      	beq.n	800eae2 <_Bfree+0x3e>
 800ead2:	69eb      	ldr	r3, [r5, #28]
 800ead4:	6862      	ldr	r2, [r4, #4]
 800ead6:	68db      	ldr	r3, [r3, #12]
 800ead8:	0092      	lsls	r2, r2, #2
 800eada:	189b      	adds	r3, r3, r2
 800eadc:	681a      	ldr	r2, [r3, #0]
 800eade:	6022      	str	r2, [r4, #0]
 800eae0:	601c      	str	r4, [r3, #0]
 800eae2:	bd70      	pop	{r4, r5, r6, pc}
 800eae4:	0800ff75 	.word	0x0800ff75
 800eae8:	0800fff5 	.word	0x0800fff5

0800eaec <__multadd>:
 800eaec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eaee:	000f      	movs	r7, r1
 800eaf0:	9001      	str	r0, [sp, #4]
 800eaf2:	000c      	movs	r4, r1
 800eaf4:	001e      	movs	r6, r3
 800eaf6:	2000      	movs	r0, #0
 800eaf8:	690d      	ldr	r5, [r1, #16]
 800eafa:	3714      	adds	r7, #20
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	3001      	adds	r0, #1
 800eb00:	b299      	uxth	r1, r3
 800eb02:	4351      	muls	r1, r2
 800eb04:	0c1b      	lsrs	r3, r3, #16
 800eb06:	4353      	muls	r3, r2
 800eb08:	1989      	adds	r1, r1, r6
 800eb0a:	0c0e      	lsrs	r6, r1, #16
 800eb0c:	199b      	adds	r3, r3, r6
 800eb0e:	0c1e      	lsrs	r6, r3, #16
 800eb10:	b289      	uxth	r1, r1
 800eb12:	041b      	lsls	r3, r3, #16
 800eb14:	185b      	adds	r3, r3, r1
 800eb16:	c708      	stmia	r7!, {r3}
 800eb18:	4285      	cmp	r5, r0
 800eb1a:	dcef      	bgt.n	800eafc <__multadd+0x10>
 800eb1c:	2e00      	cmp	r6, #0
 800eb1e:	d022      	beq.n	800eb66 <__multadd+0x7a>
 800eb20:	68a3      	ldr	r3, [r4, #8]
 800eb22:	42ab      	cmp	r3, r5
 800eb24:	dc19      	bgt.n	800eb5a <__multadd+0x6e>
 800eb26:	6861      	ldr	r1, [r4, #4]
 800eb28:	9801      	ldr	r0, [sp, #4]
 800eb2a:	3101      	adds	r1, #1
 800eb2c:	f7ff ff76 	bl	800ea1c <_Balloc>
 800eb30:	1e07      	subs	r7, r0, #0
 800eb32:	d105      	bne.n	800eb40 <__multadd+0x54>
 800eb34:	003a      	movs	r2, r7
 800eb36:	21ba      	movs	r1, #186	@ 0xba
 800eb38:	4b0c      	ldr	r3, [pc, #48]	@ (800eb6c <__multadd+0x80>)
 800eb3a:	480d      	ldr	r0, [pc, #52]	@ (800eb70 <__multadd+0x84>)
 800eb3c:	f000 fd46 	bl	800f5cc <__assert_func>
 800eb40:	0021      	movs	r1, r4
 800eb42:	6922      	ldr	r2, [r4, #16]
 800eb44:	310c      	adds	r1, #12
 800eb46:	3202      	adds	r2, #2
 800eb48:	0092      	lsls	r2, r2, #2
 800eb4a:	300c      	adds	r0, #12
 800eb4c:	f7fe ffd4 	bl	800daf8 <memcpy>
 800eb50:	0021      	movs	r1, r4
 800eb52:	9801      	ldr	r0, [sp, #4]
 800eb54:	f7ff ffa6 	bl	800eaa4 <_Bfree>
 800eb58:	003c      	movs	r4, r7
 800eb5a:	1d2b      	adds	r3, r5, #4
 800eb5c:	009b      	lsls	r3, r3, #2
 800eb5e:	18e3      	adds	r3, r4, r3
 800eb60:	3501      	adds	r5, #1
 800eb62:	605e      	str	r6, [r3, #4]
 800eb64:	6125      	str	r5, [r4, #16]
 800eb66:	0020      	movs	r0, r4
 800eb68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800eb6a:	46c0      	nop			@ (mov r8, r8)
 800eb6c:	0800ffe4 	.word	0x0800ffe4
 800eb70:	0800fff5 	.word	0x0800fff5

0800eb74 <__hi0bits>:
 800eb74:	2280      	movs	r2, #128	@ 0x80
 800eb76:	0003      	movs	r3, r0
 800eb78:	0252      	lsls	r2, r2, #9
 800eb7a:	2000      	movs	r0, #0
 800eb7c:	4293      	cmp	r3, r2
 800eb7e:	d201      	bcs.n	800eb84 <__hi0bits+0x10>
 800eb80:	041b      	lsls	r3, r3, #16
 800eb82:	3010      	adds	r0, #16
 800eb84:	2280      	movs	r2, #128	@ 0x80
 800eb86:	0452      	lsls	r2, r2, #17
 800eb88:	4293      	cmp	r3, r2
 800eb8a:	d201      	bcs.n	800eb90 <__hi0bits+0x1c>
 800eb8c:	3008      	adds	r0, #8
 800eb8e:	021b      	lsls	r3, r3, #8
 800eb90:	2280      	movs	r2, #128	@ 0x80
 800eb92:	0552      	lsls	r2, r2, #21
 800eb94:	4293      	cmp	r3, r2
 800eb96:	d201      	bcs.n	800eb9c <__hi0bits+0x28>
 800eb98:	3004      	adds	r0, #4
 800eb9a:	011b      	lsls	r3, r3, #4
 800eb9c:	2280      	movs	r2, #128	@ 0x80
 800eb9e:	05d2      	lsls	r2, r2, #23
 800eba0:	4293      	cmp	r3, r2
 800eba2:	d201      	bcs.n	800eba8 <__hi0bits+0x34>
 800eba4:	3002      	adds	r0, #2
 800eba6:	009b      	lsls	r3, r3, #2
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	db03      	blt.n	800ebb4 <__hi0bits+0x40>
 800ebac:	3001      	adds	r0, #1
 800ebae:	4213      	tst	r3, r2
 800ebb0:	d100      	bne.n	800ebb4 <__hi0bits+0x40>
 800ebb2:	2020      	movs	r0, #32
 800ebb4:	4770      	bx	lr

0800ebb6 <__lo0bits>:
 800ebb6:	6803      	ldr	r3, [r0, #0]
 800ebb8:	0001      	movs	r1, r0
 800ebba:	2207      	movs	r2, #7
 800ebbc:	0018      	movs	r0, r3
 800ebbe:	4010      	ands	r0, r2
 800ebc0:	4213      	tst	r3, r2
 800ebc2:	d00d      	beq.n	800ebe0 <__lo0bits+0x2a>
 800ebc4:	3a06      	subs	r2, #6
 800ebc6:	2000      	movs	r0, #0
 800ebc8:	4213      	tst	r3, r2
 800ebca:	d105      	bne.n	800ebd8 <__lo0bits+0x22>
 800ebcc:	3002      	adds	r0, #2
 800ebce:	4203      	tst	r3, r0
 800ebd0:	d003      	beq.n	800ebda <__lo0bits+0x24>
 800ebd2:	40d3      	lsrs	r3, r2
 800ebd4:	0010      	movs	r0, r2
 800ebd6:	600b      	str	r3, [r1, #0]
 800ebd8:	4770      	bx	lr
 800ebda:	089b      	lsrs	r3, r3, #2
 800ebdc:	600b      	str	r3, [r1, #0]
 800ebde:	e7fb      	b.n	800ebd8 <__lo0bits+0x22>
 800ebe0:	b29a      	uxth	r2, r3
 800ebe2:	2a00      	cmp	r2, #0
 800ebe4:	d101      	bne.n	800ebea <__lo0bits+0x34>
 800ebe6:	2010      	movs	r0, #16
 800ebe8:	0c1b      	lsrs	r3, r3, #16
 800ebea:	b2da      	uxtb	r2, r3
 800ebec:	2a00      	cmp	r2, #0
 800ebee:	d101      	bne.n	800ebf4 <__lo0bits+0x3e>
 800ebf0:	3008      	adds	r0, #8
 800ebf2:	0a1b      	lsrs	r3, r3, #8
 800ebf4:	071a      	lsls	r2, r3, #28
 800ebf6:	d101      	bne.n	800ebfc <__lo0bits+0x46>
 800ebf8:	3004      	adds	r0, #4
 800ebfa:	091b      	lsrs	r3, r3, #4
 800ebfc:	079a      	lsls	r2, r3, #30
 800ebfe:	d101      	bne.n	800ec04 <__lo0bits+0x4e>
 800ec00:	3002      	adds	r0, #2
 800ec02:	089b      	lsrs	r3, r3, #2
 800ec04:	07da      	lsls	r2, r3, #31
 800ec06:	d4e9      	bmi.n	800ebdc <__lo0bits+0x26>
 800ec08:	3001      	adds	r0, #1
 800ec0a:	085b      	lsrs	r3, r3, #1
 800ec0c:	d1e6      	bne.n	800ebdc <__lo0bits+0x26>
 800ec0e:	2020      	movs	r0, #32
 800ec10:	e7e2      	b.n	800ebd8 <__lo0bits+0x22>
	...

0800ec14 <__i2b>:
 800ec14:	b510      	push	{r4, lr}
 800ec16:	000c      	movs	r4, r1
 800ec18:	2101      	movs	r1, #1
 800ec1a:	f7ff feff 	bl	800ea1c <_Balloc>
 800ec1e:	2800      	cmp	r0, #0
 800ec20:	d107      	bne.n	800ec32 <__i2b+0x1e>
 800ec22:	2146      	movs	r1, #70	@ 0x46
 800ec24:	4c05      	ldr	r4, [pc, #20]	@ (800ec3c <__i2b+0x28>)
 800ec26:	0002      	movs	r2, r0
 800ec28:	4b05      	ldr	r3, [pc, #20]	@ (800ec40 <__i2b+0x2c>)
 800ec2a:	0020      	movs	r0, r4
 800ec2c:	31ff      	adds	r1, #255	@ 0xff
 800ec2e:	f000 fccd 	bl	800f5cc <__assert_func>
 800ec32:	2301      	movs	r3, #1
 800ec34:	6144      	str	r4, [r0, #20]
 800ec36:	6103      	str	r3, [r0, #16]
 800ec38:	bd10      	pop	{r4, pc}
 800ec3a:	46c0      	nop			@ (mov r8, r8)
 800ec3c:	0800fff5 	.word	0x0800fff5
 800ec40:	0800ffe4 	.word	0x0800ffe4

0800ec44 <__multiply>:
 800ec44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec46:	0014      	movs	r4, r2
 800ec48:	690a      	ldr	r2, [r1, #16]
 800ec4a:	6923      	ldr	r3, [r4, #16]
 800ec4c:	000d      	movs	r5, r1
 800ec4e:	b08b      	sub	sp, #44	@ 0x2c
 800ec50:	429a      	cmp	r2, r3
 800ec52:	db02      	blt.n	800ec5a <__multiply+0x16>
 800ec54:	0023      	movs	r3, r4
 800ec56:	000c      	movs	r4, r1
 800ec58:	001d      	movs	r5, r3
 800ec5a:	6927      	ldr	r7, [r4, #16]
 800ec5c:	692e      	ldr	r6, [r5, #16]
 800ec5e:	6861      	ldr	r1, [r4, #4]
 800ec60:	19bb      	adds	r3, r7, r6
 800ec62:	9303      	str	r3, [sp, #12]
 800ec64:	68a3      	ldr	r3, [r4, #8]
 800ec66:	19ba      	adds	r2, r7, r6
 800ec68:	4293      	cmp	r3, r2
 800ec6a:	da00      	bge.n	800ec6e <__multiply+0x2a>
 800ec6c:	3101      	adds	r1, #1
 800ec6e:	f7ff fed5 	bl	800ea1c <_Balloc>
 800ec72:	9002      	str	r0, [sp, #8]
 800ec74:	2800      	cmp	r0, #0
 800ec76:	d106      	bne.n	800ec86 <__multiply+0x42>
 800ec78:	21b1      	movs	r1, #177	@ 0xb1
 800ec7a:	4b49      	ldr	r3, [pc, #292]	@ (800eda0 <__multiply+0x15c>)
 800ec7c:	4849      	ldr	r0, [pc, #292]	@ (800eda4 <__multiply+0x160>)
 800ec7e:	9a02      	ldr	r2, [sp, #8]
 800ec80:	0049      	lsls	r1, r1, #1
 800ec82:	f000 fca3 	bl	800f5cc <__assert_func>
 800ec86:	9b02      	ldr	r3, [sp, #8]
 800ec88:	2200      	movs	r2, #0
 800ec8a:	3314      	adds	r3, #20
 800ec8c:	469c      	mov	ip, r3
 800ec8e:	19bb      	adds	r3, r7, r6
 800ec90:	009b      	lsls	r3, r3, #2
 800ec92:	4463      	add	r3, ip
 800ec94:	9304      	str	r3, [sp, #16]
 800ec96:	4663      	mov	r3, ip
 800ec98:	9904      	ldr	r1, [sp, #16]
 800ec9a:	428b      	cmp	r3, r1
 800ec9c:	d32a      	bcc.n	800ecf4 <__multiply+0xb0>
 800ec9e:	0023      	movs	r3, r4
 800eca0:	00bf      	lsls	r7, r7, #2
 800eca2:	3314      	adds	r3, #20
 800eca4:	3514      	adds	r5, #20
 800eca6:	9308      	str	r3, [sp, #32]
 800eca8:	00b6      	lsls	r6, r6, #2
 800ecaa:	19db      	adds	r3, r3, r7
 800ecac:	9305      	str	r3, [sp, #20]
 800ecae:	19ab      	adds	r3, r5, r6
 800ecb0:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecb2:	2304      	movs	r3, #4
 800ecb4:	9306      	str	r3, [sp, #24]
 800ecb6:	0023      	movs	r3, r4
 800ecb8:	9a05      	ldr	r2, [sp, #20]
 800ecba:	3315      	adds	r3, #21
 800ecbc:	9501      	str	r5, [sp, #4]
 800ecbe:	429a      	cmp	r2, r3
 800ecc0:	d305      	bcc.n	800ecce <__multiply+0x8a>
 800ecc2:	1b13      	subs	r3, r2, r4
 800ecc4:	3b15      	subs	r3, #21
 800ecc6:	089b      	lsrs	r3, r3, #2
 800ecc8:	3301      	adds	r3, #1
 800ecca:	009b      	lsls	r3, r3, #2
 800eccc:	9306      	str	r3, [sp, #24]
 800ecce:	9b01      	ldr	r3, [sp, #4]
 800ecd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecd2:	4293      	cmp	r3, r2
 800ecd4:	d310      	bcc.n	800ecf8 <__multiply+0xb4>
 800ecd6:	9b03      	ldr	r3, [sp, #12]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	dd05      	ble.n	800ece8 <__multiply+0xa4>
 800ecdc:	9b04      	ldr	r3, [sp, #16]
 800ecde:	3b04      	subs	r3, #4
 800ece0:	9304      	str	r3, [sp, #16]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d056      	beq.n	800ed96 <__multiply+0x152>
 800ece8:	9b02      	ldr	r3, [sp, #8]
 800ecea:	9a03      	ldr	r2, [sp, #12]
 800ecec:	0018      	movs	r0, r3
 800ecee:	611a      	str	r2, [r3, #16]
 800ecf0:	b00b      	add	sp, #44	@ 0x2c
 800ecf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ecf4:	c304      	stmia	r3!, {r2}
 800ecf6:	e7cf      	b.n	800ec98 <__multiply+0x54>
 800ecf8:	9b01      	ldr	r3, [sp, #4]
 800ecfa:	6818      	ldr	r0, [r3, #0]
 800ecfc:	b280      	uxth	r0, r0
 800ecfe:	2800      	cmp	r0, #0
 800ed00:	d01e      	beq.n	800ed40 <__multiply+0xfc>
 800ed02:	4667      	mov	r7, ip
 800ed04:	2500      	movs	r5, #0
 800ed06:	9e08      	ldr	r6, [sp, #32]
 800ed08:	ce02      	ldmia	r6!, {r1}
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	9307      	str	r3, [sp, #28]
 800ed0e:	b28b      	uxth	r3, r1
 800ed10:	4343      	muls	r3, r0
 800ed12:	001a      	movs	r2, r3
 800ed14:	466b      	mov	r3, sp
 800ed16:	0c09      	lsrs	r1, r1, #16
 800ed18:	8b9b      	ldrh	r3, [r3, #28]
 800ed1a:	4341      	muls	r1, r0
 800ed1c:	18d3      	adds	r3, r2, r3
 800ed1e:	9a07      	ldr	r2, [sp, #28]
 800ed20:	195b      	adds	r3, r3, r5
 800ed22:	0c12      	lsrs	r2, r2, #16
 800ed24:	1889      	adds	r1, r1, r2
 800ed26:	0c1a      	lsrs	r2, r3, #16
 800ed28:	188a      	adds	r2, r1, r2
 800ed2a:	b29b      	uxth	r3, r3
 800ed2c:	0c15      	lsrs	r5, r2, #16
 800ed2e:	0412      	lsls	r2, r2, #16
 800ed30:	431a      	orrs	r2, r3
 800ed32:	9b05      	ldr	r3, [sp, #20]
 800ed34:	c704      	stmia	r7!, {r2}
 800ed36:	42b3      	cmp	r3, r6
 800ed38:	d8e6      	bhi.n	800ed08 <__multiply+0xc4>
 800ed3a:	4663      	mov	r3, ip
 800ed3c:	9a06      	ldr	r2, [sp, #24]
 800ed3e:	509d      	str	r5, [r3, r2]
 800ed40:	9b01      	ldr	r3, [sp, #4]
 800ed42:	6818      	ldr	r0, [r3, #0]
 800ed44:	0c00      	lsrs	r0, r0, #16
 800ed46:	d020      	beq.n	800ed8a <__multiply+0x146>
 800ed48:	4663      	mov	r3, ip
 800ed4a:	0025      	movs	r5, r4
 800ed4c:	4661      	mov	r1, ip
 800ed4e:	2700      	movs	r7, #0
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	3514      	adds	r5, #20
 800ed54:	682a      	ldr	r2, [r5, #0]
 800ed56:	680e      	ldr	r6, [r1, #0]
 800ed58:	b292      	uxth	r2, r2
 800ed5a:	4342      	muls	r2, r0
 800ed5c:	0c36      	lsrs	r6, r6, #16
 800ed5e:	1992      	adds	r2, r2, r6
 800ed60:	19d2      	adds	r2, r2, r7
 800ed62:	0416      	lsls	r6, r2, #16
 800ed64:	b29b      	uxth	r3, r3
 800ed66:	431e      	orrs	r6, r3
 800ed68:	600e      	str	r6, [r1, #0]
 800ed6a:	cd40      	ldmia	r5!, {r6}
 800ed6c:	684b      	ldr	r3, [r1, #4]
 800ed6e:	0c36      	lsrs	r6, r6, #16
 800ed70:	4346      	muls	r6, r0
 800ed72:	b29b      	uxth	r3, r3
 800ed74:	0c12      	lsrs	r2, r2, #16
 800ed76:	18f3      	adds	r3, r6, r3
 800ed78:	189b      	adds	r3, r3, r2
 800ed7a:	9a05      	ldr	r2, [sp, #20]
 800ed7c:	0c1f      	lsrs	r7, r3, #16
 800ed7e:	3104      	adds	r1, #4
 800ed80:	42aa      	cmp	r2, r5
 800ed82:	d8e7      	bhi.n	800ed54 <__multiply+0x110>
 800ed84:	4662      	mov	r2, ip
 800ed86:	9906      	ldr	r1, [sp, #24]
 800ed88:	5053      	str	r3, [r2, r1]
 800ed8a:	9b01      	ldr	r3, [sp, #4]
 800ed8c:	3304      	adds	r3, #4
 800ed8e:	9301      	str	r3, [sp, #4]
 800ed90:	2304      	movs	r3, #4
 800ed92:	449c      	add	ip, r3
 800ed94:	e79b      	b.n	800ecce <__multiply+0x8a>
 800ed96:	9b03      	ldr	r3, [sp, #12]
 800ed98:	3b01      	subs	r3, #1
 800ed9a:	9303      	str	r3, [sp, #12]
 800ed9c:	e79b      	b.n	800ecd6 <__multiply+0x92>
 800ed9e:	46c0      	nop			@ (mov r8, r8)
 800eda0:	0800ffe4 	.word	0x0800ffe4
 800eda4:	0800fff5 	.word	0x0800fff5

0800eda8 <__pow5mult>:
 800eda8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800edaa:	2303      	movs	r3, #3
 800edac:	0015      	movs	r5, r2
 800edae:	0007      	movs	r7, r0
 800edb0:	000e      	movs	r6, r1
 800edb2:	401a      	ands	r2, r3
 800edb4:	421d      	tst	r5, r3
 800edb6:	d008      	beq.n	800edca <__pow5mult+0x22>
 800edb8:	4925      	ldr	r1, [pc, #148]	@ (800ee50 <__pow5mult+0xa8>)
 800edba:	3a01      	subs	r2, #1
 800edbc:	0092      	lsls	r2, r2, #2
 800edbe:	5852      	ldr	r2, [r2, r1]
 800edc0:	2300      	movs	r3, #0
 800edc2:	0031      	movs	r1, r6
 800edc4:	f7ff fe92 	bl	800eaec <__multadd>
 800edc8:	0006      	movs	r6, r0
 800edca:	10ad      	asrs	r5, r5, #2
 800edcc:	d03d      	beq.n	800ee4a <__pow5mult+0xa2>
 800edce:	69fc      	ldr	r4, [r7, #28]
 800edd0:	2c00      	cmp	r4, #0
 800edd2:	d10f      	bne.n	800edf4 <__pow5mult+0x4c>
 800edd4:	2010      	movs	r0, #16
 800edd6:	f7ff fd65 	bl	800e8a4 <malloc>
 800edda:	1e02      	subs	r2, r0, #0
 800eddc:	61f8      	str	r0, [r7, #28]
 800edde:	d105      	bne.n	800edec <__pow5mult+0x44>
 800ede0:	21b4      	movs	r1, #180	@ 0xb4
 800ede2:	4b1c      	ldr	r3, [pc, #112]	@ (800ee54 <__pow5mult+0xac>)
 800ede4:	481c      	ldr	r0, [pc, #112]	@ (800ee58 <__pow5mult+0xb0>)
 800ede6:	31ff      	adds	r1, #255	@ 0xff
 800ede8:	f000 fbf0 	bl	800f5cc <__assert_func>
 800edec:	6044      	str	r4, [r0, #4]
 800edee:	6084      	str	r4, [r0, #8]
 800edf0:	6004      	str	r4, [r0, #0]
 800edf2:	60c4      	str	r4, [r0, #12]
 800edf4:	69fb      	ldr	r3, [r7, #28]
 800edf6:	689c      	ldr	r4, [r3, #8]
 800edf8:	9301      	str	r3, [sp, #4]
 800edfa:	2c00      	cmp	r4, #0
 800edfc:	d108      	bne.n	800ee10 <__pow5mult+0x68>
 800edfe:	0038      	movs	r0, r7
 800ee00:	4916      	ldr	r1, [pc, #88]	@ (800ee5c <__pow5mult+0xb4>)
 800ee02:	f7ff ff07 	bl	800ec14 <__i2b>
 800ee06:	9b01      	ldr	r3, [sp, #4]
 800ee08:	0004      	movs	r4, r0
 800ee0a:	6098      	str	r0, [r3, #8]
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	6003      	str	r3, [r0, #0]
 800ee10:	2301      	movs	r3, #1
 800ee12:	421d      	tst	r5, r3
 800ee14:	d00a      	beq.n	800ee2c <__pow5mult+0x84>
 800ee16:	0031      	movs	r1, r6
 800ee18:	0022      	movs	r2, r4
 800ee1a:	0038      	movs	r0, r7
 800ee1c:	f7ff ff12 	bl	800ec44 <__multiply>
 800ee20:	0031      	movs	r1, r6
 800ee22:	9001      	str	r0, [sp, #4]
 800ee24:	0038      	movs	r0, r7
 800ee26:	f7ff fe3d 	bl	800eaa4 <_Bfree>
 800ee2a:	9e01      	ldr	r6, [sp, #4]
 800ee2c:	106d      	asrs	r5, r5, #1
 800ee2e:	d00c      	beq.n	800ee4a <__pow5mult+0xa2>
 800ee30:	6820      	ldr	r0, [r4, #0]
 800ee32:	2800      	cmp	r0, #0
 800ee34:	d107      	bne.n	800ee46 <__pow5mult+0x9e>
 800ee36:	0022      	movs	r2, r4
 800ee38:	0021      	movs	r1, r4
 800ee3a:	0038      	movs	r0, r7
 800ee3c:	f7ff ff02 	bl	800ec44 <__multiply>
 800ee40:	2300      	movs	r3, #0
 800ee42:	6020      	str	r0, [r4, #0]
 800ee44:	6003      	str	r3, [r0, #0]
 800ee46:	0004      	movs	r4, r0
 800ee48:	e7e2      	b.n	800ee10 <__pow5mult+0x68>
 800ee4a:	0030      	movs	r0, r6
 800ee4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ee4e:	46c0      	nop			@ (mov r8, r8)
 800ee50:	08010050 	.word	0x08010050
 800ee54:	0800ff75 	.word	0x0800ff75
 800ee58:	0800fff5 	.word	0x0800fff5
 800ee5c:	00000271 	.word	0x00000271

0800ee60 <__lshift>:
 800ee60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee62:	000c      	movs	r4, r1
 800ee64:	0016      	movs	r6, r2
 800ee66:	6923      	ldr	r3, [r4, #16]
 800ee68:	1157      	asrs	r7, r2, #5
 800ee6a:	b085      	sub	sp, #20
 800ee6c:	18fb      	adds	r3, r7, r3
 800ee6e:	9301      	str	r3, [sp, #4]
 800ee70:	3301      	adds	r3, #1
 800ee72:	9300      	str	r3, [sp, #0]
 800ee74:	6849      	ldr	r1, [r1, #4]
 800ee76:	68a3      	ldr	r3, [r4, #8]
 800ee78:	9002      	str	r0, [sp, #8]
 800ee7a:	9a00      	ldr	r2, [sp, #0]
 800ee7c:	4293      	cmp	r3, r2
 800ee7e:	db10      	blt.n	800eea2 <__lshift+0x42>
 800ee80:	9802      	ldr	r0, [sp, #8]
 800ee82:	f7ff fdcb 	bl	800ea1c <_Balloc>
 800ee86:	2300      	movs	r3, #0
 800ee88:	0001      	movs	r1, r0
 800ee8a:	0005      	movs	r5, r0
 800ee8c:	001a      	movs	r2, r3
 800ee8e:	3114      	adds	r1, #20
 800ee90:	4298      	cmp	r0, r3
 800ee92:	d10c      	bne.n	800eeae <__lshift+0x4e>
 800ee94:	21ef      	movs	r1, #239	@ 0xef
 800ee96:	002a      	movs	r2, r5
 800ee98:	4b25      	ldr	r3, [pc, #148]	@ (800ef30 <__lshift+0xd0>)
 800ee9a:	4826      	ldr	r0, [pc, #152]	@ (800ef34 <__lshift+0xd4>)
 800ee9c:	0049      	lsls	r1, r1, #1
 800ee9e:	f000 fb95 	bl	800f5cc <__assert_func>
 800eea2:	3101      	adds	r1, #1
 800eea4:	005b      	lsls	r3, r3, #1
 800eea6:	e7e8      	b.n	800ee7a <__lshift+0x1a>
 800eea8:	0098      	lsls	r0, r3, #2
 800eeaa:	500a      	str	r2, [r1, r0]
 800eeac:	3301      	adds	r3, #1
 800eeae:	42bb      	cmp	r3, r7
 800eeb0:	dbfa      	blt.n	800eea8 <__lshift+0x48>
 800eeb2:	43fb      	mvns	r3, r7
 800eeb4:	17db      	asrs	r3, r3, #31
 800eeb6:	401f      	ands	r7, r3
 800eeb8:	00bf      	lsls	r7, r7, #2
 800eeba:	0023      	movs	r3, r4
 800eebc:	201f      	movs	r0, #31
 800eebe:	19c9      	adds	r1, r1, r7
 800eec0:	0037      	movs	r7, r6
 800eec2:	6922      	ldr	r2, [r4, #16]
 800eec4:	3314      	adds	r3, #20
 800eec6:	0092      	lsls	r2, r2, #2
 800eec8:	189a      	adds	r2, r3, r2
 800eeca:	4007      	ands	r7, r0
 800eecc:	4206      	tst	r6, r0
 800eece:	d029      	beq.n	800ef24 <__lshift+0xc4>
 800eed0:	3001      	adds	r0, #1
 800eed2:	1bc0      	subs	r0, r0, r7
 800eed4:	9003      	str	r0, [sp, #12]
 800eed6:	468c      	mov	ip, r1
 800eed8:	2000      	movs	r0, #0
 800eeda:	681e      	ldr	r6, [r3, #0]
 800eedc:	40be      	lsls	r6, r7
 800eede:	4306      	orrs	r6, r0
 800eee0:	4660      	mov	r0, ip
 800eee2:	c040      	stmia	r0!, {r6}
 800eee4:	4684      	mov	ip, r0
 800eee6:	9e03      	ldr	r6, [sp, #12]
 800eee8:	cb01      	ldmia	r3!, {r0}
 800eeea:	40f0      	lsrs	r0, r6
 800eeec:	429a      	cmp	r2, r3
 800eeee:	d8f4      	bhi.n	800eeda <__lshift+0x7a>
 800eef0:	0026      	movs	r6, r4
 800eef2:	3615      	adds	r6, #21
 800eef4:	2304      	movs	r3, #4
 800eef6:	42b2      	cmp	r2, r6
 800eef8:	d304      	bcc.n	800ef04 <__lshift+0xa4>
 800eefa:	1b13      	subs	r3, r2, r4
 800eefc:	3b15      	subs	r3, #21
 800eefe:	089b      	lsrs	r3, r3, #2
 800ef00:	3301      	adds	r3, #1
 800ef02:	009b      	lsls	r3, r3, #2
 800ef04:	50c8      	str	r0, [r1, r3]
 800ef06:	2800      	cmp	r0, #0
 800ef08:	d002      	beq.n	800ef10 <__lshift+0xb0>
 800ef0a:	9b01      	ldr	r3, [sp, #4]
 800ef0c:	3302      	adds	r3, #2
 800ef0e:	9300      	str	r3, [sp, #0]
 800ef10:	9b00      	ldr	r3, [sp, #0]
 800ef12:	9802      	ldr	r0, [sp, #8]
 800ef14:	3b01      	subs	r3, #1
 800ef16:	0021      	movs	r1, r4
 800ef18:	612b      	str	r3, [r5, #16]
 800ef1a:	f7ff fdc3 	bl	800eaa4 <_Bfree>
 800ef1e:	0028      	movs	r0, r5
 800ef20:	b005      	add	sp, #20
 800ef22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef24:	cb01      	ldmia	r3!, {r0}
 800ef26:	c101      	stmia	r1!, {r0}
 800ef28:	429a      	cmp	r2, r3
 800ef2a:	d8fb      	bhi.n	800ef24 <__lshift+0xc4>
 800ef2c:	e7f0      	b.n	800ef10 <__lshift+0xb0>
 800ef2e:	46c0      	nop			@ (mov r8, r8)
 800ef30:	0800ffe4 	.word	0x0800ffe4
 800ef34:	0800fff5 	.word	0x0800fff5

0800ef38 <__mcmp>:
 800ef38:	b530      	push	{r4, r5, lr}
 800ef3a:	690b      	ldr	r3, [r1, #16]
 800ef3c:	6904      	ldr	r4, [r0, #16]
 800ef3e:	0002      	movs	r2, r0
 800ef40:	1ae0      	subs	r0, r4, r3
 800ef42:	429c      	cmp	r4, r3
 800ef44:	d10f      	bne.n	800ef66 <__mcmp+0x2e>
 800ef46:	3214      	adds	r2, #20
 800ef48:	009b      	lsls	r3, r3, #2
 800ef4a:	3114      	adds	r1, #20
 800ef4c:	0014      	movs	r4, r2
 800ef4e:	18c9      	adds	r1, r1, r3
 800ef50:	18d2      	adds	r2, r2, r3
 800ef52:	3a04      	subs	r2, #4
 800ef54:	3904      	subs	r1, #4
 800ef56:	6815      	ldr	r5, [r2, #0]
 800ef58:	680b      	ldr	r3, [r1, #0]
 800ef5a:	429d      	cmp	r5, r3
 800ef5c:	d004      	beq.n	800ef68 <__mcmp+0x30>
 800ef5e:	2001      	movs	r0, #1
 800ef60:	429d      	cmp	r5, r3
 800ef62:	d200      	bcs.n	800ef66 <__mcmp+0x2e>
 800ef64:	3802      	subs	r0, #2
 800ef66:	bd30      	pop	{r4, r5, pc}
 800ef68:	4294      	cmp	r4, r2
 800ef6a:	d3f2      	bcc.n	800ef52 <__mcmp+0x1a>
 800ef6c:	e7fb      	b.n	800ef66 <__mcmp+0x2e>
	...

0800ef70 <__mdiff>:
 800ef70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef72:	000c      	movs	r4, r1
 800ef74:	b087      	sub	sp, #28
 800ef76:	9000      	str	r0, [sp, #0]
 800ef78:	0011      	movs	r1, r2
 800ef7a:	0020      	movs	r0, r4
 800ef7c:	0017      	movs	r7, r2
 800ef7e:	f7ff ffdb 	bl	800ef38 <__mcmp>
 800ef82:	1e05      	subs	r5, r0, #0
 800ef84:	d110      	bne.n	800efa8 <__mdiff+0x38>
 800ef86:	0001      	movs	r1, r0
 800ef88:	9800      	ldr	r0, [sp, #0]
 800ef8a:	f7ff fd47 	bl	800ea1c <_Balloc>
 800ef8e:	1e02      	subs	r2, r0, #0
 800ef90:	d104      	bne.n	800ef9c <__mdiff+0x2c>
 800ef92:	4b40      	ldr	r3, [pc, #256]	@ (800f094 <__mdiff+0x124>)
 800ef94:	4840      	ldr	r0, [pc, #256]	@ (800f098 <__mdiff+0x128>)
 800ef96:	4941      	ldr	r1, [pc, #260]	@ (800f09c <__mdiff+0x12c>)
 800ef98:	f000 fb18 	bl	800f5cc <__assert_func>
 800ef9c:	2301      	movs	r3, #1
 800ef9e:	6145      	str	r5, [r0, #20]
 800efa0:	6103      	str	r3, [r0, #16]
 800efa2:	0010      	movs	r0, r2
 800efa4:	b007      	add	sp, #28
 800efa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efa8:	2600      	movs	r6, #0
 800efaa:	42b0      	cmp	r0, r6
 800efac:	da03      	bge.n	800efb6 <__mdiff+0x46>
 800efae:	0023      	movs	r3, r4
 800efb0:	003c      	movs	r4, r7
 800efb2:	001f      	movs	r7, r3
 800efb4:	3601      	adds	r6, #1
 800efb6:	6861      	ldr	r1, [r4, #4]
 800efb8:	9800      	ldr	r0, [sp, #0]
 800efba:	f7ff fd2f 	bl	800ea1c <_Balloc>
 800efbe:	1e02      	subs	r2, r0, #0
 800efc0:	d103      	bne.n	800efca <__mdiff+0x5a>
 800efc2:	4b34      	ldr	r3, [pc, #208]	@ (800f094 <__mdiff+0x124>)
 800efc4:	4834      	ldr	r0, [pc, #208]	@ (800f098 <__mdiff+0x128>)
 800efc6:	4936      	ldr	r1, [pc, #216]	@ (800f0a0 <__mdiff+0x130>)
 800efc8:	e7e6      	b.n	800ef98 <__mdiff+0x28>
 800efca:	6923      	ldr	r3, [r4, #16]
 800efcc:	3414      	adds	r4, #20
 800efce:	9300      	str	r3, [sp, #0]
 800efd0:	009b      	lsls	r3, r3, #2
 800efd2:	18e3      	adds	r3, r4, r3
 800efd4:	0021      	movs	r1, r4
 800efd6:	9401      	str	r4, [sp, #4]
 800efd8:	003c      	movs	r4, r7
 800efda:	9302      	str	r3, [sp, #8]
 800efdc:	693b      	ldr	r3, [r7, #16]
 800efde:	3414      	adds	r4, #20
 800efe0:	009b      	lsls	r3, r3, #2
 800efe2:	18e3      	adds	r3, r4, r3
 800efe4:	9303      	str	r3, [sp, #12]
 800efe6:	0003      	movs	r3, r0
 800efe8:	60c6      	str	r6, [r0, #12]
 800efea:	468c      	mov	ip, r1
 800efec:	2000      	movs	r0, #0
 800efee:	3314      	adds	r3, #20
 800eff0:	9304      	str	r3, [sp, #16]
 800eff2:	9305      	str	r3, [sp, #20]
 800eff4:	4663      	mov	r3, ip
 800eff6:	cb20      	ldmia	r3!, {r5}
 800eff8:	b2a9      	uxth	r1, r5
 800effa:	000e      	movs	r6, r1
 800effc:	469c      	mov	ip, r3
 800effe:	cc08      	ldmia	r4!, {r3}
 800f000:	0c2d      	lsrs	r5, r5, #16
 800f002:	b299      	uxth	r1, r3
 800f004:	1a71      	subs	r1, r6, r1
 800f006:	1809      	adds	r1, r1, r0
 800f008:	0c1b      	lsrs	r3, r3, #16
 800f00a:	1408      	asrs	r0, r1, #16
 800f00c:	1aeb      	subs	r3, r5, r3
 800f00e:	181b      	adds	r3, r3, r0
 800f010:	1418      	asrs	r0, r3, #16
 800f012:	b289      	uxth	r1, r1
 800f014:	041b      	lsls	r3, r3, #16
 800f016:	4319      	orrs	r1, r3
 800f018:	9b05      	ldr	r3, [sp, #20]
 800f01a:	c302      	stmia	r3!, {r1}
 800f01c:	9305      	str	r3, [sp, #20]
 800f01e:	9b03      	ldr	r3, [sp, #12]
 800f020:	42a3      	cmp	r3, r4
 800f022:	d8e7      	bhi.n	800eff4 <__mdiff+0x84>
 800f024:	0039      	movs	r1, r7
 800f026:	9c03      	ldr	r4, [sp, #12]
 800f028:	3115      	adds	r1, #21
 800f02a:	2304      	movs	r3, #4
 800f02c:	428c      	cmp	r4, r1
 800f02e:	d304      	bcc.n	800f03a <__mdiff+0xca>
 800f030:	1be3      	subs	r3, r4, r7
 800f032:	3b15      	subs	r3, #21
 800f034:	089b      	lsrs	r3, r3, #2
 800f036:	3301      	adds	r3, #1
 800f038:	009b      	lsls	r3, r3, #2
 800f03a:	9901      	ldr	r1, [sp, #4]
 800f03c:	18cd      	adds	r5, r1, r3
 800f03e:	9904      	ldr	r1, [sp, #16]
 800f040:	002e      	movs	r6, r5
 800f042:	18cb      	adds	r3, r1, r3
 800f044:	001f      	movs	r7, r3
 800f046:	9902      	ldr	r1, [sp, #8]
 800f048:	428e      	cmp	r6, r1
 800f04a:	d311      	bcc.n	800f070 <__mdiff+0x100>
 800f04c:	9c02      	ldr	r4, [sp, #8]
 800f04e:	1ee9      	subs	r1, r5, #3
 800f050:	2000      	movs	r0, #0
 800f052:	428c      	cmp	r4, r1
 800f054:	d304      	bcc.n	800f060 <__mdiff+0xf0>
 800f056:	0021      	movs	r1, r4
 800f058:	3103      	adds	r1, #3
 800f05a:	1b49      	subs	r1, r1, r5
 800f05c:	0889      	lsrs	r1, r1, #2
 800f05e:	0088      	lsls	r0, r1, #2
 800f060:	181b      	adds	r3, r3, r0
 800f062:	3b04      	subs	r3, #4
 800f064:	6819      	ldr	r1, [r3, #0]
 800f066:	2900      	cmp	r1, #0
 800f068:	d010      	beq.n	800f08c <__mdiff+0x11c>
 800f06a:	9b00      	ldr	r3, [sp, #0]
 800f06c:	6113      	str	r3, [r2, #16]
 800f06e:	e798      	b.n	800efa2 <__mdiff+0x32>
 800f070:	4684      	mov	ip, r0
 800f072:	ce02      	ldmia	r6!, {r1}
 800f074:	b288      	uxth	r0, r1
 800f076:	4460      	add	r0, ip
 800f078:	1400      	asrs	r0, r0, #16
 800f07a:	0c0c      	lsrs	r4, r1, #16
 800f07c:	1904      	adds	r4, r0, r4
 800f07e:	4461      	add	r1, ip
 800f080:	1420      	asrs	r0, r4, #16
 800f082:	b289      	uxth	r1, r1
 800f084:	0424      	lsls	r4, r4, #16
 800f086:	4321      	orrs	r1, r4
 800f088:	c702      	stmia	r7!, {r1}
 800f08a:	e7dc      	b.n	800f046 <__mdiff+0xd6>
 800f08c:	9900      	ldr	r1, [sp, #0]
 800f08e:	3901      	subs	r1, #1
 800f090:	9100      	str	r1, [sp, #0]
 800f092:	e7e6      	b.n	800f062 <__mdiff+0xf2>
 800f094:	0800ffe4 	.word	0x0800ffe4
 800f098:	0800fff5 	.word	0x0800fff5
 800f09c:	00000237 	.word	0x00000237
 800f0a0:	00000245 	.word	0x00000245

0800f0a4 <__d2b>:
 800f0a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f0a6:	2101      	movs	r1, #1
 800f0a8:	0016      	movs	r6, r2
 800f0aa:	001f      	movs	r7, r3
 800f0ac:	f7ff fcb6 	bl	800ea1c <_Balloc>
 800f0b0:	1e04      	subs	r4, r0, #0
 800f0b2:	d105      	bne.n	800f0c0 <__d2b+0x1c>
 800f0b4:	0022      	movs	r2, r4
 800f0b6:	4b25      	ldr	r3, [pc, #148]	@ (800f14c <__d2b+0xa8>)
 800f0b8:	4825      	ldr	r0, [pc, #148]	@ (800f150 <__d2b+0xac>)
 800f0ba:	4926      	ldr	r1, [pc, #152]	@ (800f154 <__d2b+0xb0>)
 800f0bc:	f000 fa86 	bl	800f5cc <__assert_func>
 800f0c0:	033b      	lsls	r3, r7, #12
 800f0c2:	007d      	lsls	r5, r7, #1
 800f0c4:	0b1b      	lsrs	r3, r3, #12
 800f0c6:	0d6d      	lsrs	r5, r5, #21
 800f0c8:	d002      	beq.n	800f0d0 <__d2b+0x2c>
 800f0ca:	2280      	movs	r2, #128	@ 0x80
 800f0cc:	0352      	lsls	r2, r2, #13
 800f0ce:	4313      	orrs	r3, r2
 800f0d0:	9301      	str	r3, [sp, #4]
 800f0d2:	2e00      	cmp	r6, #0
 800f0d4:	d025      	beq.n	800f122 <__d2b+0x7e>
 800f0d6:	4668      	mov	r0, sp
 800f0d8:	9600      	str	r6, [sp, #0]
 800f0da:	f7ff fd6c 	bl	800ebb6 <__lo0bits>
 800f0de:	9b01      	ldr	r3, [sp, #4]
 800f0e0:	9900      	ldr	r1, [sp, #0]
 800f0e2:	2800      	cmp	r0, #0
 800f0e4:	d01b      	beq.n	800f11e <__d2b+0x7a>
 800f0e6:	2220      	movs	r2, #32
 800f0e8:	001e      	movs	r6, r3
 800f0ea:	1a12      	subs	r2, r2, r0
 800f0ec:	4096      	lsls	r6, r2
 800f0ee:	0032      	movs	r2, r6
 800f0f0:	40c3      	lsrs	r3, r0
 800f0f2:	430a      	orrs	r2, r1
 800f0f4:	6162      	str	r2, [r4, #20]
 800f0f6:	9301      	str	r3, [sp, #4]
 800f0f8:	9e01      	ldr	r6, [sp, #4]
 800f0fa:	61a6      	str	r6, [r4, #24]
 800f0fc:	1e73      	subs	r3, r6, #1
 800f0fe:	419e      	sbcs	r6, r3
 800f100:	3601      	adds	r6, #1
 800f102:	6126      	str	r6, [r4, #16]
 800f104:	2d00      	cmp	r5, #0
 800f106:	d014      	beq.n	800f132 <__d2b+0x8e>
 800f108:	2635      	movs	r6, #53	@ 0x35
 800f10a:	4b13      	ldr	r3, [pc, #76]	@ (800f158 <__d2b+0xb4>)
 800f10c:	18ed      	adds	r5, r5, r3
 800f10e:	9b08      	ldr	r3, [sp, #32]
 800f110:	182d      	adds	r5, r5, r0
 800f112:	601d      	str	r5, [r3, #0]
 800f114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f116:	1a36      	subs	r6, r6, r0
 800f118:	601e      	str	r6, [r3, #0]
 800f11a:	0020      	movs	r0, r4
 800f11c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f11e:	6161      	str	r1, [r4, #20]
 800f120:	e7ea      	b.n	800f0f8 <__d2b+0x54>
 800f122:	a801      	add	r0, sp, #4
 800f124:	f7ff fd47 	bl	800ebb6 <__lo0bits>
 800f128:	9b01      	ldr	r3, [sp, #4]
 800f12a:	2601      	movs	r6, #1
 800f12c:	6163      	str	r3, [r4, #20]
 800f12e:	3020      	adds	r0, #32
 800f130:	e7e7      	b.n	800f102 <__d2b+0x5e>
 800f132:	4b0a      	ldr	r3, [pc, #40]	@ (800f15c <__d2b+0xb8>)
 800f134:	18c0      	adds	r0, r0, r3
 800f136:	9b08      	ldr	r3, [sp, #32]
 800f138:	6018      	str	r0, [r3, #0]
 800f13a:	4b09      	ldr	r3, [pc, #36]	@ (800f160 <__d2b+0xbc>)
 800f13c:	18f3      	adds	r3, r6, r3
 800f13e:	009b      	lsls	r3, r3, #2
 800f140:	18e3      	adds	r3, r4, r3
 800f142:	6958      	ldr	r0, [r3, #20]
 800f144:	f7ff fd16 	bl	800eb74 <__hi0bits>
 800f148:	0176      	lsls	r6, r6, #5
 800f14a:	e7e3      	b.n	800f114 <__d2b+0x70>
 800f14c:	0800ffe4 	.word	0x0800ffe4
 800f150:	0800fff5 	.word	0x0800fff5
 800f154:	0000030f 	.word	0x0000030f
 800f158:	fffffbcd 	.word	0xfffffbcd
 800f15c:	fffffbce 	.word	0xfffffbce
 800f160:	3fffffff 	.word	0x3fffffff

0800f164 <__ssputs_r>:
 800f164:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f166:	688e      	ldr	r6, [r1, #8]
 800f168:	b085      	sub	sp, #20
 800f16a:	001f      	movs	r7, r3
 800f16c:	000c      	movs	r4, r1
 800f16e:	680b      	ldr	r3, [r1, #0]
 800f170:	9002      	str	r0, [sp, #8]
 800f172:	9203      	str	r2, [sp, #12]
 800f174:	42be      	cmp	r6, r7
 800f176:	d830      	bhi.n	800f1da <__ssputs_r+0x76>
 800f178:	210c      	movs	r1, #12
 800f17a:	5e62      	ldrsh	r2, [r4, r1]
 800f17c:	2190      	movs	r1, #144	@ 0x90
 800f17e:	00c9      	lsls	r1, r1, #3
 800f180:	420a      	tst	r2, r1
 800f182:	d028      	beq.n	800f1d6 <__ssputs_r+0x72>
 800f184:	2003      	movs	r0, #3
 800f186:	6921      	ldr	r1, [r4, #16]
 800f188:	1a5b      	subs	r3, r3, r1
 800f18a:	9301      	str	r3, [sp, #4]
 800f18c:	6963      	ldr	r3, [r4, #20]
 800f18e:	4343      	muls	r3, r0
 800f190:	9801      	ldr	r0, [sp, #4]
 800f192:	0fdd      	lsrs	r5, r3, #31
 800f194:	18ed      	adds	r5, r5, r3
 800f196:	1c7b      	adds	r3, r7, #1
 800f198:	181b      	adds	r3, r3, r0
 800f19a:	106d      	asrs	r5, r5, #1
 800f19c:	42ab      	cmp	r3, r5
 800f19e:	d900      	bls.n	800f1a2 <__ssputs_r+0x3e>
 800f1a0:	001d      	movs	r5, r3
 800f1a2:	0552      	lsls	r2, r2, #21
 800f1a4:	d528      	bpl.n	800f1f8 <__ssputs_r+0x94>
 800f1a6:	0029      	movs	r1, r5
 800f1a8:	9802      	ldr	r0, [sp, #8]
 800f1aa:	f7ff fba7 	bl	800e8fc <_malloc_r>
 800f1ae:	1e06      	subs	r6, r0, #0
 800f1b0:	d02c      	beq.n	800f20c <__ssputs_r+0xa8>
 800f1b2:	9a01      	ldr	r2, [sp, #4]
 800f1b4:	6921      	ldr	r1, [r4, #16]
 800f1b6:	f7fe fc9f 	bl	800daf8 <memcpy>
 800f1ba:	89a2      	ldrh	r2, [r4, #12]
 800f1bc:	4b18      	ldr	r3, [pc, #96]	@ (800f220 <__ssputs_r+0xbc>)
 800f1be:	401a      	ands	r2, r3
 800f1c0:	2380      	movs	r3, #128	@ 0x80
 800f1c2:	4313      	orrs	r3, r2
 800f1c4:	81a3      	strh	r3, [r4, #12]
 800f1c6:	9b01      	ldr	r3, [sp, #4]
 800f1c8:	6126      	str	r6, [r4, #16]
 800f1ca:	18f6      	adds	r6, r6, r3
 800f1cc:	6026      	str	r6, [r4, #0]
 800f1ce:	003e      	movs	r6, r7
 800f1d0:	6165      	str	r5, [r4, #20]
 800f1d2:	1aed      	subs	r5, r5, r3
 800f1d4:	60a5      	str	r5, [r4, #8]
 800f1d6:	42be      	cmp	r6, r7
 800f1d8:	d900      	bls.n	800f1dc <__ssputs_r+0x78>
 800f1da:	003e      	movs	r6, r7
 800f1dc:	0032      	movs	r2, r6
 800f1de:	9903      	ldr	r1, [sp, #12]
 800f1e0:	6820      	ldr	r0, [r4, #0]
 800f1e2:	f000 f9ce 	bl	800f582 <memmove>
 800f1e6:	2000      	movs	r0, #0
 800f1e8:	68a3      	ldr	r3, [r4, #8]
 800f1ea:	1b9b      	subs	r3, r3, r6
 800f1ec:	60a3      	str	r3, [r4, #8]
 800f1ee:	6823      	ldr	r3, [r4, #0]
 800f1f0:	199b      	adds	r3, r3, r6
 800f1f2:	6023      	str	r3, [r4, #0]
 800f1f4:	b005      	add	sp, #20
 800f1f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1f8:	002a      	movs	r2, r5
 800f1fa:	9802      	ldr	r0, [sp, #8]
 800f1fc:	f000 fa43 	bl	800f686 <_realloc_r>
 800f200:	1e06      	subs	r6, r0, #0
 800f202:	d1e0      	bne.n	800f1c6 <__ssputs_r+0x62>
 800f204:	6921      	ldr	r1, [r4, #16]
 800f206:	9802      	ldr	r0, [sp, #8]
 800f208:	f7ff fb02 	bl	800e810 <_free_r>
 800f20c:	230c      	movs	r3, #12
 800f20e:	2001      	movs	r0, #1
 800f210:	9a02      	ldr	r2, [sp, #8]
 800f212:	4240      	negs	r0, r0
 800f214:	6013      	str	r3, [r2, #0]
 800f216:	89a2      	ldrh	r2, [r4, #12]
 800f218:	3334      	adds	r3, #52	@ 0x34
 800f21a:	4313      	orrs	r3, r2
 800f21c:	81a3      	strh	r3, [r4, #12]
 800f21e:	e7e9      	b.n	800f1f4 <__ssputs_r+0x90>
 800f220:	fffffb7f 	.word	0xfffffb7f

0800f224 <_svfiprintf_r>:
 800f224:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f226:	b0a1      	sub	sp, #132	@ 0x84
 800f228:	9003      	str	r0, [sp, #12]
 800f22a:	001d      	movs	r5, r3
 800f22c:	898b      	ldrh	r3, [r1, #12]
 800f22e:	000f      	movs	r7, r1
 800f230:	0016      	movs	r6, r2
 800f232:	061b      	lsls	r3, r3, #24
 800f234:	d511      	bpl.n	800f25a <_svfiprintf_r+0x36>
 800f236:	690b      	ldr	r3, [r1, #16]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d10e      	bne.n	800f25a <_svfiprintf_r+0x36>
 800f23c:	2140      	movs	r1, #64	@ 0x40
 800f23e:	f7ff fb5d 	bl	800e8fc <_malloc_r>
 800f242:	6038      	str	r0, [r7, #0]
 800f244:	6138      	str	r0, [r7, #16]
 800f246:	2800      	cmp	r0, #0
 800f248:	d105      	bne.n	800f256 <_svfiprintf_r+0x32>
 800f24a:	230c      	movs	r3, #12
 800f24c:	9a03      	ldr	r2, [sp, #12]
 800f24e:	6013      	str	r3, [r2, #0]
 800f250:	2001      	movs	r0, #1
 800f252:	4240      	negs	r0, r0
 800f254:	e0cf      	b.n	800f3f6 <_svfiprintf_r+0x1d2>
 800f256:	2340      	movs	r3, #64	@ 0x40
 800f258:	617b      	str	r3, [r7, #20]
 800f25a:	2300      	movs	r3, #0
 800f25c:	ac08      	add	r4, sp, #32
 800f25e:	6163      	str	r3, [r4, #20]
 800f260:	3320      	adds	r3, #32
 800f262:	7663      	strb	r3, [r4, #25]
 800f264:	3310      	adds	r3, #16
 800f266:	76a3      	strb	r3, [r4, #26]
 800f268:	9507      	str	r5, [sp, #28]
 800f26a:	0035      	movs	r5, r6
 800f26c:	782b      	ldrb	r3, [r5, #0]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d001      	beq.n	800f276 <_svfiprintf_r+0x52>
 800f272:	2b25      	cmp	r3, #37	@ 0x25
 800f274:	d148      	bne.n	800f308 <_svfiprintf_r+0xe4>
 800f276:	1bab      	subs	r3, r5, r6
 800f278:	9305      	str	r3, [sp, #20]
 800f27a:	42b5      	cmp	r5, r6
 800f27c:	d00b      	beq.n	800f296 <_svfiprintf_r+0x72>
 800f27e:	0032      	movs	r2, r6
 800f280:	0039      	movs	r1, r7
 800f282:	9803      	ldr	r0, [sp, #12]
 800f284:	f7ff ff6e 	bl	800f164 <__ssputs_r>
 800f288:	3001      	adds	r0, #1
 800f28a:	d100      	bne.n	800f28e <_svfiprintf_r+0x6a>
 800f28c:	e0ae      	b.n	800f3ec <_svfiprintf_r+0x1c8>
 800f28e:	6963      	ldr	r3, [r4, #20]
 800f290:	9a05      	ldr	r2, [sp, #20]
 800f292:	189b      	adds	r3, r3, r2
 800f294:	6163      	str	r3, [r4, #20]
 800f296:	782b      	ldrb	r3, [r5, #0]
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d100      	bne.n	800f29e <_svfiprintf_r+0x7a>
 800f29c:	e0a6      	b.n	800f3ec <_svfiprintf_r+0x1c8>
 800f29e:	2201      	movs	r2, #1
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	4252      	negs	r2, r2
 800f2a4:	6062      	str	r2, [r4, #4]
 800f2a6:	a904      	add	r1, sp, #16
 800f2a8:	3254      	adds	r2, #84	@ 0x54
 800f2aa:	1852      	adds	r2, r2, r1
 800f2ac:	1c6e      	adds	r6, r5, #1
 800f2ae:	6023      	str	r3, [r4, #0]
 800f2b0:	60e3      	str	r3, [r4, #12]
 800f2b2:	60a3      	str	r3, [r4, #8]
 800f2b4:	7013      	strb	r3, [r2, #0]
 800f2b6:	65a3      	str	r3, [r4, #88]	@ 0x58
 800f2b8:	4b54      	ldr	r3, [pc, #336]	@ (800f40c <_svfiprintf_r+0x1e8>)
 800f2ba:	2205      	movs	r2, #5
 800f2bc:	0018      	movs	r0, r3
 800f2be:	7831      	ldrb	r1, [r6, #0]
 800f2c0:	9305      	str	r3, [sp, #20]
 800f2c2:	f7fe fc0e 	bl	800dae2 <memchr>
 800f2c6:	1c75      	adds	r5, r6, #1
 800f2c8:	2800      	cmp	r0, #0
 800f2ca:	d11f      	bne.n	800f30c <_svfiprintf_r+0xe8>
 800f2cc:	6822      	ldr	r2, [r4, #0]
 800f2ce:	06d3      	lsls	r3, r2, #27
 800f2d0:	d504      	bpl.n	800f2dc <_svfiprintf_r+0xb8>
 800f2d2:	2353      	movs	r3, #83	@ 0x53
 800f2d4:	a904      	add	r1, sp, #16
 800f2d6:	185b      	adds	r3, r3, r1
 800f2d8:	2120      	movs	r1, #32
 800f2da:	7019      	strb	r1, [r3, #0]
 800f2dc:	0713      	lsls	r3, r2, #28
 800f2de:	d504      	bpl.n	800f2ea <_svfiprintf_r+0xc6>
 800f2e0:	2353      	movs	r3, #83	@ 0x53
 800f2e2:	a904      	add	r1, sp, #16
 800f2e4:	185b      	adds	r3, r3, r1
 800f2e6:	212b      	movs	r1, #43	@ 0x2b
 800f2e8:	7019      	strb	r1, [r3, #0]
 800f2ea:	7833      	ldrb	r3, [r6, #0]
 800f2ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800f2ee:	d016      	beq.n	800f31e <_svfiprintf_r+0xfa>
 800f2f0:	0035      	movs	r5, r6
 800f2f2:	2100      	movs	r1, #0
 800f2f4:	200a      	movs	r0, #10
 800f2f6:	68e3      	ldr	r3, [r4, #12]
 800f2f8:	782a      	ldrb	r2, [r5, #0]
 800f2fa:	1c6e      	adds	r6, r5, #1
 800f2fc:	3a30      	subs	r2, #48	@ 0x30
 800f2fe:	2a09      	cmp	r2, #9
 800f300:	d950      	bls.n	800f3a4 <_svfiprintf_r+0x180>
 800f302:	2900      	cmp	r1, #0
 800f304:	d111      	bne.n	800f32a <_svfiprintf_r+0x106>
 800f306:	e017      	b.n	800f338 <_svfiprintf_r+0x114>
 800f308:	3501      	adds	r5, #1
 800f30a:	e7af      	b.n	800f26c <_svfiprintf_r+0x48>
 800f30c:	9b05      	ldr	r3, [sp, #20]
 800f30e:	6822      	ldr	r2, [r4, #0]
 800f310:	1ac0      	subs	r0, r0, r3
 800f312:	2301      	movs	r3, #1
 800f314:	4083      	lsls	r3, r0
 800f316:	4313      	orrs	r3, r2
 800f318:	002e      	movs	r6, r5
 800f31a:	6023      	str	r3, [r4, #0]
 800f31c:	e7cc      	b.n	800f2b8 <_svfiprintf_r+0x94>
 800f31e:	9b07      	ldr	r3, [sp, #28]
 800f320:	1d19      	adds	r1, r3, #4
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	9107      	str	r1, [sp, #28]
 800f326:	2b00      	cmp	r3, #0
 800f328:	db01      	blt.n	800f32e <_svfiprintf_r+0x10a>
 800f32a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f32c:	e004      	b.n	800f338 <_svfiprintf_r+0x114>
 800f32e:	425b      	negs	r3, r3
 800f330:	60e3      	str	r3, [r4, #12]
 800f332:	2302      	movs	r3, #2
 800f334:	4313      	orrs	r3, r2
 800f336:	6023      	str	r3, [r4, #0]
 800f338:	782b      	ldrb	r3, [r5, #0]
 800f33a:	2b2e      	cmp	r3, #46	@ 0x2e
 800f33c:	d10c      	bne.n	800f358 <_svfiprintf_r+0x134>
 800f33e:	786b      	ldrb	r3, [r5, #1]
 800f340:	2b2a      	cmp	r3, #42	@ 0x2a
 800f342:	d134      	bne.n	800f3ae <_svfiprintf_r+0x18a>
 800f344:	9b07      	ldr	r3, [sp, #28]
 800f346:	3502      	adds	r5, #2
 800f348:	1d1a      	adds	r2, r3, #4
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	9207      	str	r2, [sp, #28]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	da01      	bge.n	800f356 <_svfiprintf_r+0x132>
 800f352:	2301      	movs	r3, #1
 800f354:	425b      	negs	r3, r3
 800f356:	9309      	str	r3, [sp, #36]	@ 0x24
 800f358:	4e2d      	ldr	r6, [pc, #180]	@ (800f410 <_svfiprintf_r+0x1ec>)
 800f35a:	2203      	movs	r2, #3
 800f35c:	0030      	movs	r0, r6
 800f35e:	7829      	ldrb	r1, [r5, #0]
 800f360:	f7fe fbbf 	bl	800dae2 <memchr>
 800f364:	2800      	cmp	r0, #0
 800f366:	d006      	beq.n	800f376 <_svfiprintf_r+0x152>
 800f368:	2340      	movs	r3, #64	@ 0x40
 800f36a:	1b80      	subs	r0, r0, r6
 800f36c:	4083      	lsls	r3, r0
 800f36e:	6822      	ldr	r2, [r4, #0]
 800f370:	3501      	adds	r5, #1
 800f372:	4313      	orrs	r3, r2
 800f374:	6023      	str	r3, [r4, #0]
 800f376:	7829      	ldrb	r1, [r5, #0]
 800f378:	2206      	movs	r2, #6
 800f37a:	4826      	ldr	r0, [pc, #152]	@ (800f414 <_svfiprintf_r+0x1f0>)
 800f37c:	1c6e      	adds	r6, r5, #1
 800f37e:	7621      	strb	r1, [r4, #24]
 800f380:	f7fe fbaf 	bl	800dae2 <memchr>
 800f384:	2800      	cmp	r0, #0
 800f386:	d038      	beq.n	800f3fa <_svfiprintf_r+0x1d6>
 800f388:	4b23      	ldr	r3, [pc, #140]	@ (800f418 <_svfiprintf_r+0x1f4>)
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d122      	bne.n	800f3d4 <_svfiprintf_r+0x1b0>
 800f38e:	2207      	movs	r2, #7
 800f390:	9b07      	ldr	r3, [sp, #28]
 800f392:	3307      	adds	r3, #7
 800f394:	4393      	bics	r3, r2
 800f396:	3308      	adds	r3, #8
 800f398:	9307      	str	r3, [sp, #28]
 800f39a:	6963      	ldr	r3, [r4, #20]
 800f39c:	9a04      	ldr	r2, [sp, #16]
 800f39e:	189b      	adds	r3, r3, r2
 800f3a0:	6163      	str	r3, [r4, #20]
 800f3a2:	e762      	b.n	800f26a <_svfiprintf_r+0x46>
 800f3a4:	4343      	muls	r3, r0
 800f3a6:	0035      	movs	r5, r6
 800f3a8:	2101      	movs	r1, #1
 800f3aa:	189b      	adds	r3, r3, r2
 800f3ac:	e7a4      	b.n	800f2f8 <_svfiprintf_r+0xd4>
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	200a      	movs	r0, #10
 800f3b2:	0019      	movs	r1, r3
 800f3b4:	3501      	adds	r5, #1
 800f3b6:	6063      	str	r3, [r4, #4]
 800f3b8:	782a      	ldrb	r2, [r5, #0]
 800f3ba:	1c6e      	adds	r6, r5, #1
 800f3bc:	3a30      	subs	r2, #48	@ 0x30
 800f3be:	2a09      	cmp	r2, #9
 800f3c0:	d903      	bls.n	800f3ca <_svfiprintf_r+0x1a6>
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d0c8      	beq.n	800f358 <_svfiprintf_r+0x134>
 800f3c6:	9109      	str	r1, [sp, #36]	@ 0x24
 800f3c8:	e7c6      	b.n	800f358 <_svfiprintf_r+0x134>
 800f3ca:	4341      	muls	r1, r0
 800f3cc:	0035      	movs	r5, r6
 800f3ce:	2301      	movs	r3, #1
 800f3d0:	1889      	adds	r1, r1, r2
 800f3d2:	e7f1      	b.n	800f3b8 <_svfiprintf_r+0x194>
 800f3d4:	aa07      	add	r2, sp, #28
 800f3d6:	9200      	str	r2, [sp, #0]
 800f3d8:	0021      	movs	r1, r4
 800f3da:	003a      	movs	r2, r7
 800f3dc:	4b0f      	ldr	r3, [pc, #60]	@ (800f41c <_svfiprintf_r+0x1f8>)
 800f3de:	9803      	ldr	r0, [sp, #12]
 800f3e0:	f7fd fdfe 	bl	800cfe0 <_printf_float>
 800f3e4:	9004      	str	r0, [sp, #16]
 800f3e6:	9b04      	ldr	r3, [sp, #16]
 800f3e8:	3301      	adds	r3, #1
 800f3ea:	d1d6      	bne.n	800f39a <_svfiprintf_r+0x176>
 800f3ec:	89bb      	ldrh	r3, [r7, #12]
 800f3ee:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800f3f0:	065b      	lsls	r3, r3, #25
 800f3f2:	d500      	bpl.n	800f3f6 <_svfiprintf_r+0x1d2>
 800f3f4:	e72c      	b.n	800f250 <_svfiprintf_r+0x2c>
 800f3f6:	b021      	add	sp, #132	@ 0x84
 800f3f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f3fa:	aa07      	add	r2, sp, #28
 800f3fc:	9200      	str	r2, [sp, #0]
 800f3fe:	0021      	movs	r1, r4
 800f400:	003a      	movs	r2, r7
 800f402:	4b06      	ldr	r3, [pc, #24]	@ (800f41c <_svfiprintf_r+0x1f8>)
 800f404:	9803      	ldr	r0, [sp, #12]
 800f406:	f7fe f899 	bl	800d53c <_printf_i>
 800f40a:	e7eb      	b.n	800f3e4 <_svfiprintf_r+0x1c0>
 800f40c:	08010150 	.word	0x08010150
 800f410:	08010156 	.word	0x08010156
 800f414:	0801015a 	.word	0x0801015a
 800f418:	0800cfe1 	.word	0x0800cfe1
 800f41c:	0800f165 	.word	0x0800f165

0800f420 <__sflush_r>:
 800f420:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f422:	220c      	movs	r2, #12
 800f424:	5e8b      	ldrsh	r3, [r1, r2]
 800f426:	0005      	movs	r5, r0
 800f428:	000c      	movs	r4, r1
 800f42a:	071a      	lsls	r2, r3, #28
 800f42c:	d456      	bmi.n	800f4dc <__sflush_r+0xbc>
 800f42e:	684a      	ldr	r2, [r1, #4]
 800f430:	2a00      	cmp	r2, #0
 800f432:	dc02      	bgt.n	800f43a <__sflush_r+0x1a>
 800f434:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800f436:	2a00      	cmp	r2, #0
 800f438:	dd4e      	ble.n	800f4d8 <__sflush_r+0xb8>
 800f43a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800f43c:	2f00      	cmp	r7, #0
 800f43e:	d04b      	beq.n	800f4d8 <__sflush_r+0xb8>
 800f440:	2200      	movs	r2, #0
 800f442:	2080      	movs	r0, #128	@ 0x80
 800f444:	682e      	ldr	r6, [r5, #0]
 800f446:	602a      	str	r2, [r5, #0]
 800f448:	001a      	movs	r2, r3
 800f44a:	0140      	lsls	r0, r0, #5
 800f44c:	6a21      	ldr	r1, [r4, #32]
 800f44e:	4002      	ands	r2, r0
 800f450:	4203      	tst	r3, r0
 800f452:	d033      	beq.n	800f4bc <__sflush_r+0x9c>
 800f454:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f456:	89a3      	ldrh	r3, [r4, #12]
 800f458:	075b      	lsls	r3, r3, #29
 800f45a:	d506      	bpl.n	800f46a <__sflush_r+0x4a>
 800f45c:	6863      	ldr	r3, [r4, #4]
 800f45e:	1ad2      	subs	r2, r2, r3
 800f460:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f462:	2b00      	cmp	r3, #0
 800f464:	d001      	beq.n	800f46a <__sflush_r+0x4a>
 800f466:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f468:	1ad2      	subs	r2, r2, r3
 800f46a:	2300      	movs	r3, #0
 800f46c:	0028      	movs	r0, r5
 800f46e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800f470:	6a21      	ldr	r1, [r4, #32]
 800f472:	47b8      	blx	r7
 800f474:	89a2      	ldrh	r2, [r4, #12]
 800f476:	1c43      	adds	r3, r0, #1
 800f478:	d106      	bne.n	800f488 <__sflush_r+0x68>
 800f47a:	6829      	ldr	r1, [r5, #0]
 800f47c:	291d      	cmp	r1, #29
 800f47e:	d846      	bhi.n	800f50e <__sflush_r+0xee>
 800f480:	4b29      	ldr	r3, [pc, #164]	@ (800f528 <__sflush_r+0x108>)
 800f482:	410b      	asrs	r3, r1
 800f484:	07db      	lsls	r3, r3, #31
 800f486:	d442      	bmi.n	800f50e <__sflush_r+0xee>
 800f488:	2300      	movs	r3, #0
 800f48a:	6063      	str	r3, [r4, #4]
 800f48c:	6923      	ldr	r3, [r4, #16]
 800f48e:	6023      	str	r3, [r4, #0]
 800f490:	04d2      	lsls	r2, r2, #19
 800f492:	d505      	bpl.n	800f4a0 <__sflush_r+0x80>
 800f494:	1c43      	adds	r3, r0, #1
 800f496:	d102      	bne.n	800f49e <__sflush_r+0x7e>
 800f498:	682b      	ldr	r3, [r5, #0]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d100      	bne.n	800f4a0 <__sflush_r+0x80>
 800f49e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f4a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f4a2:	602e      	str	r6, [r5, #0]
 800f4a4:	2900      	cmp	r1, #0
 800f4a6:	d017      	beq.n	800f4d8 <__sflush_r+0xb8>
 800f4a8:	0023      	movs	r3, r4
 800f4aa:	3344      	adds	r3, #68	@ 0x44
 800f4ac:	4299      	cmp	r1, r3
 800f4ae:	d002      	beq.n	800f4b6 <__sflush_r+0x96>
 800f4b0:	0028      	movs	r0, r5
 800f4b2:	f7ff f9ad 	bl	800e810 <_free_r>
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800f4ba:	e00d      	b.n	800f4d8 <__sflush_r+0xb8>
 800f4bc:	2301      	movs	r3, #1
 800f4be:	0028      	movs	r0, r5
 800f4c0:	47b8      	blx	r7
 800f4c2:	0002      	movs	r2, r0
 800f4c4:	1c43      	adds	r3, r0, #1
 800f4c6:	d1c6      	bne.n	800f456 <__sflush_r+0x36>
 800f4c8:	682b      	ldr	r3, [r5, #0]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d0c3      	beq.n	800f456 <__sflush_r+0x36>
 800f4ce:	2b1d      	cmp	r3, #29
 800f4d0:	d001      	beq.n	800f4d6 <__sflush_r+0xb6>
 800f4d2:	2b16      	cmp	r3, #22
 800f4d4:	d11a      	bne.n	800f50c <__sflush_r+0xec>
 800f4d6:	602e      	str	r6, [r5, #0]
 800f4d8:	2000      	movs	r0, #0
 800f4da:	e01e      	b.n	800f51a <__sflush_r+0xfa>
 800f4dc:	690e      	ldr	r6, [r1, #16]
 800f4de:	2e00      	cmp	r6, #0
 800f4e0:	d0fa      	beq.n	800f4d8 <__sflush_r+0xb8>
 800f4e2:	680f      	ldr	r7, [r1, #0]
 800f4e4:	600e      	str	r6, [r1, #0]
 800f4e6:	1bba      	subs	r2, r7, r6
 800f4e8:	9201      	str	r2, [sp, #4]
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	079b      	lsls	r3, r3, #30
 800f4ee:	d100      	bne.n	800f4f2 <__sflush_r+0xd2>
 800f4f0:	694a      	ldr	r2, [r1, #20]
 800f4f2:	60a2      	str	r2, [r4, #8]
 800f4f4:	9b01      	ldr	r3, [sp, #4]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	ddee      	ble.n	800f4d8 <__sflush_r+0xb8>
 800f4fa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800f4fc:	0032      	movs	r2, r6
 800f4fe:	001f      	movs	r7, r3
 800f500:	0028      	movs	r0, r5
 800f502:	9b01      	ldr	r3, [sp, #4]
 800f504:	6a21      	ldr	r1, [r4, #32]
 800f506:	47b8      	blx	r7
 800f508:	2800      	cmp	r0, #0
 800f50a:	dc07      	bgt.n	800f51c <__sflush_r+0xfc>
 800f50c:	89a2      	ldrh	r2, [r4, #12]
 800f50e:	2340      	movs	r3, #64	@ 0x40
 800f510:	2001      	movs	r0, #1
 800f512:	4313      	orrs	r3, r2
 800f514:	b21b      	sxth	r3, r3
 800f516:	81a3      	strh	r3, [r4, #12]
 800f518:	4240      	negs	r0, r0
 800f51a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f51c:	9b01      	ldr	r3, [sp, #4]
 800f51e:	1836      	adds	r6, r6, r0
 800f520:	1a1b      	subs	r3, r3, r0
 800f522:	9301      	str	r3, [sp, #4]
 800f524:	e7e6      	b.n	800f4f4 <__sflush_r+0xd4>
 800f526:	46c0      	nop			@ (mov r8, r8)
 800f528:	dfbffffe 	.word	0xdfbffffe

0800f52c <_fflush_r>:
 800f52c:	690b      	ldr	r3, [r1, #16]
 800f52e:	b570      	push	{r4, r5, r6, lr}
 800f530:	0005      	movs	r5, r0
 800f532:	000c      	movs	r4, r1
 800f534:	2b00      	cmp	r3, #0
 800f536:	d102      	bne.n	800f53e <_fflush_r+0x12>
 800f538:	2500      	movs	r5, #0
 800f53a:	0028      	movs	r0, r5
 800f53c:	bd70      	pop	{r4, r5, r6, pc}
 800f53e:	2800      	cmp	r0, #0
 800f540:	d004      	beq.n	800f54c <_fflush_r+0x20>
 800f542:	6a03      	ldr	r3, [r0, #32]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d101      	bne.n	800f54c <_fflush_r+0x20>
 800f548:	f7fe f996 	bl	800d878 <__sinit>
 800f54c:	220c      	movs	r2, #12
 800f54e:	5ea3      	ldrsh	r3, [r4, r2]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d0f1      	beq.n	800f538 <_fflush_r+0xc>
 800f554:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f556:	07d2      	lsls	r2, r2, #31
 800f558:	d404      	bmi.n	800f564 <_fflush_r+0x38>
 800f55a:	059b      	lsls	r3, r3, #22
 800f55c:	d402      	bmi.n	800f564 <_fflush_r+0x38>
 800f55e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f560:	f7fe fabd 	bl	800dade <__retarget_lock_acquire_recursive>
 800f564:	0028      	movs	r0, r5
 800f566:	0021      	movs	r1, r4
 800f568:	f7ff ff5a 	bl	800f420 <__sflush_r>
 800f56c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f56e:	0005      	movs	r5, r0
 800f570:	07db      	lsls	r3, r3, #31
 800f572:	d4e2      	bmi.n	800f53a <_fflush_r+0xe>
 800f574:	89a3      	ldrh	r3, [r4, #12]
 800f576:	059b      	lsls	r3, r3, #22
 800f578:	d4df      	bmi.n	800f53a <_fflush_r+0xe>
 800f57a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f57c:	f7fe fab0 	bl	800dae0 <__retarget_lock_release_recursive>
 800f580:	e7db      	b.n	800f53a <_fflush_r+0xe>

0800f582 <memmove>:
 800f582:	b510      	push	{r4, lr}
 800f584:	4288      	cmp	r0, r1
 800f586:	d806      	bhi.n	800f596 <memmove+0x14>
 800f588:	2300      	movs	r3, #0
 800f58a:	429a      	cmp	r2, r3
 800f58c:	d008      	beq.n	800f5a0 <memmove+0x1e>
 800f58e:	5ccc      	ldrb	r4, [r1, r3]
 800f590:	54c4      	strb	r4, [r0, r3]
 800f592:	3301      	adds	r3, #1
 800f594:	e7f9      	b.n	800f58a <memmove+0x8>
 800f596:	188b      	adds	r3, r1, r2
 800f598:	4298      	cmp	r0, r3
 800f59a:	d2f5      	bcs.n	800f588 <memmove+0x6>
 800f59c:	3a01      	subs	r2, #1
 800f59e:	d200      	bcs.n	800f5a2 <memmove+0x20>
 800f5a0:	bd10      	pop	{r4, pc}
 800f5a2:	5c8b      	ldrb	r3, [r1, r2]
 800f5a4:	5483      	strb	r3, [r0, r2]
 800f5a6:	e7f9      	b.n	800f59c <memmove+0x1a>

0800f5a8 <_sbrk_r>:
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	b570      	push	{r4, r5, r6, lr}
 800f5ac:	4d06      	ldr	r5, [pc, #24]	@ (800f5c8 <_sbrk_r+0x20>)
 800f5ae:	0004      	movs	r4, r0
 800f5b0:	0008      	movs	r0, r1
 800f5b2:	602b      	str	r3, [r5, #0]
 800f5b4:	f7f3 fd1a 	bl	8002fec <_sbrk>
 800f5b8:	1c43      	adds	r3, r0, #1
 800f5ba:	d103      	bne.n	800f5c4 <_sbrk_r+0x1c>
 800f5bc:	682b      	ldr	r3, [r5, #0]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d000      	beq.n	800f5c4 <_sbrk_r+0x1c>
 800f5c2:	6023      	str	r3, [r4, #0]
 800f5c4:	bd70      	pop	{r4, r5, r6, pc}
 800f5c6:	46c0      	nop			@ (mov r8, r8)
 800f5c8:	20001cd8 	.word	0x20001cd8

0800f5cc <__assert_func>:
 800f5cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f5ce:	0014      	movs	r4, r2
 800f5d0:	001a      	movs	r2, r3
 800f5d2:	4b09      	ldr	r3, [pc, #36]	@ (800f5f8 <__assert_func+0x2c>)
 800f5d4:	0005      	movs	r5, r0
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	000e      	movs	r6, r1
 800f5da:	68d8      	ldr	r0, [r3, #12]
 800f5dc:	4b07      	ldr	r3, [pc, #28]	@ (800f5fc <__assert_func+0x30>)
 800f5de:	2c00      	cmp	r4, #0
 800f5e0:	d101      	bne.n	800f5e6 <__assert_func+0x1a>
 800f5e2:	4b07      	ldr	r3, [pc, #28]	@ (800f600 <__assert_func+0x34>)
 800f5e4:	001c      	movs	r4, r3
 800f5e6:	4907      	ldr	r1, [pc, #28]	@ (800f604 <__assert_func+0x38>)
 800f5e8:	9301      	str	r3, [sp, #4]
 800f5ea:	9402      	str	r4, [sp, #8]
 800f5ec:	002b      	movs	r3, r5
 800f5ee:	9600      	str	r6, [sp, #0]
 800f5f0:	f000 f886 	bl	800f700 <fiprintf>
 800f5f4:	f000 f894 	bl	800f720 <abort>
 800f5f8:	200001a0 	.word	0x200001a0
 800f5fc:	0801016b 	.word	0x0801016b
 800f600:	080101a6 	.word	0x080101a6
 800f604:	08010178 	.word	0x08010178

0800f608 <_calloc_r>:
 800f608:	b570      	push	{r4, r5, r6, lr}
 800f60a:	0c0b      	lsrs	r3, r1, #16
 800f60c:	0c15      	lsrs	r5, r2, #16
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d11e      	bne.n	800f650 <_calloc_r+0x48>
 800f612:	2d00      	cmp	r5, #0
 800f614:	d10c      	bne.n	800f630 <_calloc_r+0x28>
 800f616:	b289      	uxth	r1, r1
 800f618:	b294      	uxth	r4, r2
 800f61a:	434c      	muls	r4, r1
 800f61c:	0021      	movs	r1, r4
 800f61e:	f7ff f96d 	bl	800e8fc <_malloc_r>
 800f622:	1e05      	subs	r5, r0, #0
 800f624:	d01a      	beq.n	800f65c <_calloc_r+0x54>
 800f626:	0022      	movs	r2, r4
 800f628:	2100      	movs	r1, #0
 800f62a:	f7fe f9d3 	bl	800d9d4 <memset>
 800f62e:	e016      	b.n	800f65e <_calloc_r+0x56>
 800f630:	1c2b      	adds	r3, r5, #0
 800f632:	1c0c      	adds	r4, r1, #0
 800f634:	b289      	uxth	r1, r1
 800f636:	b292      	uxth	r2, r2
 800f638:	434a      	muls	r2, r1
 800f63a:	b29b      	uxth	r3, r3
 800f63c:	b2a1      	uxth	r1, r4
 800f63e:	4359      	muls	r1, r3
 800f640:	0c14      	lsrs	r4, r2, #16
 800f642:	190c      	adds	r4, r1, r4
 800f644:	0c23      	lsrs	r3, r4, #16
 800f646:	d107      	bne.n	800f658 <_calloc_r+0x50>
 800f648:	0424      	lsls	r4, r4, #16
 800f64a:	b292      	uxth	r2, r2
 800f64c:	4314      	orrs	r4, r2
 800f64e:	e7e5      	b.n	800f61c <_calloc_r+0x14>
 800f650:	2d00      	cmp	r5, #0
 800f652:	d101      	bne.n	800f658 <_calloc_r+0x50>
 800f654:	1c14      	adds	r4, r2, #0
 800f656:	e7ed      	b.n	800f634 <_calloc_r+0x2c>
 800f658:	230c      	movs	r3, #12
 800f65a:	6003      	str	r3, [r0, #0]
 800f65c:	2500      	movs	r5, #0
 800f65e:	0028      	movs	r0, r5
 800f660:	bd70      	pop	{r4, r5, r6, pc}

0800f662 <__ascii_mbtowc>:
 800f662:	b082      	sub	sp, #8
 800f664:	2900      	cmp	r1, #0
 800f666:	d100      	bne.n	800f66a <__ascii_mbtowc+0x8>
 800f668:	a901      	add	r1, sp, #4
 800f66a:	1e10      	subs	r0, r2, #0
 800f66c:	d006      	beq.n	800f67c <__ascii_mbtowc+0x1a>
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d006      	beq.n	800f680 <__ascii_mbtowc+0x1e>
 800f672:	7813      	ldrb	r3, [r2, #0]
 800f674:	600b      	str	r3, [r1, #0]
 800f676:	7810      	ldrb	r0, [r2, #0]
 800f678:	1e43      	subs	r3, r0, #1
 800f67a:	4198      	sbcs	r0, r3
 800f67c:	b002      	add	sp, #8
 800f67e:	4770      	bx	lr
 800f680:	2002      	movs	r0, #2
 800f682:	4240      	negs	r0, r0
 800f684:	e7fa      	b.n	800f67c <__ascii_mbtowc+0x1a>

0800f686 <_realloc_r>:
 800f686:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f688:	0006      	movs	r6, r0
 800f68a:	000c      	movs	r4, r1
 800f68c:	0015      	movs	r5, r2
 800f68e:	2900      	cmp	r1, #0
 800f690:	d105      	bne.n	800f69e <_realloc_r+0x18>
 800f692:	0011      	movs	r1, r2
 800f694:	f7ff f932 	bl	800e8fc <_malloc_r>
 800f698:	0004      	movs	r4, r0
 800f69a:	0020      	movs	r0, r4
 800f69c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f69e:	2a00      	cmp	r2, #0
 800f6a0:	d103      	bne.n	800f6aa <_realloc_r+0x24>
 800f6a2:	f7ff f8b5 	bl	800e810 <_free_r>
 800f6a6:	2400      	movs	r4, #0
 800f6a8:	e7f7      	b.n	800f69a <_realloc_r+0x14>
 800f6aa:	f000 f840 	bl	800f72e <_malloc_usable_size_r>
 800f6ae:	0007      	movs	r7, r0
 800f6b0:	4285      	cmp	r5, r0
 800f6b2:	d802      	bhi.n	800f6ba <_realloc_r+0x34>
 800f6b4:	0843      	lsrs	r3, r0, #1
 800f6b6:	42ab      	cmp	r3, r5
 800f6b8:	d3ef      	bcc.n	800f69a <_realloc_r+0x14>
 800f6ba:	0029      	movs	r1, r5
 800f6bc:	0030      	movs	r0, r6
 800f6be:	f7ff f91d 	bl	800e8fc <_malloc_r>
 800f6c2:	9001      	str	r0, [sp, #4]
 800f6c4:	2800      	cmp	r0, #0
 800f6c6:	d0ee      	beq.n	800f6a6 <_realloc_r+0x20>
 800f6c8:	002a      	movs	r2, r5
 800f6ca:	42bd      	cmp	r5, r7
 800f6cc:	d900      	bls.n	800f6d0 <_realloc_r+0x4a>
 800f6ce:	003a      	movs	r2, r7
 800f6d0:	0021      	movs	r1, r4
 800f6d2:	9801      	ldr	r0, [sp, #4]
 800f6d4:	f7fe fa10 	bl	800daf8 <memcpy>
 800f6d8:	0021      	movs	r1, r4
 800f6da:	0030      	movs	r0, r6
 800f6dc:	f7ff f898 	bl	800e810 <_free_r>
 800f6e0:	9c01      	ldr	r4, [sp, #4]
 800f6e2:	e7da      	b.n	800f69a <_realloc_r+0x14>

0800f6e4 <__ascii_wctomb>:
 800f6e4:	0003      	movs	r3, r0
 800f6e6:	1e08      	subs	r0, r1, #0
 800f6e8:	d005      	beq.n	800f6f6 <__ascii_wctomb+0x12>
 800f6ea:	2aff      	cmp	r2, #255	@ 0xff
 800f6ec:	d904      	bls.n	800f6f8 <__ascii_wctomb+0x14>
 800f6ee:	228a      	movs	r2, #138	@ 0x8a
 800f6f0:	2001      	movs	r0, #1
 800f6f2:	601a      	str	r2, [r3, #0]
 800f6f4:	4240      	negs	r0, r0
 800f6f6:	4770      	bx	lr
 800f6f8:	2001      	movs	r0, #1
 800f6fa:	700a      	strb	r2, [r1, #0]
 800f6fc:	e7fb      	b.n	800f6f6 <__ascii_wctomb+0x12>
	...

0800f700 <fiprintf>:
 800f700:	b40e      	push	{r1, r2, r3}
 800f702:	b517      	push	{r0, r1, r2, r4, lr}
 800f704:	4c05      	ldr	r4, [pc, #20]	@ (800f71c <fiprintf+0x1c>)
 800f706:	ab05      	add	r3, sp, #20
 800f708:	cb04      	ldmia	r3!, {r2}
 800f70a:	0001      	movs	r1, r0
 800f70c:	6820      	ldr	r0, [r4, #0]
 800f70e:	9301      	str	r3, [sp, #4]
 800f710:	f000 f83c 	bl	800f78c <_vfiprintf_r>
 800f714:	bc1e      	pop	{r1, r2, r3, r4}
 800f716:	bc08      	pop	{r3}
 800f718:	b003      	add	sp, #12
 800f71a:	4718      	bx	r3
 800f71c:	200001a0 	.word	0x200001a0

0800f720 <abort>:
 800f720:	2006      	movs	r0, #6
 800f722:	b510      	push	{r4, lr}
 800f724:	f000 fa18 	bl	800fb58 <raise>
 800f728:	2001      	movs	r0, #1
 800f72a:	f7f3 fbed 	bl	8002f08 <_exit>

0800f72e <_malloc_usable_size_r>:
 800f72e:	1f0b      	subs	r3, r1, #4
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	1f18      	subs	r0, r3, #4
 800f734:	2b00      	cmp	r3, #0
 800f736:	da01      	bge.n	800f73c <_malloc_usable_size_r+0xe>
 800f738:	580b      	ldr	r3, [r1, r0]
 800f73a:	18c0      	adds	r0, r0, r3
 800f73c:	4770      	bx	lr

0800f73e <__sfputc_r>:
 800f73e:	6893      	ldr	r3, [r2, #8]
 800f740:	b510      	push	{r4, lr}
 800f742:	3b01      	subs	r3, #1
 800f744:	6093      	str	r3, [r2, #8]
 800f746:	2b00      	cmp	r3, #0
 800f748:	da04      	bge.n	800f754 <__sfputc_r+0x16>
 800f74a:	6994      	ldr	r4, [r2, #24]
 800f74c:	42a3      	cmp	r3, r4
 800f74e:	db07      	blt.n	800f760 <__sfputc_r+0x22>
 800f750:	290a      	cmp	r1, #10
 800f752:	d005      	beq.n	800f760 <__sfputc_r+0x22>
 800f754:	6813      	ldr	r3, [r2, #0]
 800f756:	1c58      	adds	r0, r3, #1
 800f758:	6010      	str	r0, [r2, #0]
 800f75a:	7019      	strb	r1, [r3, #0]
 800f75c:	0008      	movs	r0, r1
 800f75e:	bd10      	pop	{r4, pc}
 800f760:	f000 f930 	bl	800f9c4 <__swbuf_r>
 800f764:	0001      	movs	r1, r0
 800f766:	e7f9      	b.n	800f75c <__sfputc_r+0x1e>

0800f768 <__sfputs_r>:
 800f768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f76a:	0006      	movs	r6, r0
 800f76c:	000f      	movs	r7, r1
 800f76e:	0014      	movs	r4, r2
 800f770:	18d5      	adds	r5, r2, r3
 800f772:	42ac      	cmp	r4, r5
 800f774:	d101      	bne.n	800f77a <__sfputs_r+0x12>
 800f776:	2000      	movs	r0, #0
 800f778:	e007      	b.n	800f78a <__sfputs_r+0x22>
 800f77a:	7821      	ldrb	r1, [r4, #0]
 800f77c:	003a      	movs	r2, r7
 800f77e:	0030      	movs	r0, r6
 800f780:	f7ff ffdd 	bl	800f73e <__sfputc_r>
 800f784:	3401      	adds	r4, #1
 800f786:	1c43      	adds	r3, r0, #1
 800f788:	d1f3      	bne.n	800f772 <__sfputs_r+0xa>
 800f78a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f78c <_vfiprintf_r>:
 800f78c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f78e:	b0a1      	sub	sp, #132	@ 0x84
 800f790:	000f      	movs	r7, r1
 800f792:	0015      	movs	r5, r2
 800f794:	001e      	movs	r6, r3
 800f796:	9003      	str	r0, [sp, #12]
 800f798:	2800      	cmp	r0, #0
 800f79a:	d004      	beq.n	800f7a6 <_vfiprintf_r+0x1a>
 800f79c:	6a03      	ldr	r3, [r0, #32]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d101      	bne.n	800f7a6 <_vfiprintf_r+0x1a>
 800f7a2:	f7fe f869 	bl	800d878 <__sinit>
 800f7a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f7a8:	07db      	lsls	r3, r3, #31
 800f7aa:	d405      	bmi.n	800f7b8 <_vfiprintf_r+0x2c>
 800f7ac:	89bb      	ldrh	r3, [r7, #12]
 800f7ae:	059b      	lsls	r3, r3, #22
 800f7b0:	d402      	bmi.n	800f7b8 <_vfiprintf_r+0x2c>
 800f7b2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f7b4:	f7fe f993 	bl	800dade <__retarget_lock_acquire_recursive>
 800f7b8:	89bb      	ldrh	r3, [r7, #12]
 800f7ba:	071b      	lsls	r3, r3, #28
 800f7bc:	d502      	bpl.n	800f7c4 <_vfiprintf_r+0x38>
 800f7be:	693b      	ldr	r3, [r7, #16]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d113      	bne.n	800f7ec <_vfiprintf_r+0x60>
 800f7c4:	0039      	movs	r1, r7
 800f7c6:	9803      	ldr	r0, [sp, #12]
 800f7c8:	f000 f93e 	bl	800fa48 <__swsetup_r>
 800f7cc:	2800      	cmp	r0, #0
 800f7ce:	d00d      	beq.n	800f7ec <_vfiprintf_r+0x60>
 800f7d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f7d2:	07db      	lsls	r3, r3, #31
 800f7d4:	d503      	bpl.n	800f7de <_vfiprintf_r+0x52>
 800f7d6:	2001      	movs	r0, #1
 800f7d8:	4240      	negs	r0, r0
 800f7da:	b021      	add	sp, #132	@ 0x84
 800f7dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7de:	89bb      	ldrh	r3, [r7, #12]
 800f7e0:	059b      	lsls	r3, r3, #22
 800f7e2:	d4f8      	bmi.n	800f7d6 <_vfiprintf_r+0x4a>
 800f7e4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f7e6:	f7fe f97b 	bl	800dae0 <__retarget_lock_release_recursive>
 800f7ea:	e7f4      	b.n	800f7d6 <_vfiprintf_r+0x4a>
 800f7ec:	2300      	movs	r3, #0
 800f7ee:	ac08      	add	r4, sp, #32
 800f7f0:	6163      	str	r3, [r4, #20]
 800f7f2:	3320      	adds	r3, #32
 800f7f4:	7663      	strb	r3, [r4, #25]
 800f7f6:	3310      	adds	r3, #16
 800f7f8:	76a3      	strb	r3, [r4, #26]
 800f7fa:	9607      	str	r6, [sp, #28]
 800f7fc:	002e      	movs	r6, r5
 800f7fe:	7833      	ldrb	r3, [r6, #0]
 800f800:	2b00      	cmp	r3, #0
 800f802:	d001      	beq.n	800f808 <_vfiprintf_r+0x7c>
 800f804:	2b25      	cmp	r3, #37	@ 0x25
 800f806:	d148      	bne.n	800f89a <_vfiprintf_r+0x10e>
 800f808:	1b73      	subs	r3, r6, r5
 800f80a:	9305      	str	r3, [sp, #20]
 800f80c:	42ae      	cmp	r6, r5
 800f80e:	d00b      	beq.n	800f828 <_vfiprintf_r+0x9c>
 800f810:	002a      	movs	r2, r5
 800f812:	0039      	movs	r1, r7
 800f814:	9803      	ldr	r0, [sp, #12]
 800f816:	f7ff ffa7 	bl	800f768 <__sfputs_r>
 800f81a:	3001      	adds	r0, #1
 800f81c:	d100      	bne.n	800f820 <_vfiprintf_r+0x94>
 800f81e:	e0ae      	b.n	800f97e <_vfiprintf_r+0x1f2>
 800f820:	6963      	ldr	r3, [r4, #20]
 800f822:	9a05      	ldr	r2, [sp, #20]
 800f824:	189b      	adds	r3, r3, r2
 800f826:	6163      	str	r3, [r4, #20]
 800f828:	7833      	ldrb	r3, [r6, #0]
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d100      	bne.n	800f830 <_vfiprintf_r+0xa4>
 800f82e:	e0a6      	b.n	800f97e <_vfiprintf_r+0x1f2>
 800f830:	2201      	movs	r2, #1
 800f832:	2300      	movs	r3, #0
 800f834:	4252      	negs	r2, r2
 800f836:	6062      	str	r2, [r4, #4]
 800f838:	a904      	add	r1, sp, #16
 800f83a:	3254      	adds	r2, #84	@ 0x54
 800f83c:	1852      	adds	r2, r2, r1
 800f83e:	1c75      	adds	r5, r6, #1
 800f840:	6023      	str	r3, [r4, #0]
 800f842:	60e3      	str	r3, [r4, #12]
 800f844:	60a3      	str	r3, [r4, #8]
 800f846:	7013      	strb	r3, [r2, #0]
 800f848:	65a3      	str	r3, [r4, #88]	@ 0x58
 800f84a:	4b59      	ldr	r3, [pc, #356]	@ (800f9b0 <_vfiprintf_r+0x224>)
 800f84c:	2205      	movs	r2, #5
 800f84e:	0018      	movs	r0, r3
 800f850:	7829      	ldrb	r1, [r5, #0]
 800f852:	9305      	str	r3, [sp, #20]
 800f854:	f7fe f945 	bl	800dae2 <memchr>
 800f858:	1c6e      	adds	r6, r5, #1
 800f85a:	2800      	cmp	r0, #0
 800f85c:	d11f      	bne.n	800f89e <_vfiprintf_r+0x112>
 800f85e:	6822      	ldr	r2, [r4, #0]
 800f860:	06d3      	lsls	r3, r2, #27
 800f862:	d504      	bpl.n	800f86e <_vfiprintf_r+0xe2>
 800f864:	2353      	movs	r3, #83	@ 0x53
 800f866:	a904      	add	r1, sp, #16
 800f868:	185b      	adds	r3, r3, r1
 800f86a:	2120      	movs	r1, #32
 800f86c:	7019      	strb	r1, [r3, #0]
 800f86e:	0713      	lsls	r3, r2, #28
 800f870:	d504      	bpl.n	800f87c <_vfiprintf_r+0xf0>
 800f872:	2353      	movs	r3, #83	@ 0x53
 800f874:	a904      	add	r1, sp, #16
 800f876:	185b      	adds	r3, r3, r1
 800f878:	212b      	movs	r1, #43	@ 0x2b
 800f87a:	7019      	strb	r1, [r3, #0]
 800f87c:	782b      	ldrb	r3, [r5, #0]
 800f87e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f880:	d016      	beq.n	800f8b0 <_vfiprintf_r+0x124>
 800f882:	002e      	movs	r6, r5
 800f884:	2100      	movs	r1, #0
 800f886:	200a      	movs	r0, #10
 800f888:	68e3      	ldr	r3, [r4, #12]
 800f88a:	7832      	ldrb	r2, [r6, #0]
 800f88c:	1c75      	adds	r5, r6, #1
 800f88e:	3a30      	subs	r2, #48	@ 0x30
 800f890:	2a09      	cmp	r2, #9
 800f892:	d950      	bls.n	800f936 <_vfiprintf_r+0x1aa>
 800f894:	2900      	cmp	r1, #0
 800f896:	d111      	bne.n	800f8bc <_vfiprintf_r+0x130>
 800f898:	e017      	b.n	800f8ca <_vfiprintf_r+0x13e>
 800f89a:	3601      	adds	r6, #1
 800f89c:	e7af      	b.n	800f7fe <_vfiprintf_r+0x72>
 800f89e:	9b05      	ldr	r3, [sp, #20]
 800f8a0:	6822      	ldr	r2, [r4, #0]
 800f8a2:	1ac0      	subs	r0, r0, r3
 800f8a4:	2301      	movs	r3, #1
 800f8a6:	4083      	lsls	r3, r0
 800f8a8:	4313      	orrs	r3, r2
 800f8aa:	0035      	movs	r5, r6
 800f8ac:	6023      	str	r3, [r4, #0]
 800f8ae:	e7cc      	b.n	800f84a <_vfiprintf_r+0xbe>
 800f8b0:	9b07      	ldr	r3, [sp, #28]
 800f8b2:	1d19      	adds	r1, r3, #4
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	9107      	str	r1, [sp, #28]
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	db01      	blt.n	800f8c0 <_vfiprintf_r+0x134>
 800f8bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f8be:	e004      	b.n	800f8ca <_vfiprintf_r+0x13e>
 800f8c0:	425b      	negs	r3, r3
 800f8c2:	60e3      	str	r3, [r4, #12]
 800f8c4:	2302      	movs	r3, #2
 800f8c6:	4313      	orrs	r3, r2
 800f8c8:	6023      	str	r3, [r4, #0]
 800f8ca:	7833      	ldrb	r3, [r6, #0]
 800f8cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800f8ce:	d10c      	bne.n	800f8ea <_vfiprintf_r+0x15e>
 800f8d0:	7873      	ldrb	r3, [r6, #1]
 800f8d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800f8d4:	d134      	bne.n	800f940 <_vfiprintf_r+0x1b4>
 800f8d6:	9b07      	ldr	r3, [sp, #28]
 800f8d8:	3602      	adds	r6, #2
 800f8da:	1d1a      	adds	r2, r3, #4
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	9207      	str	r2, [sp, #28]
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	da01      	bge.n	800f8e8 <_vfiprintf_r+0x15c>
 800f8e4:	2301      	movs	r3, #1
 800f8e6:	425b      	negs	r3, r3
 800f8e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8ea:	4d32      	ldr	r5, [pc, #200]	@ (800f9b4 <_vfiprintf_r+0x228>)
 800f8ec:	2203      	movs	r2, #3
 800f8ee:	0028      	movs	r0, r5
 800f8f0:	7831      	ldrb	r1, [r6, #0]
 800f8f2:	f7fe f8f6 	bl	800dae2 <memchr>
 800f8f6:	2800      	cmp	r0, #0
 800f8f8:	d006      	beq.n	800f908 <_vfiprintf_r+0x17c>
 800f8fa:	2340      	movs	r3, #64	@ 0x40
 800f8fc:	1b40      	subs	r0, r0, r5
 800f8fe:	4083      	lsls	r3, r0
 800f900:	6822      	ldr	r2, [r4, #0]
 800f902:	3601      	adds	r6, #1
 800f904:	4313      	orrs	r3, r2
 800f906:	6023      	str	r3, [r4, #0]
 800f908:	7831      	ldrb	r1, [r6, #0]
 800f90a:	2206      	movs	r2, #6
 800f90c:	482a      	ldr	r0, [pc, #168]	@ (800f9b8 <_vfiprintf_r+0x22c>)
 800f90e:	1c75      	adds	r5, r6, #1
 800f910:	7621      	strb	r1, [r4, #24]
 800f912:	f7fe f8e6 	bl	800dae2 <memchr>
 800f916:	2800      	cmp	r0, #0
 800f918:	d040      	beq.n	800f99c <_vfiprintf_r+0x210>
 800f91a:	4b28      	ldr	r3, [pc, #160]	@ (800f9bc <_vfiprintf_r+0x230>)
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d122      	bne.n	800f966 <_vfiprintf_r+0x1da>
 800f920:	2207      	movs	r2, #7
 800f922:	9b07      	ldr	r3, [sp, #28]
 800f924:	3307      	adds	r3, #7
 800f926:	4393      	bics	r3, r2
 800f928:	3308      	adds	r3, #8
 800f92a:	9307      	str	r3, [sp, #28]
 800f92c:	6963      	ldr	r3, [r4, #20]
 800f92e:	9a04      	ldr	r2, [sp, #16]
 800f930:	189b      	adds	r3, r3, r2
 800f932:	6163      	str	r3, [r4, #20]
 800f934:	e762      	b.n	800f7fc <_vfiprintf_r+0x70>
 800f936:	4343      	muls	r3, r0
 800f938:	002e      	movs	r6, r5
 800f93a:	2101      	movs	r1, #1
 800f93c:	189b      	adds	r3, r3, r2
 800f93e:	e7a4      	b.n	800f88a <_vfiprintf_r+0xfe>
 800f940:	2300      	movs	r3, #0
 800f942:	200a      	movs	r0, #10
 800f944:	0019      	movs	r1, r3
 800f946:	3601      	adds	r6, #1
 800f948:	6063      	str	r3, [r4, #4]
 800f94a:	7832      	ldrb	r2, [r6, #0]
 800f94c:	1c75      	adds	r5, r6, #1
 800f94e:	3a30      	subs	r2, #48	@ 0x30
 800f950:	2a09      	cmp	r2, #9
 800f952:	d903      	bls.n	800f95c <_vfiprintf_r+0x1d0>
 800f954:	2b00      	cmp	r3, #0
 800f956:	d0c8      	beq.n	800f8ea <_vfiprintf_r+0x15e>
 800f958:	9109      	str	r1, [sp, #36]	@ 0x24
 800f95a:	e7c6      	b.n	800f8ea <_vfiprintf_r+0x15e>
 800f95c:	4341      	muls	r1, r0
 800f95e:	002e      	movs	r6, r5
 800f960:	2301      	movs	r3, #1
 800f962:	1889      	adds	r1, r1, r2
 800f964:	e7f1      	b.n	800f94a <_vfiprintf_r+0x1be>
 800f966:	aa07      	add	r2, sp, #28
 800f968:	9200      	str	r2, [sp, #0]
 800f96a:	0021      	movs	r1, r4
 800f96c:	003a      	movs	r2, r7
 800f96e:	4b14      	ldr	r3, [pc, #80]	@ (800f9c0 <_vfiprintf_r+0x234>)
 800f970:	9803      	ldr	r0, [sp, #12]
 800f972:	f7fd fb35 	bl	800cfe0 <_printf_float>
 800f976:	9004      	str	r0, [sp, #16]
 800f978:	9b04      	ldr	r3, [sp, #16]
 800f97a:	3301      	adds	r3, #1
 800f97c:	d1d6      	bne.n	800f92c <_vfiprintf_r+0x1a0>
 800f97e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f980:	07db      	lsls	r3, r3, #31
 800f982:	d405      	bmi.n	800f990 <_vfiprintf_r+0x204>
 800f984:	89bb      	ldrh	r3, [r7, #12]
 800f986:	059b      	lsls	r3, r3, #22
 800f988:	d402      	bmi.n	800f990 <_vfiprintf_r+0x204>
 800f98a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f98c:	f7fe f8a8 	bl	800dae0 <__retarget_lock_release_recursive>
 800f990:	89bb      	ldrh	r3, [r7, #12]
 800f992:	065b      	lsls	r3, r3, #25
 800f994:	d500      	bpl.n	800f998 <_vfiprintf_r+0x20c>
 800f996:	e71e      	b.n	800f7d6 <_vfiprintf_r+0x4a>
 800f998:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800f99a:	e71e      	b.n	800f7da <_vfiprintf_r+0x4e>
 800f99c:	aa07      	add	r2, sp, #28
 800f99e:	9200      	str	r2, [sp, #0]
 800f9a0:	0021      	movs	r1, r4
 800f9a2:	003a      	movs	r2, r7
 800f9a4:	4b06      	ldr	r3, [pc, #24]	@ (800f9c0 <_vfiprintf_r+0x234>)
 800f9a6:	9803      	ldr	r0, [sp, #12]
 800f9a8:	f7fd fdc8 	bl	800d53c <_printf_i>
 800f9ac:	e7e3      	b.n	800f976 <_vfiprintf_r+0x1ea>
 800f9ae:	46c0      	nop			@ (mov r8, r8)
 800f9b0:	08010150 	.word	0x08010150
 800f9b4:	08010156 	.word	0x08010156
 800f9b8:	0801015a 	.word	0x0801015a
 800f9bc:	0800cfe1 	.word	0x0800cfe1
 800f9c0:	0800f769 	.word	0x0800f769

0800f9c4 <__swbuf_r>:
 800f9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9c6:	0006      	movs	r6, r0
 800f9c8:	000d      	movs	r5, r1
 800f9ca:	0014      	movs	r4, r2
 800f9cc:	2800      	cmp	r0, #0
 800f9ce:	d004      	beq.n	800f9da <__swbuf_r+0x16>
 800f9d0:	6a03      	ldr	r3, [r0, #32]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d101      	bne.n	800f9da <__swbuf_r+0x16>
 800f9d6:	f7fd ff4f 	bl	800d878 <__sinit>
 800f9da:	69a3      	ldr	r3, [r4, #24]
 800f9dc:	60a3      	str	r3, [r4, #8]
 800f9de:	89a3      	ldrh	r3, [r4, #12]
 800f9e0:	071b      	lsls	r3, r3, #28
 800f9e2:	d502      	bpl.n	800f9ea <__swbuf_r+0x26>
 800f9e4:	6923      	ldr	r3, [r4, #16]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d109      	bne.n	800f9fe <__swbuf_r+0x3a>
 800f9ea:	0021      	movs	r1, r4
 800f9ec:	0030      	movs	r0, r6
 800f9ee:	f000 f82b 	bl	800fa48 <__swsetup_r>
 800f9f2:	2800      	cmp	r0, #0
 800f9f4:	d003      	beq.n	800f9fe <__swbuf_r+0x3a>
 800f9f6:	2501      	movs	r5, #1
 800f9f8:	426d      	negs	r5, r5
 800f9fa:	0028      	movs	r0, r5
 800f9fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f9fe:	6923      	ldr	r3, [r4, #16]
 800fa00:	6820      	ldr	r0, [r4, #0]
 800fa02:	b2ef      	uxtb	r7, r5
 800fa04:	1ac0      	subs	r0, r0, r3
 800fa06:	6963      	ldr	r3, [r4, #20]
 800fa08:	b2ed      	uxtb	r5, r5
 800fa0a:	4283      	cmp	r3, r0
 800fa0c:	dc05      	bgt.n	800fa1a <__swbuf_r+0x56>
 800fa0e:	0021      	movs	r1, r4
 800fa10:	0030      	movs	r0, r6
 800fa12:	f7ff fd8b 	bl	800f52c <_fflush_r>
 800fa16:	2800      	cmp	r0, #0
 800fa18:	d1ed      	bne.n	800f9f6 <__swbuf_r+0x32>
 800fa1a:	68a3      	ldr	r3, [r4, #8]
 800fa1c:	3001      	adds	r0, #1
 800fa1e:	3b01      	subs	r3, #1
 800fa20:	60a3      	str	r3, [r4, #8]
 800fa22:	6823      	ldr	r3, [r4, #0]
 800fa24:	1c5a      	adds	r2, r3, #1
 800fa26:	6022      	str	r2, [r4, #0]
 800fa28:	701f      	strb	r7, [r3, #0]
 800fa2a:	6963      	ldr	r3, [r4, #20]
 800fa2c:	4283      	cmp	r3, r0
 800fa2e:	d004      	beq.n	800fa3a <__swbuf_r+0x76>
 800fa30:	89a3      	ldrh	r3, [r4, #12]
 800fa32:	07db      	lsls	r3, r3, #31
 800fa34:	d5e1      	bpl.n	800f9fa <__swbuf_r+0x36>
 800fa36:	2d0a      	cmp	r5, #10
 800fa38:	d1df      	bne.n	800f9fa <__swbuf_r+0x36>
 800fa3a:	0021      	movs	r1, r4
 800fa3c:	0030      	movs	r0, r6
 800fa3e:	f7ff fd75 	bl	800f52c <_fflush_r>
 800fa42:	2800      	cmp	r0, #0
 800fa44:	d0d9      	beq.n	800f9fa <__swbuf_r+0x36>
 800fa46:	e7d6      	b.n	800f9f6 <__swbuf_r+0x32>

0800fa48 <__swsetup_r>:
 800fa48:	4b2d      	ldr	r3, [pc, #180]	@ (800fb00 <__swsetup_r+0xb8>)
 800fa4a:	b570      	push	{r4, r5, r6, lr}
 800fa4c:	0005      	movs	r5, r0
 800fa4e:	6818      	ldr	r0, [r3, #0]
 800fa50:	000c      	movs	r4, r1
 800fa52:	2800      	cmp	r0, #0
 800fa54:	d004      	beq.n	800fa60 <__swsetup_r+0x18>
 800fa56:	6a03      	ldr	r3, [r0, #32]
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d101      	bne.n	800fa60 <__swsetup_r+0x18>
 800fa5c:	f7fd ff0c 	bl	800d878 <__sinit>
 800fa60:	230c      	movs	r3, #12
 800fa62:	5ee2      	ldrsh	r2, [r4, r3]
 800fa64:	0713      	lsls	r3, r2, #28
 800fa66:	d423      	bmi.n	800fab0 <__swsetup_r+0x68>
 800fa68:	06d3      	lsls	r3, r2, #27
 800fa6a:	d407      	bmi.n	800fa7c <__swsetup_r+0x34>
 800fa6c:	2309      	movs	r3, #9
 800fa6e:	602b      	str	r3, [r5, #0]
 800fa70:	2340      	movs	r3, #64	@ 0x40
 800fa72:	2001      	movs	r0, #1
 800fa74:	4313      	orrs	r3, r2
 800fa76:	81a3      	strh	r3, [r4, #12]
 800fa78:	4240      	negs	r0, r0
 800fa7a:	e03a      	b.n	800faf2 <__swsetup_r+0xaa>
 800fa7c:	0752      	lsls	r2, r2, #29
 800fa7e:	d513      	bpl.n	800faa8 <__swsetup_r+0x60>
 800fa80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fa82:	2900      	cmp	r1, #0
 800fa84:	d008      	beq.n	800fa98 <__swsetup_r+0x50>
 800fa86:	0023      	movs	r3, r4
 800fa88:	3344      	adds	r3, #68	@ 0x44
 800fa8a:	4299      	cmp	r1, r3
 800fa8c:	d002      	beq.n	800fa94 <__swsetup_r+0x4c>
 800fa8e:	0028      	movs	r0, r5
 800fa90:	f7fe febe 	bl	800e810 <_free_r>
 800fa94:	2300      	movs	r3, #0
 800fa96:	6363      	str	r3, [r4, #52]	@ 0x34
 800fa98:	2224      	movs	r2, #36	@ 0x24
 800fa9a:	89a3      	ldrh	r3, [r4, #12]
 800fa9c:	4393      	bics	r3, r2
 800fa9e:	81a3      	strh	r3, [r4, #12]
 800faa0:	2300      	movs	r3, #0
 800faa2:	6063      	str	r3, [r4, #4]
 800faa4:	6923      	ldr	r3, [r4, #16]
 800faa6:	6023      	str	r3, [r4, #0]
 800faa8:	2308      	movs	r3, #8
 800faaa:	89a2      	ldrh	r2, [r4, #12]
 800faac:	4313      	orrs	r3, r2
 800faae:	81a3      	strh	r3, [r4, #12]
 800fab0:	6923      	ldr	r3, [r4, #16]
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d10b      	bne.n	800face <__swsetup_r+0x86>
 800fab6:	21a0      	movs	r1, #160	@ 0xa0
 800fab8:	2280      	movs	r2, #128	@ 0x80
 800faba:	89a3      	ldrh	r3, [r4, #12]
 800fabc:	0089      	lsls	r1, r1, #2
 800fabe:	0092      	lsls	r2, r2, #2
 800fac0:	400b      	ands	r3, r1
 800fac2:	4293      	cmp	r3, r2
 800fac4:	d003      	beq.n	800face <__swsetup_r+0x86>
 800fac6:	0021      	movs	r1, r4
 800fac8:	0028      	movs	r0, r5
 800faca:	f000 f88f 	bl	800fbec <__smakebuf_r>
 800face:	230c      	movs	r3, #12
 800fad0:	5ee2      	ldrsh	r2, [r4, r3]
 800fad2:	2101      	movs	r1, #1
 800fad4:	0013      	movs	r3, r2
 800fad6:	400b      	ands	r3, r1
 800fad8:	420a      	tst	r2, r1
 800fada:	d00b      	beq.n	800faf4 <__swsetup_r+0xac>
 800fadc:	2300      	movs	r3, #0
 800fade:	60a3      	str	r3, [r4, #8]
 800fae0:	6963      	ldr	r3, [r4, #20]
 800fae2:	425b      	negs	r3, r3
 800fae4:	61a3      	str	r3, [r4, #24]
 800fae6:	2000      	movs	r0, #0
 800fae8:	6923      	ldr	r3, [r4, #16]
 800faea:	4283      	cmp	r3, r0
 800faec:	d101      	bne.n	800faf2 <__swsetup_r+0xaa>
 800faee:	0613      	lsls	r3, r2, #24
 800faf0:	d4be      	bmi.n	800fa70 <__swsetup_r+0x28>
 800faf2:	bd70      	pop	{r4, r5, r6, pc}
 800faf4:	0791      	lsls	r1, r2, #30
 800faf6:	d400      	bmi.n	800fafa <__swsetup_r+0xb2>
 800faf8:	6963      	ldr	r3, [r4, #20]
 800fafa:	60a3      	str	r3, [r4, #8]
 800fafc:	e7f3      	b.n	800fae6 <__swsetup_r+0x9e>
 800fafe:	46c0      	nop			@ (mov r8, r8)
 800fb00:	200001a0 	.word	0x200001a0

0800fb04 <_raise_r>:
 800fb04:	b570      	push	{r4, r5, r6, lr}
 800fb06:	0004      	movs	r4, r0
 800fb08:	000d      	movs	r5, r1
 800fb0a:	291f      	cmp	r1, #31
 800fb0c:	d904      	bls.n	800fb18 <_raise_r+0x14>
 800fb0e:	2316      	movs	r3, #22
 800fb10:	6003      	str	r3, [r0, #0]
 800fb12:	2001      	movs	r0, #1
 800fb14:	4240      	negs	r0, r0
 800fb16:	bd70      	pop	{r4, r5, r6, pc}
 800fb18:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d004      	beq.n	800fb28 <_raise_r+0x24>
 800fb1e:	008a      	lsls	r2, r1, #2
 800fb20:	189b      	adds	r3, r3, r2
 800fb22:	681a      	ldr	r2, [r3, #0]
 800fb24:	2a00      	cmp	r2, #0
 800fb26:	d108      	bne.n	800fb3a <_raise_r+0x36>
 800fb28:	0020      	movs	r0, r4
 800fb2a:	f000 f831 	bl	800fb90 <_getpid_r>
 800fb2e:	002a      	movs	r2, r5
 800fb30:	0001      	movs	r1, r0
 800fb32:	0020      	movs	r0, r4
 800fb34:	f000 f81a 	bl	800fb6c <_kill_r>
 800fb38:	e7ed      	b.n	800fb16 <_raise_r+0x12>
 800fb3a:	2a01      	cmp	r2, #1
 800fb3c:	d009      	beq.n	800fb52 <_raise_r+0x4e>
 800fb3e:	1c51      	adds	r1, r2, #1
 800fb40:	d103      	bne.n	800fb4a <_raise_r+0x46>
 800fb42:	2316      	movs	r3, #22
 800fb44:	6003      	str	r3, [r0, #0]
 800fb46:	2001      	movs	r0, #1
 800fb48:	e7e5      	b.n	800fb16 <_raise_r+0x12>
 800fb4a:	2100      	movs	r1, #0
 800fb4c:	0028      	movs	r0, r5
 800fb4e:	6019      	str	r1, [r3, #0]
 800fb50:	4790      	blx	r2
 800fb52:	2000      	movs	r0, #0
 800fb54:	e7df      	b.n	800fb16 <_raise_r+0x12>
	...

0800fb58 <raise>:
 800fb58:	b510      	push	{r4, lr}
 800fb5a:	4b03      	ldr	r3, [pc, #12]	@ (800fb68 <raise+0x10>)
 800fb5c:	0001      	movs	r1, r0
 800fb5e:	6818      	ldr	r0, [r3, #0]
 800fb60:	f7ff ffd0 	bl	800fb04 <_raise_r>
 800fb64:	bd10      	pop	{r4, pc}
 800fb66:	46c0      	nop			@ (mov r8, r8)
 800fb68:	200001a0 	.word	0x200001a0

0800fb6c <_kill_r>:
 800fb6c:	2300      	movs	r3, #0
 800fb6e:	b570      	push	{r4, r5, r6, lr}
 800fb70:	4d06      	ldr	r5, [pc, #24]	@ (800fb8c <_kill_r+0x20>)
 800fb72:	0004      	movs	r4, r0
 800fb74:	0008      	movs	r0, r1
 800fb76:	0011      	movs	r1, r2
 800fb78:	602b      	str	r3, [r5, #0]
 800fb7a:	f7f3 f9b5 	bl	8002ee8 <_kill>
 800fb7e:	1c43      	adds	r3, r0, #1
 800fb80:	d103      	bne.n	800fb8a <_kill_r+0x1e>
 800fb82:	682b      	ldr	r3, [r5, #0]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d000      	beq.n	800fb8a <_kill_r+0x1e>
 800fb88:	6023      	str	r3, [r4, #0]
 800fb8a:	bd70      	pop	{r4, r5, r6, pc}
 800fb8c:	20001cd8 	.word	0x20001cd8

0800fb90 <_getpid_r>:
 800fb90:	b510      	push	{r4, lr}
 800fb92:	f7f3 f9a3 	bl	8002edc <_getpid>
 800fb96:	bd10      	pop	{r4, pc}

0800fb98 <__swhatbuf_r>:
 800fb98:	b570      	push	{r4, r5, r6, lr}
 800fb9a:	000e      	movs	r6, r1
 800fb9c:	001d      	movs	r5, r3
 800fb9e:	230e      	movs	r3, #14
 800fba0:	5ec9      	ldrsh	r1, [r1, r3]
 800fba2:	0014      	movs	r4, r2
 800fba4:	b096      	sub	sp, #88	@ 0x58
 800fba6:	2900      	cmp	r1, #0
 800fba8:	da0c      	bge.n	800fbc4 <__swhatbuf_r+0x2c>
 800fbaa:	89b2      	ldrh	r2, [r6, #12]
 800fbac:	2380      	movs	r3, #128	@ 0x80
 800fbae:	0011      	movs	r1, r2
 800fbb0:	4019      	ands	r1, r3
 800fbb2:	421a      	tst	r2, r3
 800fbb4:	d114      	bne.n	800fbe0 <__swhatbuf_r+0x48>
 800fbb6:	2380      	movs	r3, #128	@ 0x80
 800fbb8:	00db      	lsls	r3, r3, #3
 800fbba:	2000      	movs	r0, #0
 800fbbc:	6029      	str	r1, [r5, #0]
 800fbbe:	6023      	str	r3, [r4, #0]
 800fbc0:	b016      	add	sp, #88	@ 0x58
 800fbc2:	bd70      	pop	{r4, r5, r6, pc}
 800fbc4:	466a      	mov	r2, sp
 800fbc6:	f000 f853 	bl	800fc70 <_fstat_r>
 800fbca:	2800      	cmp	r0, #0
 800fbcc:	dbed      	blt.n	800fbaa <__swhatbuf_r+0x12>
 800fbce:	23f0      	movs	r3, #240	@ 0xf0
 800fbd0:	9901      	ldr	r1, [sp, #4]
 800fbd2:	021b      	lsls	r3, r3, #8
 800fbd4:	4019      	ands	r1, r3
 800fbd6:	4b04      	ldr	r3, [pc, #16]	@ (800fbe8 <__swhatbuf_r+0x50>)
 800fbd8:	18c9      	adds	r1, r1, r3
 800fbda:	424b      	negs	r3, r1
 800fbdc:	4159      	adcs	r1, r3
 800fbde:	e7ea      	b.n	800fbb6 <__swhatbuf_r+0x1e>
 800fbe0:	2100      	movs	r1, #0
 800fbe2:	2340      	movs	r3, #64	@ 0x40
 800fbe4:	e7e9      	b.n	800fbba <__swhatbuf_r+0x22>
 800fbe6:	46c0      	nop			@ (mov r8, r8)
 800fbe8:	ffffe000 	.word	0xffffe000

0800fbec <__smakebuf_r>:
 800fbec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fbee:	2602      	movs	r6, #2
 800fbf0:	898b      	ldrh	r3, [r1, #12]
 800fbf2:	0005      	movs	r5, r0
 800fbf4:	000c      	movs	r4, r1
 800fbf6:	b085      	sub	sp, #20
 800fbf8:	4233      	tst	r3, r6
 800fbfa:	d007      	beq.n	800fc0c <__smakebuf_r+0x20>
 800fbfc:	0023      	movs	r3, r4
 800fbfe:	3347      	adds	r3, #71	@ 0x47
 800fc00:	6023      	str	r3, [r4, #0]
 800fc02:	6123      	str	r3, [r4, #16]
 800fc04:	2301      	movs	r3, #1
 800fc06:	6163      	str	r3, [r4, #20]
 800fc08:	b005      	add	sp, #20
 800fc0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc0c:	ab03      	add	r3, sp, #12
 800fc0e:	aa02      	add	r2, sp, #8
 800fc10:	f7ff ffc2 	bl	800fb98 <__swhatbuf_r>
 800fc14:	9f02      	ldr	r7, [sp, #8]
 800fc16:	9001      	str	r0, [sp, #4]
 800fc18:	0039      	movs	r1, r7
 800fc1a:	0028      	movs	r0, r5
 800fc1c:	f7fe fe6e 	bl	800e8fc <_malloc_r>
 800fc20:	2800      	cmp	r0, #0
 800fc22:	d108      	bne.n	800fc36 <__smakebuf_r+0x4a>
 800fc24:	220c      	movs	r2, #12
 800fc26:	5ea3      	ldrsh	r3, [r4, r2]
 800fc28:	059a      	lsls	r2, r3, #22
 800fc2a:	d4ed      	bmi.n	800fc08 <__smakebuf_r+0x1c>
 800fc2c:	2203      	movs	r2, #3
 800fc2e:	4393      	bics	r3, r2
 800fc30:	431e      	orrs	r6, r3
 800fc32:	81a6      	strh	r6, [r4, #12]
 800fc34:	e7e2      	b.n	800fbfc <__smakebuf_r+0x10>
 800fc36:	2380      	movs	r3, #128	@ 0x80
 800fc38:	89a2      	ldrh	r2, [r4, #12]
 800fc3a:	6020      	str	r0, [r4, #0]
 800fc3c:	4313      	orrs	r3, r2
 800fc3e:	81a3      	strh	r3, [r4, #12]
 800fc40:	9b03      	ldr	r3, [sp, #12]
 800fc42:	6120      	str	r0, [r4, #16]
 800fc44:	6167      	str	r7, [r4, #20]
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d00c      	beq.n	800fc64 <__smakebuf_r+0x78>
 800fc4a:	0028      	movs	r0, r5
 800fc4c:	230e      	movs	r3, #14
 800fc4e:	5ee1      	ldrsh	r1, [r4, r3]
 800fc50:	f000 f820 	bl	800fc94 <_isatty_r>
 800fc54:	2800      	cmp	r0, #0
 800fc56:	d005      	beq.n	800fc64 <__smakebuf_r+0x78>
 800fc58:	2303      	movs	r3, #3
 800fc5a:	89a2      	ldrh	r2, [r4, #12]
 800fc5c:	439a      	bics	r2, r3
 800fc5e:	3b02      	subs	r3, #2
 800fc60:	4313      	orrs	r3, r2
 800fc62:	81a3      	strh	r3, [r4, #12]
 800fc64:	89a3      	ldrh	r3, [r4, #12]
 800fc66:	9a01      	ldr	r2, [sp, #4]
 800fc68:	4313      	orrs	r3, r2
 800fc6a:	81a3      	strh	r3, [r4, #12]
 800fc6c:	e7cc      	b.n	800fc08 <__smakebuf_r+0x1c>
	...

0800fc70 <_fstat_r>:
 800fc70:	2300      	movs	r3, #0
 800fc72:	b570      	push	{r4, r5, r6, lr}
 800fc74:	4d06      	ldr	r5, [pc, #24]	@ (800fc90 <_fstat_r+0x20>)
 800fc76:	0004      	movs	r4, r0
 800fc78:	0008      	movs	r0, r1
 800fc7a:	0011      	movs	r1, r2
 800fc7c:	602b      	str	r3, [r5, #0]
 800fc7e:	f7f3 f993 	bl	8002fa8 <_fstat>
 800fc82:	1c43      	adds	r3, r0, #1
 800fc84:	d103      	bne.n	800fc8e <_fstat_r+0x1e>
 800fc86:	682b      	ldr	r3, [r5, #0]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d000      	beq.n	800fc8e <_fstat_r+0x1e>
 800fc8c:	6023      	str	r3, [r4, #0]
 800fc8e:	bd70      	pop	{r4, r5, r6, pc}
 800fc90:	20001cd8 	.word	0x20001cd8

0800fc94 <_isatty_r>:
 800fc94:	2300      	movs	r3, #0
 800fc96:	b570      	push	{r4, r5, r6, lr}
 800fc98:	4d06      	ldr	r5, [pc, #24]	@ (800fcb4 <_isatty_r+0x20>)
 800fc9a:	0004      	movs	r4, r0
 800fc9c:	0008      	movs	r0, r1
 800fc9e:	602b      	str	r3, [r5, #0]
 800fca0:	f7f3 f990 	bl	8002fc4 <_isatty>
 800fca4:	1c43      	adds	r3, r0, #1
 800fca6:	d103      	bne.n	800fcb0 <_isatty_r+0x1c>
 800fca8:	682b      	ldr	r3, [r5, #0]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d000      	beq.n	800fcb0 <_isatty_r+0x1c>
 800fcae:	6023      	str	r3, [r4, #0]
 800fcb0:	bd70      	pop	{r4, r5, r6, pc}
 800fcb2:	46c0      	nop			@ (mov r8, r8)
 800fcb4:	20001cd8 	.word	0x20001cd8

0800fcb8 <_init>:
 800fcb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcba:	46c0      	nop			@ (mov r8, r8)
 800fcbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcbe:	bc08      	pop	{r3}
 800fcc0:	469e      	mov	lr, r3
 800fcc2:	4770      	bx	lr

0800fcc4 <_fini>:
 800fcc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcc6:	46c0      	nop			@ (mov r8, r8)
 800fcc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcca:	bc08      	pop	{r3}
 800fccc:	469e      	mov	lr, r3
 800fcce:	4770      	bx	lr
