#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep 16 17:03:38 2024
# Process ID: 16676
# Current directory: C:/Users/johnn/Team1_AdvancedLab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22504 C:\Users\johnn\Team1_AdvancedLab_1\Team1_AdvancedLab_1.xpr
# Log file: C:/Users/johnn/Team1_AdvancedLab_1/vivado.log
# Journal file: C:/Users/johnn/Team1_AdvancedLab_1\vivado.jou
# Running On: 酷欸兔田, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16882 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1190.027 ; gain = 286.746
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Toggle_Flip_Flop_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Toggle_Flip_Flop_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Toggle_Flip_Flop_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:13]
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_4x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_2x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:16]
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_2x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v:5]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Flip_Flop' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:3]
INFO: [VRFC 10-311] analyzing module D_Latch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Latch' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:13]
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop
INFO: [VRFC 10-311] analyzing module XOR_Gate
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_4x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_2x2_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Dmux_1x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit_t
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toggle_Flip_Flop_t_behav xil_defaultlib.Toggle_Flip_Flop_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toggle_Flip_Flop_t_behav xil_defaultlib.Toggle_Flip_Flop_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR_Gate
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Toggle_Flip_Flop
Compiling module xil_defaultlib.Toggle_Flip_Flop_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Toggle_Flip_Flop_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Toggle_Flip_Flop_t_behav -key {Behavioral:sim_1:Functional:Toggle_Flip_Flop_t} -tclbatch {Toggle_Flip_Flop_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Toggle_Flip_Flop_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Toggle_Flip_Flop_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.297 ; gain = 0.000
move_files -fileset sim_1 [get_files  C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v]
ERROR: [filemgmt 20-1460] Files are not permitted to be moved into filesets that already contain the same file path name: 'C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v'
export_ip_user_files -of_objects  [get_files C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v] -no_script -reset -force -quiet
remove_files  C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v
WARNING: [filemgmt 56-12] File 'C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v' cannot be added to the project because it already exists in the project, skipping this file
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Toggle_Flip_Flop_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Toggle_Flip_Flop_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Toggle_Flip_Flop_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:13]
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_4x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_2x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:16]
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_2x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v:5]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Flip_Flop' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:3]
INFO: [VRFC 10-311] analyzing module D_Latch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Latch' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:13]
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop
INFO: [VRFC 10-311] analyzing module XOR_Gate
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_4x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_2x2_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Dmux_1x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit_t
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toggle_Flip_Flop_t_behav xil_defaultlib.Toggle_Flip_Flop_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toggle_Flip_Flop_t_behav xil_defaultlib.Toggle_Flip_Flop_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR_Gate
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Toggle_Flip_Flop
Compiling module xil_defaultlib.Toggle_Flip_Flop_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Toggle_Flip_Flop_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Toggle_Flip_Flop_t_behav -key {Behavioral:sim_1:Functional:Toggle_Flip_Flop_t} -tclbatch {Toggle_Flip_Flop_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Toggle_Flip_Flop_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Toggle_Flip_Flop_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Toggle_Flip_Flop_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Toggle_Flip_Flop_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Toggle_Flip_Flop_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Toggle_Flip_Flop_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:13]
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_4x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_2x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:16]
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_2x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v:5]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Flip_Flop' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:3]
INFO: [VRFC 10-311] analyzing module D_Latch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Latch' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:13]
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop
INFO: [VRFC 10-311] analyzing module XOR_Gate
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_4x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_2x2_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Dmux_1x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit_t
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toggle_Flip_Flop_t_behav xil_defaultlib.Toggle_Flip_Flop_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Toggle_Flip_Flop_t_behav xil_defaultlib.Toggle_Flip_Flop_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR_Gate
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.Toggle_Flip_Flop
Compiling module xil_defaultlib.Toggle_Flip_Flop_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Toggle_Flip_Flop_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Toggle_Flip_Flop_t_behav -key {Behavioral:sim_1:Functional:Toggle_Flip_Flop_t} -tclbatch {Toggle_Flip_Flop_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Toggle_Flip_Flop_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Toggle_Flip_Flop_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.070 ; gain = 0.000
set_property top Crossbar_4x4_4bit_t [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Crossbar_4x4_4bit_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Crossbar_4x4_4bit_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Crossbar_4x4_4bit_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:13]
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_4x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_2x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:16]
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_2x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v:5]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Flip_Flop' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:3]
INFO: [VRFC 10-311] analyzing module D_Latch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Latch' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:13]
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop
INFO: [VRFC 10-311] analyzing module XOR_Gate
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_4x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_2x2_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Dmux_1x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit_t
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_4x4_4bit_t_behav xil_defaultlib.Crossbar_4x4_4bit_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_4x4_4bit_t_behav xil_defaultlib.Crossbar_4x4_4bit_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dmux_1x2_4bit
Compiling module xil_defaultlib.Mux_2x1_4bit
Compiling module xil_defaultlib.Crossbar_2x2_4bit
Compiling module xil_defaultlib.Crossbar_4x4_4bit
Compiling module xil_defaultlib.Crossbar_4x4_4bit_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Crossbar_4x4_4bit_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Crossbar_4x4_4bit_t_behav -key {Behavioral:sim_1:Functional:Crossbar_4x4_4bit_t} -tclbatch {Crossbar_4x4_4bit_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Crossbar_4x4_4bit_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XXXX
XXXX
XXxX
XXxX
XXxX
XxxX
XXXX
XXXX
XXxX
XXxX
XxxX
XXXX
XXXX
XXXx
XXXx
XXXx
XxXx
XXXX
XXXX
XXXx
XXXx
XxXx
$finish called at time : 32 ns : File "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Crossbar_4x4_4bit_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1223.070 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v] -no_script -reset -force -quiet
remove_files  C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v
add_files -norecurse C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Crossbar_4x4_4bit_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Crossbar_4x4_4bit_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Crossbar_4x4_4bit_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:13]
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_4x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_2x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:16]
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_2x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v:5]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Flip_Flop' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:3]
INFO: [VRFC 10-311] analyzing module D_Latch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Latch' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:13]
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop
INFO: [VRFC 10-311] analyzing module XOR_Gate
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_4x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_2x2_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Dmux_1x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit_t
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_4x4_4bit_t_behav xil_defaultlib.Crossbar_4x4_4bit_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_4x4_4bit_t_behav xil_defaultlib.Crossbar_4x4_4bit_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dmux_1x2_4bit
Compiling module xil_defaultlib.Mux_2x1_4bit
Compiling module xil_defaultlib.Crossbar_2x2_4bit
Compiling module xil_defaultlib.Crossbar_4x4_4bit
Compiling module xil_defaultlib.Crossbar_4x4_4bit_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Crossbar_4x4_4bit_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Crossbar_4x4_4bit_t_behav -key {Behavioral:sim_1:Functional:Crossbar_4x4_4bit_t} -tclbatch {Crossbar_4x4_4bit_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Crossbar_4x4_4bit_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXX
XXXa
XXXX
XXXa
XXXX
XXXX
XXXX
XXXX
XXXa
XXXX
XXXa
$finish called at time : 32 ns : File "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Crossbar_4x4_4bit_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1223.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Crossbar_4x4_4bit_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Crossbar_4x4_4bit_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Crossbar_4x4_4bit_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:13]
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_4x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_2x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:16]
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_2x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v:5]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Flip_Flop' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:3]
INFO: [VRFC 10-311] analyzing module D_Latch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Latch' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:13]
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop
INFO: [VRFC 10-311] analyzing module XOR_Gate
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_4x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_2x2_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Dmux_1x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit_t
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_4x4_4bit_t_behav xil_defaultlib.Crossbar_4x4_4bit_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_4x4_4bit_t_behav xil_defaultlib.Crossbar_4x4_4bit_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dmux_1x2_4bit
Compiling module xil_defaultlib.Mux_2x1_4bit
Compiling module xil_defaultlib.Crossbar_2x2_4bit
Compiling module xil_defaultlib.Crossbar_4x4_4bit
Compiling module xil_defaultlib.Crossbar_4x4_4bit_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Crossbar_4x4_4bit_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Crossbar_4x4_4bit_t_behav -key {Behavioral:sim_1:Functional:Crossbar_4x4_4bit_t} -tclbatch {Crossbar_4x4_4bit_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Crossbar_4x4_4bit_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XXXd
XXXd
XXXd
XXXd
XXXd
XXXd
XXXd
XXXc
XXXc
XXXc
XXXc
XXXc
XXXc
XXXc
XXXX
XXXX
XXXX
XXXb
XXXa
XXXb
XXXa
XXXX
XXXX
XXXX
XXXb
XXXa
XXXb
XXXa
$finish called at time : 32 ns : File "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Crossbar_4x4_4bit_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1223.070 ; gain = 0.000
set_property top Crossbar_2x2_4bit_t [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Crossbar_2x2_4bit_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Crossbar_2x2_4bit_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Crossbar_2x2_4bit_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Crossbar_2x2_4bit_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_2x2_4bit_t_behav xil_defaultlib.Crossbar_2x2_4bit_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_2x2_4bit_t_behav xil_defaultlib.Crossbar_2x2_4bit_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dmux_1x2_4bit
Compiling module xil_defaultlib.Mux_2x1_4bit
Compiling module xil_defaultlib.Crossbar_2x2_4bit
Compiling module xil_defaultlib.Crossbar_2x2_4bit_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Crossbar_2x2_4bit_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Crossbar_2x2_4bit_t_behav -key {Behavioral:sim_1:Functional:Crossbar_2x2_4bit_t} -tclbatch {Crossbar_2x2_4bit_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Crossbar_2x2_4bit_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 512 ns : File "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_2x2_4bit_t.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Crossbar_2x2_4bit_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Crossbar_2x2_4bit_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Crossbar_2x2_4bit_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Crossbar_2x2_4bit_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dmux_1x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Dmux_1x4_4bit.v:13]
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_4x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux_2x1_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Mux_4x1_4bit.v:16]
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_2x2_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_2x2_4bit.v:5]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Toggle_Flip_Flop_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Flip_Flop' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:3]
INFO: [VRFC 10-311] analyzing module D_Latch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_Latch' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_D_Flip_Flop.v:13]
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop
INFO: [VRFC 10-311] analyzing module XOR_Gate
INFO: [VRFC 10-311] analyzing module Toggle_Flip_Flop_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Crossbar_4x4_4bit' [C:/Users/johnn/Team1_AdvancedLab_1/Lab1_Team1_Crossbar_4x4_4bit.v:3]
INFO: [VRFC 10-311] analyzing module Crossbar_4x4_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_2x2_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_4x1_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/johnn/Team1_AdvancedLab_1/Dmux_1x4_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Dmux_1x4_4bit_t
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_2x2_4bit_t_behav xil_defaultlib.Crossbar_2x2_4bit_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_2x2_4bit_t_behav xil_defaultlib.Crossbar_2x2_4bit_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dmux_1x2_4bit
Compiling module xil_defaultlib.Mux_2x1_4bit
Compiling module xil_defaultlib.Crossbar_2x2_4bit
Compiling module xil_defaultlib.Crossbar_2x2_4bit_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Crossbar_2x2_4bit_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Crossbar_2x2_4bit_t_behav -key {Behavioral:sim_1:Functional:Crossbar_2x2_4bit_t} -tclbatch {Crossbar_2x2_4bit_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Crossbar_2x2_4bit_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 512 ns : File "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_2x2_4bit_t.v" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Crossbar_2x2_4bit_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1225.547 ; gain = 2.477
set_property top Crossbar_4x4_4bit_t [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Crossbar_4x4_4bit_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Crossbar_4x4_4bit_t'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Crossbar_4x4_4bit_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Crossbar_4x4_4bit_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_4x4_4bit_t_behav xil_defaultlib.Crossbar_4x4_4bit_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Crossbar_4x4_4bit_t_behav xil_defaultlib.Crossbar_4x4_4bit_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dmux_1x2_4bit
Compiling module xil_defaultlib.Mux_2x1_4bit
Compiling module xil_defaultlib.Crossbar_2x2_4bit
Compiling module xil_defaultlib.Crossbar_4x4_4bit
Compiling module xil_defaultlib.Crossbar_4x4_4bit_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Crossbar_4x4_4bit_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/johnn/Team1_AdvancedLab_1/Team1_AdvancedLab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Crossbar_4x4_4bit_t_behav -key {Behavioral:sim_1:Functional:Crossbar_4x4_4bit_t} -tclbatch {Crossbar_4x4_4bit_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Crossbar_4x4_4bit_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
abcd
bacd
abcd
acbd
bcad
cabd
cbad
abdc
badc
abdc
adbc
bdac
dabc
dbac
abdc
badc
abdc
acdb
bcda
cadb
cbda
abcd
bacd
abcd
adcb
bdca
dacb
dbca
$finish called at time : 32 ns : File "C:/Users/johnn/Team1_AdvancedLab_1/Crossbar_4x4_4bit_t.v" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Crossbar_4x4_4bit_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.070 ; gain = 1.516
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 17:16:48 2024...
