{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423242817511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423242817521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 09:13:37 2015 " "Processing started: Fri Feb 06 09:13:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423242817521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423242817521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSE141L2 -c CSE141L2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CSE141L2 -c CSE141L2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423242817521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1423242818269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file testpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testPC " "Found entity 1: testPC" {  } { { "testPC.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/testPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423242833664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833664 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "testmodule.sv(134) " "Verilog HDL Compiler Directive error at testmodule.sv(134): missing Compiler Directive" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/testmodule.sv" 134 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1423242833664 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "testbench testmodule.sv(1) " "Ignored design unit \"testbench\" at testmodule.sv(1) due to previous errors" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/testmodule.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1423242833664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 0 0 " "Found 0 design units, including 0 entities, in source file testmodule.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423242833674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_logic " "Found entity 1: program_counter_logic" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/program_counter_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423242833674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423242833684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833684 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "program_counter work " "Can't compile duplicate declarations of entity \"program_counter\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "program_counter program_counter.sv work " "Instance could be entity \"program_counter\" in file program_counter.sv compiled in library work" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/program_counter.sv" 1 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1423242833684 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "program_counter program_counter.bdf work " "Instance could be entity \"program_counter\" in file program_counter.bdf compiled in library work" {  } { { "program_counter.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/program_counter.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1423242833684 ""}  } { { "program_counter.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/program_counter.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423242833684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionROM " "Found entity 1: instructionROM" {  } { { "instructionROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/instructionROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423242833694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.v 3 3 " "Found 3 design units, including 3 entities, in source file cs141l.v" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423242833694 ""} { "Info" "ISGN_ENTITY_NAME" "2 busmux_0 " "Found entity 2: busmux_0" {  } { { "CS141L.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423242833694 ""} { "Info" "ISGN_ENTITY_NAME" "3 busmux_1 " "Found entity 3: busmux_1" {  } { { "CS141L.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423242833694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833694 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "CS141L CS141L.sv(1) " "Verilog HDL error at CS141L.sv(1): module \"CS141L\" cannot be declared more than once" {  } { { "CS141L.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1423242833704 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "CS141L CS141L.v(20) " "HDL info at CS141L.v(20): see declaration for object \"CS141L\"" {  } { { "CS141L.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423242833704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.sv 0 0 " "Found 0 design units, including 0 entities, in source file cs141l.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833704 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "CS141L work " "Can't compile duplicate declarations of entity \"CS141L\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "CS141L CS141L.v work " "Instance could be entity \"CS141L\" in file CS141L.v compiled in library work" {  } { { "CS141L.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.v" 20 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1423242833704 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "CS141L CS141L.bdf work " "Instance could be entity \"CS141L\" in file CS141L.bdf compiled in library work" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1423242833704 ""}  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423242833704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833704 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "busmux_1 busmux_1.v(21) " "Verilog HDL error at busmux_1.v(21): module \"busmux_1\" cannot be declared more than once" {  } { { "busmux_1.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/busmux_1.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1423242833704 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "busmux_1 CS141L.v(149) " "HDL info at CS141L.v(149): see declaration for object \"busmux_1\"" {  } { { "CS141L.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.v" 149 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423242833714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_1.v 0 0 " "Found 0 design units, including 0 entities, in source file busmux_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833714 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "busmux_0 busmux_0.v(21) " "Verilog HDL error at busmux_0.v(21): module \"busmux_0\" cannot be declared more than once" {  } { { "busmux_0.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/busmux_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1423242833714 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "busmux_0 CS141L.v(139) " "HDL info at CS141L.v(139): see declaration for object \"busmux_0\"" {  } { { "CS141L.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.v" 139 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423242833714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_0.v 0 0 " "Found 0 design units, including 0 entities, in source file busmux_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833714 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "alu.sv(11) " "Verilog HDL Event Control warning at alu.sv(11): event expression contains \"\|\" or \"\|\|\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/alu.sv" 11 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1423242833714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423242833724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423242833724 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423242833863 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 06 09:13:53 2015 " "Processing ended: Fri Feb 06 09:13:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423242833863 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423242833863 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423242833863 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423242833863 ""}
