
MNIST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a538  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000067e4  0800a700  0800a700  0000b700  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010ee4  08010ee4  0001282c  2**0
                  CONTENTS
  4 .ARM          00000008  08010ee4  08010ee4  00011ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010eec  08010eec  0001282c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010eec  08010eec  00011eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010ef0  08010ef0  00011ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000082c  20000000  08010ef4  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000140c  20000840  08011720  00012840  2**5
                  ALLOC
 10 ._user_heap_stack 00001000  20040000  20040000  00013000  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001282c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019f71  00000000  00000000  0001285c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003473  00000000  00000000  0002c7cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  0002fc40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f5b  00000000  00000000  00031018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00036280  00000000  00000000  00031f73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b3c0  00000000  00000000  000681f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013e539  00000000  00000000  000835b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  001c1aec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b2c  00000000  00000000  001c1b74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001c76a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000840 	.word	0x20000840
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a6e0 	.word	0x0800a6e0

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000844 	.word	0x20000844
 80001fc:	0800a6e0 	.word	0x0800a6e0

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000594:	f001 f851 	bl	800163a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000598:	f000 f813 	bl	80005c2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059c:	f000 fa48 	bl	8000a30 <MX_GPIO_Init>
  MX_FMC_Init();
 80005a0:	f000 f9e0 	bl	8000964 <MX_FMC_Init>
  MX_I2C1_Init();
 80005a4:	f000 f860 	bl	8000668 <MX_I2C1_Init>
  MX_SAI1_Init();
 80005a8:	f000 f89e 	bl	80006e8 <MX_SAI1_Init>
  //MX_SDMMC1_SD_Init();
  MX_SPI2_Init();
 80005ac:	f000 f904 	bl	80007b8 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80005b0:	f000 f940 	bl	8000834 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005b4:	f000 f98a 	bl	80008cc <MX_USART3_UART_Init>
  //MX_USB_OTG_FS_PCD_Init();
  MX_X_CUBE_AI_Init();
 80005b8:	f005 ff8e 	bl	80064d8 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();
 80005bc:	f005 ff9a 	bl	80064f4 <MX_X_CUBE_AI_Process>
 80005c0:	e7fc      	b.n	80005bc <main+0x2c>

080005c2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c2:	b580      	push	{r7, lr}
 80005c4:	b096      	sub	sp, #88	@ 0x58
 80005c6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c8:	f107 0314 	add.w	r3, r7, #20
 80005cc:	2244      	movs	r2, #68	@ 0x44
 80005ce:	2100      	movs	r1, #0
 80005d0:	4618      	mov	r0, r3
 80005d2:	f009 fa7b 	bl	8009acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d6:	463b      	mov	r3, r7
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
 80005dc:	605a      	str	r2, [r3, #4]
 80005de:	609a      	str	r2, [r3, #8]
 80005e0:	60da      	str	r2, [r3, #12]
 80005e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80005e4:	2000      	movs	r0, #0
 80005e6:	f001 fc7f 	bl	8001ee8 <HAL_PWREx_ControlVoltageScaling>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80005f0:	f000 fc3c 	bl	8000e6c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 80005f4:	2330      	movs	r3, #48	@ 0x30
 80005f6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80005f8:	2301      	movs	r3, #1
 80005fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005fc:	2301      	movs	r3, #1
 80005fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000604:	2360      	movs	r3, #96	@ 0x60
 8000606:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000608:	2302      	movs	r3, #2
 800060a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800060c:	2301      	movs	r3, #1
 800060e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000610:	2301      	movs	r3, #1
 8000612:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000614:	233c      	movs	r3, #60	@ 0x3c
 8000616:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8000618:	2305      	movs	r3, #5
 800061a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800061c:	2302      	movs	r3, #2
 800061e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000620:	2302      	movs	r3, #2
 8000622:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000624:	f107 0314 	add.w	r3, r7, #20
 8000628:	4618      	mov	r0, r3
 800062a:	f001 fd11 	bl	8002050 <HAL_RCC_OscConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000634:	f000 fc1a 	bl	8000e6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000638:	230f      	movs	r3, #15
 800063a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063c:	2303      	movs	r3, #3
 800063e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000644:	2300      	movs	r3, #0
 8000646:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000648:	2300      	movs	r3, #0
 800064a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800064c:	463b      	mov	r3, r7
 800064e:	2105      	movs	r1, #5
 8000650:	4618      	mov	r0, r3
 8000652:	f002 f917 	bl	8002884 <HAL_RCC_ClockConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800065c:	f000 fc06 	bl	8000e6c <Error_Handler>
  }
}
 8000660:	bf00      	nop
 8000662:	3758      	adds	r7, #88	@ 0x58
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800066c:	4b1b      	ldr	r3, [pc, #108]	@ (80006dc <MX_I2C1_Init+0x74>)
 800066e:	4a1c      	ldr	r2, [pc, #112]	@ (80006e0 <MX_I2C1_Init+0x78>)
 8000670:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8000672:	4b1a      	ldr	r3, [pc, #104]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000674:	4a1b      	ldr	r2, [pc, #108]	@ (80006e4 <MX_I2C1_Init+0x7c>)
 8000676:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000678:	4b18      	ldr	r3, [pc, #96]	@ (80006dc <MX_I2C1_Init+0x74>)
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800067e:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000680:	2201      	movs	r2, #1
 8000682:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000684:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000686:	2200      	movs	r2, #0
 8000688:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800068a:	4b14      	ldr	r3, [pc, #80]	@ (80006dc <MX_I2C1_Init+0x74>)
 800068c:	2200      	movs	r2, #0
 800068e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000690:	4b12      	ldr	r3, [pc, #72]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000692:	2200      	movs	r2, #0
 8000694:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000696:	4b11      	ldr	r3, [pc, #68]	@ (80006dc <MX_I2C1_Init+0x74>)
 8000698:	2200      	movs	r2, #0
 800069a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800069c:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <MX_I2C1_Init+0x74>)
 800069e:	2200      	movs	r2, #0
 80006a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006a2:	480e      	ldr	r0, [pc, #56]	@ (80006dc <MX_I2C1_Init+0x74>)
 80006a4:	f001 face 	bl	8001c44 <HAL_I2C_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006ae:	f000 fbdd 	bl	8000e6c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006b2:	2100      	movs	r1, #0
 80006b4:	4809      	ldr	r0, [pc, #36]	@ (80006dc <MX_I2C1_Init+0x74>)
 80006b6:	f001 fb60 	bl	8001d7a <HAL_I2CEx_ConfigAnalogFilter>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006c0:	f000 fbd4 	bl	8000e6c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006c4:	2100      	movs	r1, #0
 80006c6:	4805      	ldr	r0, [pc, #20]	@ (80006dc <MX_I2C1_Init+0x74>)
 80006c8:	f001 fba2 	bl	8001e10 <HAL_I2CEx_ConfigDigitalFilter>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006d2:	f000 fbcb 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	2000085c 	.word	0x2000085c
 80006e0:	40005400 	.word	0x40005400
 80006e4:	307075b1 	.word	0x307075b1

080006e8 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80006ec:	4b2f      	ldr	r3, [pc, #188]	@ (80007ac <MX_SAI1_Init+0xc4>)
 80006ee:	4a30      	ldr	r2, [pc, #192]	@ (80007b0 <MX_SAI1_Init+0xc8>)
 80006f0:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80006f2:	4b2e      	ldr	r3, [pc, #184]	@ (80007ac <MX_SAI1_Init+0xc4>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80006f8:	4b2c      	ldr	r3, [pc, #176]	@ (80007ac <MX_SAI1_Init+0xc4>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80006fe:	4b2b      	ldr	r3, [pc, #172]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000700:	2240      	movs	r2, #64	@ 0x40
 8000702:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000704:	4b29      	ldr	r3, [pc, #164]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000706:	2200      	movs	r2, #0
 8000708:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800070a:	4b28      	ldr	r3, [pc, #160]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800070c:	2200      	movs	r2, #0
 800070e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000710:	4b26      	ldr	r3, [pc, #152]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000716:	4b25      	ldr	r3, [pc, #148]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000718:	2200      	movs	r2, #0
 800071a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800071c:	4b23      	ldr	r3, [pc, #140]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800071e:	2200      	movs	r2, #0
 8000720:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8000722:	4b22      	ldr	r3, [pc, #136]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000724:	2200      	movs	r2, #0
 8000726:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000728:	4b20      	ldr	r3, [pc, #128]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800072a:	2200      	movs	r2, #0
 800072c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 800072e:	4b1f      	ldr	r3, [pc, #124]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000730:	4a20      	ldr	r2, [pc, #128]	@ (80007b4 <MX_SAI1_Init+0xcc>)
 8000732:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000734:	4b1d      	ldr	r3, [pc, #116]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800073a:	4b1c      	ldr	r3, [pc, #112]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800073c:	2200      	movs	r2, #0
 800073e:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000740:	4b1a      	ldr	r3, [pc, #104]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000742:	2200      	movs	r2, #0
 8000744:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000746:	4b19      	ldr	r3, [pc, #100]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000748:	2200      	movs	r2, #0
 800074a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 800074c:	4b17      	ldr	r3, [pc, #92]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 0;
 8000754:	4b15      	ldr	r3, [pc, #84]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000756:	2200      	movs	r2, #0
 8000758:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800075a:	4b14      	ldr	r3, [pc, #80]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800075c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000760:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000762:	4b12      	ldr	r3, [pc, #72]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000764:	2208      	movs	r2, #8
 8000766:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000768:	4b10      	ldr	r3, [pc, #64]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800076a:	2201      	movs	r2, #1
 800076c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800076e:	4b0f      	ldr	r3, [pc, #60]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000770:	2200      	movs	r2, #0
 8000772:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000774:	4b0d      	ldr	r3, [pc, #52]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000776:	2200      	movs	r2, #0
 8000778:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800077a:	4b0c      	ldr	r3, [pc, #48]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800077c:	2200      	movs	r2, #0
 800077e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000780:	4b0a      	ldr	r3, [pc, #40]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000782:	2200      	movs	r2, #0
 8000784:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000786:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000788:	2200      	movs	r2, #0
 800078a:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 800078c:	4b07      	ldr	r3, [pc, #28]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800078e:	2201      	movs	r2, #1
 8000790:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000792:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <MX_SAI1_Init+0xc4>)
 8000794:	2200      	movs	r2, #0
 8000796:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000798:	4804      	ldr	r0, [pc, #16]	@ (80007ac <MX_SAI1_Init+0xc4>)
 800079a:	f004 f8d7 	bl	800494c <HAL_SAI_Init>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 80007a4:	f000 fb62 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80007a8:	bf00      	nop
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	200008b0 	.word	0x200008b0
 80007b0:	40015404 	.word	0x40015404
 80007b4:	0002ee00 	.word	0x0002ee00

080007b8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80007bc:	4b1b      	ldr	r3, [pc, #108]	@ (800082c <MX_SPI2_Init+0x74>)
 80007be:	4a1c      	ldr	r2, [pc, #112]	@ (8000830 <MX_SPI2_Init+0x78>)
 80007c0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80007c2:	4b1a      	ldr	r3, [pc, #104]	@ (800082c <MX_SPI2_Init+0x74>)
 80007c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007c8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80007ca:	4b18      	ldr	r3, [pc, #96]	@ (800082c <MX_SPI2_Init+0x74>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80007d0:	4b16      	ldr	r3, [pc, #88]	@ (800082c <MX_SPI2_Init+0x74>)
 80007d2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80007d6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007d8:	4b14      	ldr	r3, [pc, #80]	@ (800082c <MX_SPI2_Init+0x74>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007de:	4b13      	ldr	r3, [pc, #76]	@ (800082c <MX_SPI2_Init+0x74>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <MX_SPI2_Init+0x74>)
 80007e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ea:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <MX_SPI2_Init+0x74>)
 80007ee:	2208      	movs	r2, #8
 80007f0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_SPI2_Init+0x74>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <MX_SPI2_Init+0x74>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <MX_SPI2_Init+0x74>)
 8000800:	2200      	movs	r2, #0
 8000802:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_SPI2_Init+0x74>)
 8000806:	2207      	movs	r2, #7
 8000808:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <MX_SPI2_Init+0x74>)
 800080c:	2200      	movs	r2, #0
 800080e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <MX_SPI2_Init+0x74>)
 8000812:	2208      	movs	r2, #8
 8000814:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	@ (800082c <MX_SPI2_Init+0x74>)
 8000818:	f004 fab0 	bl	8004d7c <HAL_SPI_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000822:	f000 fb23 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000944 	.word	0x20000944
 8000830:	40003800 	.word	0x40003800

08000834 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000838:	4b22      	ldr	r3, [pc, #136]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800083a:	4a23      	ldr	r2, [pc, #140]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800083c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800083e:	4b21      	ldr	r3, [pc, #132]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000840:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	4b1f      	ldr	r3, [pc, #124]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800084c:	4b1d      	ldr	r3, [pc, #116]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000852:	4b1c      	ldr	r3, [pc, #112]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000858:	4b1a      	ldr	r3, [pc, #104]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800085a:	220c      	movs	r2, #12
 800085c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085e:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000860:	2200      	movs	r2, #0
 8000862:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000864:	4b17      	ldr	r3, [pc, #92]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000866:	2200      	movs	r2, #0
 8000868:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086a:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800086c:	2200      	movs	r2, #0
 800086e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000870:	4b14      	ldr	r3, [pc, #80]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000876:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000878:	2200      	movs	r2, #0
 800087a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087c:	4811      	ldr	r0, [pc, #68]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800087e:	f004 fb68 	bl	8004f52 <HAL_UART_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000888:	f000 faf0 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800088c:	2100      	movs	r1, #0
 800088e:	480d      	ldr	r0, [pc, #52]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000890:	f005 fa5a 	bl	8005d48 <HAL_UARTEx_SetTxFifoThreshold>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800089a:	f000 fae7 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800089e:	2100      	movs	r1, #0
 80008a0:	4808      	ldr	r0, [pc, #32]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 80008a2:	f005 fa8f 	bl	8005dc4 <HAL_UARTEx_SetRxFifoThreshold>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008ac:	f000 fade 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008b0:	4804      	ldr	r0, [pc, #16]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 80008b2:	f005 fa10 	bl	8005cd6 <HAL_UARTEx_DisableFifoMode>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008bc:	f000 fad6 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c0:	bf00      	nop
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	200009a8 	.word	0x200009a8
 80008c8:	40004400 	.word	0x40004400

080008cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008d0:	4b22      	ldr	r3, [pc, #136]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008d2:	4a23      	ldr	r2, [pc, #140]	@ (8000960 <MX_USART3_UART_Init+0x94>)
 80008d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008d6:	4b21      	ldr	r3, [pc, #132]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008de:	4b1f      	ldr	r3, [pc, #124]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008e4:	4b1d      	ldr	r3, [pc, #116]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008ea:	4b1c      	ldr	r3, [pc, #112]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008f0:	4b1a      	ldr	r3, [pc, #104]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008f2:	220c      	movs	r2, #12
 80008f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008f6:	4b19      	ldr	r3, [pc, #100]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008fc:	4b17      	ldr	r3, [pc, #92]	@ (800095c <MX_USART3_UART_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000902:	4b16      	ldr	r3, [pc, #88]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000908:	4b14      	ldr	r3, [pc, #80]	@ (800095c <MX_USART3_UART_Init+0x90>)
 800090a:	2200      	movs	r2, #0
 800090c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800090e:	4b13      	ldr	r3, [pc, #76]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000914:	4811      	ldr	r0, [pc, #68]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000916:	f004 fb1c 	bl	8004f52 <HAL_UART_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000920:	f000 faa4 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000924:	2100      	movs	r1, #0
 8000926:	480d      	ldr	r0, [pc, #52]	@ (800095c <MX_USART3_UART_Init+0x90>)
 8000928:	f005 fa0e 	bl	8005d48 <HAL_UARTEx_SetTxFifoThreshold>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000932:	f000 fa9b 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000936:	2100      	movs	r1, #0
 8000938:	4808      	ldr	r0, [pc, #32]	@ (800095c <MX_USART3_UART_Init+0x90>)
 800093a:	f005 fa43 	bl	8005dc4 <HAL_UARTEx_SetRxFifoThreshold>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000944:	f000 fa92 	bl	8000e6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000948:	4804      	ldr	r0, [pc, #16]	@ (800095c <MX_USART3_UART_Init+0x90>)
 800094a:	f005 f9c4 	bl	8005cd6 <HAL_UARTEx_DisableFifoMode>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000954:	f000 fa8a 	bl	8000e6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000958:	bf00      	nop
 800095a:	bd80      	pop	{r7, pc}
 800095c:	20000a3c 	.word	0x20000a3c
 8000960:	40004800 	.word	0x40004800

08000964 <MX_FMC_Init>:

}

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b088      	sub	sp, #32
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 800096a:	463b      	mov	r3, r7
 800096c:	2220      	movs	r2, #32
 800096e:	2100      	movs	r1, #0
 8000970:	4618      	mov	r0, r3
 8000972:	f009 f8ab 	bl	8009acc <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000976:	4b2c      	ldr	r3, [pc, #176]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000978:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800097c:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 800097e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000980:	4a2a      	ldr	r2, [pc, #168]	@ (8000a2c <MX_FMC_Init+0xc8>)
 8000982:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8000984:	4b28      	ldr	r3, [pc, #160]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 800098a:	4b27      	ldr	r3, [pc, #156]	@ (8000a28 <MX_FMC_Init+0xc4>)
 800098c:	2200      	movs	r2, #0
 800098e:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 8000990:	4b25      	ldr	r3, [pc, #148]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000992:	2204      	movs	r2, #4
 8000994:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000996:	4b24      	ldr	r3, [pc, #144]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000998:	2210      	movs	r2, #16
 800099a:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_ENABLE;
 800099c:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <MX_FMC_Init+0xc4>)
 800099e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009a2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80009a4:	4b20      	ldr	r3, [pc, #128]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80009aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_ENABLE;
 80009b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80009be:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80009c4:	4b18      	ldr	r3, [pc, #96]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_ENABLE;
 80009ca:	4b17      	ldr	r3, [pc, #92]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009cc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80009d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80009d2:	4b15      	ldr	r3, [pc, #84]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80009d8:	4b13      	ldr	r3, [pc, #76]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009da:	2200      	movs	r2, #0
 80009dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.NBLSetupTime = 0;
 80009de:	4b12      	ldr	r3, [pc, #72]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	645a      	str	r2, [r3, #68]	@ 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80009e4:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <MX_FMC_Init+0xc4>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 80009ea:	230f      	movs	r3, #15
 80009ec:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 80009ee:	230f      	movs	r3, #15
 80009f0:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 80009f2:	23ff      	movs	r3, #255	@ 0xff
 80009f4:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 0;
 80009f6:	2300      	movs	r3, #0
 80009f8:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80009fa:	230f      	movs	r3, #15
 80009fc:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80009fe:	2310      	movs	r3, #16
 8000a00:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 2;
 8000a02:	2302      	movs	r3, #2
 8000a04:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000a06:	2300      	movs	r3, #0
 8000a08:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <MX_FMC_Init+0xc4>)
 8000a12:	f004 fa56 	bl	8004ec2 <HAL_SRAM_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_FMC_Init+0xbc>
  {
    Error_Handler( );
 8000a1c:	f000 fa26 	bl	8000e6c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000a20:	bf00      	nop
 8000a22:	3720      	adds	r7, #32
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000ad0 	.word	0x20000ad0
 8000a2c:	a0000104 	.word	0xa0000104

08000a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08e      	sub	sp, #56	@ 0x38
 8000a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
 8000a44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000a46:	4bb2      	ldr	r3, [pc, #712]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	4ab1      	ldr	r2, [pc, #708]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a52:	4baf      	ldr	r3, [pc, #700]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a5a:	623b      	str	r3, [r7, #32]
 8000a5c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a5e:	4bac      	ldr	r3, [pc, #688]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	4aab      	ldr	r2, [pc, #684]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a6a:	4ba9      	ldr	r3, [pc, #676]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a72:	61fb      	str	r3, [r7, #28]
 8000a74:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a76:	4ba6      	ldr	r3, [pc, #664]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	4aa5      	ldr	r2, [pc, #660]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a7c:	f043 0310 	orr.w	r3, r3, #16
 8000a80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a82:	4ba3      	ldr	r3, [pc, #652]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	f003 0310 	and.w	r3, r3, #16
 8000a8a:	61bb      	str	r3, [r7, #24]
 8000a8c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8e:	4ba0      	ldr	r3, [pc, #640]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	4a9f      	ldr	r2, [pc, #636]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a94:	f043 0302 	orr.w	r3, r3, #2
 8000a98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a9a:	4b9d      	ldr	r3, [pc, #628]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	f003 0302 	and.w	r3, r3, #2
 8000aa2:	617b      	str	r3, [r7, #20]
 8000aa4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa6:	4b9a      	ldr	r3, [pc, #616]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	4a99      	ldr	r2, [pc, #612]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000aac:	f043 0301 	orr.w	r3, r3, #1
 8000ab0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab2:	4b97      	ldr	r3, [pc, #604]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	613b      	str	r3, [r7, #16]
 8000abc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000abe:	4b94      	ldr	r3, [pc, #592]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac2:	4a93      	ldr	r2, [pc, #588]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ac8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aca:	4b91      	ldr	r3, [pc, #580]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8000ad6:	f001 faab 	bl	8002030 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ada:	4b8d      	ldr	r3, [pc, #564]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ade:	4a8c      	ldr	r2, [pc, #560]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000ae0:	f043 0308 	orr.w	r3, r3, #8
 8000ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ae6:	4b8a      	ldr	r3, [pc, #552]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aea:	f003 0308 	and.w	r3, r3, #8
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af2:	4b87      	ldr	r3, [pc, #540]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af6:	4a86      	ldr	r2, [pc, #536]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000af8:	f043 0304 	orr.w	r3, r3, #4
 8000afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000afe:	4b84      	ldr	r3, [pc, #528]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	f003 0304 	and.w	r3, r3, #4
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b0a:	4b81      	ldr	r3, [pc, #516]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0e:	4a80      	ldr	r2, [pc, #512]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000b10:	f043 0320 	orr.w	r3, r3, #32
 8000b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b16:	4b7e      	ldr	r3, [pc, #504]	@ (8000d10 <MX_GPIO_Init+0x2e0>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	f003 0320 	and.w	r3, r3, #32
 8000b1e:	603b      	str	r3, [r7, #0]
 8000b20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	f244 0114 	movw	r1, #16404	@ 0x4014
 8000b28:	487a      	ldr	r0, [pc, #488]	@ (8000d14 <MX_GPIO_Init+0x2e4>)
 8000b2a:	f001 f873 	bl	8001c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JOY_SEL_GPIO_Port, JOY_SEL_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b34:	4878      	ldr	r0, [pc, #480]	@ (8000d18 <MX_GPIO_Init+0x2e8>)
 8000b36:	f001 f86d 	bl	8001c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2140      	movs	r1, #64	@ 0x40
 8000b3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b42:	f001 f867 	bl	8001c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_Port, MFX_WAKEUP_Pin, GPIO_PIN_RESET);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2104      	movs	r1, #4
 8000b4a:	4874      	ldr	r0, [pc, #464]	@ (8000d1c <MX_GPIO_Init+0x2ec>)
 8000b4c:	f001 f862 	bl	8001c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OCTOSPIM_P2_IO1_Pin OCTOSPIM_P2_IO2_Pin OCTOSPIM_P2_CLK_Pin OCTOSPIM_P2_IO0_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO1_Pin|OCTOSPIM_P2_IO2_Pin|OCTOSPIM_P2_CLK_Pin|OCTOSPIM_P2_IO0_Pin;
 8000b50:	f44f 6364 	mov.w	r3, #3648	@ 0xe40
 8000b54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	2302      	movs	r3, #2
 8000b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000b62:	2305      	movs	r3, #5
 8000b64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	486c      	ldr	r0, [pc, #432]	@ (8000d20 <MX_GPIO_Init+0x2f0>)
 8000b6e:	f000 febf 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_VDD_Pin DSI_SPI_USART_CS_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin;
 8000b72:	f244 0314 	movw	r3, #16404	@ 0x4014
 8000b76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b80:	2300      	movs	r3, #0
 8000b82:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000b84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4862      	ldr	r0, [pc, #392]	@ (8000d14 <MX_GPIO_Init+0x2e4>)
 8000b8c:	f000 feb0 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000b90:	2310      	movs	r3, #16
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	2302      	movs	r3, #2
 8000b96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000ba4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba8:	4619      	mov	r1, r3
 8000baa:	485c      	ldr	r0, [pc, #368]	@ (8000d1c <MX_GPIO_Init+0x2ec>)
 8000bac:	f000 fea0 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D7_Pin DCMI_D5_Pin DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8000bb0:	23b0      	movs	r3, #176	@ 0xb0
 8000bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000bc0:	230a      	movs	r3, #10
 8000bc2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000bc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4855      	ldr	r0, [pc, #340]	@ (8000d20 <MX_GPIO_Init+0x2f0>)
 8000bcc:	f000 fe90 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPIM_P2_IO6_Pin OCTOSPIM_P2_DQS_Pin OCTOSPIM_P2_IO7_Pin OCTOSPIM_P2_CS_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO6_Pin|OCTOSPIM_P2_DQS_Pin|OCTOSPIM_P2_IO7_Pin|OCTOSPIM_P2_CS_Pin;
 8000bd0:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8000bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bde:	2303      	movs	r3, #3
 8000be0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000be2:	2305      	movs	r3, #5
 8000be4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bea:	4619      	mov	r1, r3
 8000bec:	484d      	ldr	r0, [pc, #308]	@ (8000d24 <MX_GPIO_Init+0x2f4>)
 8000bee:	f000 fe7f 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bf6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000c00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c04:	4619      	mov	r1, r3
 8000c06:	4846      	ldr	r0, [pc, #280]	@ (8000d20 <MX_GPIO_Init+0x2f0>)
 8000c08:	f000 fe72 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D3_Pin DCMI_PIXCLK_Pin DCMI_D2_Pin */
  GPIO_InitStruct.Pin = DCMI_D3_Pin|DCMI_PIXCLK_Pin|DCMI_D2_Pin;
 8000c0c:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000c1e:	230a      	movs	r3, #10
 8000c20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c26:	4619      	mov	r1, r3
 8000c28:	483a      	ldr	r0, [pc, #232]	@ (8000d14 <MX_GPIO_Init+0x2e4>)
 8000c2a:	f000 fe61 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000c2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c34:	2302      	movs	r3, #2
 8000c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000c40:	2303      	movs	r3, #3
 8000c42:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000c44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4832      	ldr	r0, [pc, #200]	@ (8000d14 <MX_GPIO_Init+0x2e4>)
 8000c4c:	f000 fe50 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOPSIM_P2_IO4_Pin OCTOSPIM_P2_IO5_Pin OCTOSPI_P2_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOPSIM_P2_IO4_Pin|OCTOSPIM_P2_IO5_Pin|OCTOSPI_P2_IO3_Pin;
 8000c50:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000c54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000c62:	2305      	movs	r3, #5
 8000c64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4829      	ldr	r0, [pc, #164]	@ (8000d14 <MX_GPIO_Init+0x2e4>)
 8000c6e:	f000 fe3f 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8000c72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8000c84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4823      	ldr	r0, [pc, #140]	@ (8000d18 <MX_GPIO_Init+0x2e8>)
 8000c8c:	f000 fe30 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_14_Pin ARD_15_Pin */
  GPIO_InitStruct.Pin = ARD_14_Pin|ARD_15_Pin;
 8000c90:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000c94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c96:	2312      	movs	r3, #18
 8000c98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ca2:	2304      	movs	r3, #4
 8000ca4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ca6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000caa:	4619      	mov	r1, r3
 8000cac:	481d      	ldr	r0, [pc, #116]	@ (8000d24 <MX_GPIO_Init+0x2f4>)
 8000cae:	f000 fe1f 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8000cb2:	2340      	movs	r3, #64	@ 0x40
 8000cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cb6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8000cc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4814      	ldr	r0, [pc, #80]	@ (8000d18 <MX_GPIO_Init+0x2e8>)
 8000cc8:	f000 fe12 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFDATIN3_Pin DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFDATIN3_Pin|DF_CKOUT_Pin;
 8000ccc:	2384      	movs	r3, #132	@ 0x84
 8000cce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000cdc:	2306      	movs	r3, #6
 8000cde:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	480c      	ldr	r0, [pc, #48]	@ (8000d18 <MX_GPIO_Init+0x2e8>)
 8000ce8:	f000 fe02 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8000cec:	2303      	movs	r3, #3
 8000cee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000cfc:	2308      	movs	r3, #8
 8000cfe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d04:	4619      	mov	r1, r3
 8000d06:	4804      	ldr	r0, [pc, #16]	@ (8000d18 <MX_GPIO_Init+0x2e8>)
 8000d08:	f000 fdf2 	bl	80018f0 <HAL_GPIO_Init>
 8000d0c:	e00c      	b.n	8000d28 <MX_GPIO_Init+0x2f8>
 8000d0e:	bf00      	nop
 8000d10:	40021000 	.word	0x40021000
 8000d14:	48001c00 	.word	0x48001c00
 8000d18:	48000800 	.word	0x48000800
 8000d1c:	48000400 	.word	0x48000400
 8000d20:	48002000 	.word	0x48002000
 8000d24:	48001800 	.word	0x48001800

  /*Configure GPIO pins : ARD_A2_Pin ARD_A1_Pin */
  GPIO_InitStruct.Pin = ARD_A2_Pin|ARD_A1_Pin;
 8000d28:	2318      	movs	r3, #24
 8000d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d2c:	230b      	movs	r3, #11
 8000d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4849      	ldr	r0, [pc, #292]	@ (8000e60 <MX_GPIO_Init+0x430>)
 8000d3c:	f000 fdd8 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A4_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A4_Pin|ARD_A0_Pin;
 8000d40:	2381      	movs	r3, #129	@ 0x81
 8000d42:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d44:	230b      	movs	r3, #11
 8000d46:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d50:	4619      	mov	r1, r3
 8000d52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d56:	f000 fdcb 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_PWM_Pin */
  GPIO_InitStruct.Pin = STMOD_PWM_Pin;
 8000d5a:	2320      	movs	r3, #32
 8000d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d66:	2300      	movs	r3, #0
 8000d68:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(STMOD_PWM_GPIO_Port, &GPIO_InitStruct);
 8000d6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d72:	4619      	mov	r1, r3
 8000d74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d78:	f000 fdba 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000d7c:	2340      	movs	r3, #64	@ 0x40
 8000d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d80:	2301      	movs	r3, #1
 8000d82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000d8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d90:	4619      	mov	r1, r3
 8000d92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d96:	f000 fdab 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da6:	2300      	movs	r3, #0
 8000da8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000daa:	2302      	movs	r3, #2
 8000dac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000dae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db2:	4619      	mov	r1, r3
 8000db4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db8:	f000 fd9a 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DSI_TE_Pin */
  GPIO_InitStruct.Pin = DSI_TE_Pin;
 8000dbc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_DSI;
 8000dce:	230b      	movs	r3, #11
 8000dd0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 8000dd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4822      	ldr	r0, [pc, #136]	@ (8000e64 <MX_GPIO_Init+0x434>)
 8000dda:	f000 fd89 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_HSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin;
 8000dde:	2310      	movs	r3, #16
 8000de0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de2:	2302      	movs	r3, #2
 8000de4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dea:	2300      	movs	r3, #0
 8000dec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000dee:	230a      	movs	r3, #10
 8000df0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DCMI_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8000df2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000df6:	4619      	mov	r1, r3
 8000df8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dfc:	f000 fd78 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_A3_Pin */
  GPIO_InitStruct.Pin = ARD_A3_Pin;
 8000e00:	2301      	movs	r3, #1
 8000e02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e04:	230b      	movs	r3, #11
 8000e06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8000e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e10:	4619      	mov	r1, r3
 8000e12:	4815      	ldr	r0, [pc, #84]	@ (8000e68 <MX_GPIO_Init+0x438>)
 8000e14:	f000 fd6c 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000e18:	2304      	movs	r3, #4
 8000e1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e24:	2300      	movs	r3, #0
 8000e26:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000e28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	480e      	ldr	r0, [pc, #56]	@ (8000e68 <MX_GPIO_Init+0x438>)
 8000e30:	f000 fd5e 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFDATIN1_Pin */
  GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8000e34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e42:	2300      	movs	r3, #0
 8000e44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000e46:	2306      	movs	r3, #6
 8000e48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4805      	ldr	r0, [pc, #20]	@ (8000e68 <MX_GPIO_Init+0x438>)
 8000e52:	f000 fd4d 	bl	80018f0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e56:	bf00      	nop
 8000e58:	3738      	adds	r7, #56	@ 0x38
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	48000800 	.word	0x48000800
 8000e64:	48001400 	.word	0x48001400
 8000e68:	48000400 	.word	0x48000400

08000e6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e70:	b672      	cpsid	i
}
 8000e72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <Error_Handler+0x8>

08000e78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ebc <HAL_MspInit+0x44>)
 8000e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e82:	4a0e      	ldr	r2, [pc, #56]	@ (8000ebc <HAL_MspInit+0x44>)
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ebc <HAL_MspInit+0x44>)
 8000e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	607b      	str	r3, [r7, #4]
 8000e94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e96:	4b09      	ldr	r3, [pc, #36]	@ (8000ebc <HAL_MspInit+0x44>)
 8000e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e9a:	4a08      	ldr	r2, [pc, #32]	@ (8000ebc <HAL_MspInit+0x44>)
 8000e9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ea2:	4b06      	ldr	r3, [pc, #24]	@ (8000ebc <HAL_MspInit+0x44>)
 8000ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eaa:	603b      	str	r3, [r7, #0]
 8000eac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	40021000 	.word	0x40021000

08000ec0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b0b2      	sub	sp, #200	@ 0xc8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec8:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]
 8000ed6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ed8:	f107 0318 	add.w	r3, r7, #24
 8000edc:	229c      	movs	r2, #156	@ 0x9c
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f008 fdf3 	bl	8009acc <memset>
  if(hi2c->Instance==I2C1)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a33      	ldr	r2, [pc, #204]	@ (8000fb8 <HAL_I2C_MspInit+0xf8>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d15e      	bne.n	8000fae <HAL_I2C_MspInit+0xee>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000ef0:	2340      	movs	r3, #64	@ 0x40
 8000ef2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ef8:	f107 0318 	add.w	r3, r7, #24
 8000efc:	4618      	mov	r0, r3
 8000efe:	f001 ff7b 	bl	8002df8 <HAL_RCCEx_PeriphCLKConfig>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000f08:	f7ff ffb0 	bl	8000e6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f10:	4a2a      	ldr	r2, [pc, #168]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f12:	f043 0302 	orr.w	r3, r3, #2
 8000f16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f18:	4b28      	ldr	r3, [pc, #160]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1c:	f003 0302 	and.w	r3, r3, #2
 8000f20:	617b      	str	r3, [r7, #20]
 8000f22:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f24:	4b25      	ldr	r3, [pc, #148]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f28:	4a24      	ldr	r2, [pc, #144]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f30:	4b22      	ldr	r3, [pc, #136]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f38:	613b      	str	r3, [r7, #16]
 8000f3a:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000f3c:	f001 f878 	bl	8002030 <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PG13     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin;
 8000f40:	2340      	movs	r3, #64	@ 0x40
 8000f42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f46:	2312      	movs	r3, #18
 8000f48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f52:	2303      	movs	r3, #3
 8000f54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f58:	2304      	movs	r3, #4
 8000f5a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(I2C1_SCL_GPIO_Port, &GPIO_InitStruct);
 8000f5e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000f62:	4619      	mov	r1, r3
 8000f64:	4816      	ldr	r0, [pc, #88]	@ (8000fc0 <HAL_I2C_MspInit+0x100>)
 8000f66:	f000 fcc3 	bl	80018f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 8000f6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f72:	2312      	movs	r3, #18
 8000f74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f84:	2304      	movs	r3, #4
 8000f86:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 8000f8a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000f8e:	4619      	mov	r1, r3
 8000f90:	480c      	ldr	r0, [pc, #48]	@ (8000fc4 <HAL_I2C_MspInit+0x104>)
 8000f92:	f000 fcad 	bl	80018f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f96:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f9a:	4a08      	ldr	r2, [pc, #32]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000f9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <HAL_I2C_MspInit+0xfc>)
 8000fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fa6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000fae:	bf00      	nop
 8000fb0:	37c8      	adds	r7, #200	@ 0xc8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40005400 	.word	0x40005400
 8000fbc:	40021000 	.word	0x40021000
 8000fc0:	48000400 	.word	0x48000400
 8000fc4:	48001800 	.word	0x48001800

08000fc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08a      	sub	sp, #40	@ 0x28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 0314 	add.w	r3, r7, #20
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a25      	ldr	r2, [pc, #148]	@ (800107c <HAL_SPI_MspInit+0xb4>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d144      	bne.n	8001074 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000fea:	4b25      	ldr	r3, [pc, #148]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8000fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fee:	4a24      	ldr	r2, [pc, #144]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8000ff0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ff4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ff6:	4b22      	ldr	r3, [pc, #136]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8000ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ffa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001002:	4b1f      	ldr	r3, [pc, #124]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001006:	4a1e      	ldr	r2, [pc, #120]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8001008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800100c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800100e:	4b1c      	ldr	r3, [pc, #112]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101a:	4b19      	ldr	r3, [pc, #100]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101e:	4a18      	ldr	r2, [pc, #96]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8001020:	f043 0302 	orr.w	r3, r3, #2
 8001024:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001026:	4b16      	ldr	r3, [pc, #88]	@ (8001080 <HAL_SPI_MspInit+0xb8>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	60bb      	str	r3, [r7, #8]
 8001030:	68bb      	ldr	r3, [r7, #8]
    PI0     ------> SPI2_NSS
    PB15     ------> SPI2_MOSI
    PB14     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = ARD_10_Pin;
 8001032:	2301      	movs	r3, #1
 8001034:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001036:	2302      	movs	r3, #2
 8001038:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103a:	2300      	movs	r3, #0
 800103c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103e:	2303      	movs	r3, #3
 8001040:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001042:	2305      	movs	r3, #5
 8001044:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARD_10_GPIO_Port, &GPIO_InitStruct);
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	4619      	mov	r1, r3
 800104c:	480d      	ldr	r0, [pc, #52]	@ (8001084 <HAL_SPI_MspInit+0xbc>)
 800104e:	f000 fc4f 	bl	80018f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin|SPI2_MISO_Pin|SPI2_CLK_Pin;
 8001052:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001058:	2302      	movs	r3, #2
 800105a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001060:	2303      	movs	r3, #3
 8001062:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001064:	2305      	movs	r3, #5
 8001066:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	4619      	mov	r1, r3
 800106e:	4806      	ldr	r0, [pc, #24]	@ (8001088 <HAL_SPI_MspInit+0xc0>)
 8001070:	f000 fc3e 	bl	80018f0 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001074:	bf00      	nop
 8001076:	3728      	adds	r7, #40	@ 0x28
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	40003800 	.word	0x40003800
 8001080:	40021000 	.word	0x40021000
 8001084:	48002000 	.word	0x48002000
 8001088:	48000400 	.word	0x48000400

0800108c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b0b4      	sub	sp, #208	@ 0xd0
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a4:	f107 0320 	add.w	r3, r7, #32
 80010a8:	229c      	movs	r2, #156	@ 0x9c
 80010aa:	2100      	movs	r1, #0
 80010ac:	4618      	mov	r0, r3
 80010ae:	f008 fd0d 	bl	8009acc <memset>
  if(huart->Instance==USART2)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a54      	ldr	r2, [pc, #336]	@ (8001208 <HAL_UART_MspInit+0x17c>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d13c      	bne.n	8001136 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80010bc:	2302      	movs	r3, #2
 80010be:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010c4:	f107 0320 	add.w	r3, r7, #32
 80010c8:	4618      	mov	r0, r3
 80010ca:	f001 fe95 	bl	8002df8 <HAL_RCCEx_PeriphCLKConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80010d4:	f7ff feca 	bl	8000e6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010d8:	4b4c      	ldr	r3, [pc, #304]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010dc:	4a4b      	ldr	r2, [pc, #300]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80010e4:	4b49      	ldr	r3, [pc, #292]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ec:	61fb      	str	r3, [r7, #28]
 80010ee:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f0:	4b46      	ldr	r3, [pc, #280]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f4:	4a45      	ldr	r2, [pc, #276]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010f6:	f043 0301 	orr.w	r3, r3, #1
 80010fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010fc:	4b43      	ldr	r3, [pc, #268]	@ (800120c <HAL_UART_MspInit+0x180>)
 80010fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	61bb      	str	r3, [r7, #24]
 8001106:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 8001108:	230c      	movs	r3, #12
 800110a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110e:	2302      	movs	r3, #2
 8001110:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111a:	2303      	movs	r3, #3
 800111c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001120:	2307      	movs	r3, #7
 8001122:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001126:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800112a:	4619      	mov	r1, r3
 800112c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001130:	f000 fbde 	bl	80018f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001134:	e063      	b.n	80011fe <HAL_UART_MspInit+0x172>
  else if(huart->Instance==USART3)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a35      	ldr	r2, [pc, #212]	@ (8001210 <HAL_UART_MspInit+0x184>)
 800113c:	4293      	cmp	r3, r2
 800113e:	d15e      	bne.n	80011fe <HAL_UART_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001140:	2304      	movs	r3, #4
 8001142:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001144:	2300      	movs	r3, #0
 8001146:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001148:	f107 0320 	add.w	r3, r7, #32
 800114c:	4618      	mov	r0, r3
 800114e:	f001 fe53 	bl	8002df8 <HAL_RCCEx_PeriphCLKConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8001158:	f7ff fe88 	bl	8000e6c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800115c:	4b2b      	ldr	r3, [pc, #172]	@ (800120c <HAL_UART_MspInit+0x180>)
 800115e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001160:	4a2a      	ldr	r2, [pc, #168]	@ (800120c <HAL_UART_MspInit+0x180>)
 8001162:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001166:	6593      	str	r3, [r2, #88]	@ 0x58
 8001168:	4b28      	ldr	r3, [pc, #160]	@ (800120c <HAL_UART_MspInit+0x180>)
 800116a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800116c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001170:	617b      	str	r3, [r7, #20]
 8001172:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001174:	4b25      	ldr	r3, [pc, #148]	@ (800120c <HAL_UART_MspInit+0x180>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001178:	4a24      	ldr	r2, [pc, #144]	@ (800120c <HAL_UART_MspInit+0x180>)
 800117a:	f043 0301 	orr.w	r3, r3, #1
 800117e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001180:	4b22      	ldr	r3, [pc, #136]	@ (800120c <HAL_UART_MspInit+0x180>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001184:	f003 0301 	and.w	r3, r3, #1
 8001188:	613b      	str	r3, [r7, #16]
 800118a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800118c:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <HAL_UART_MspInit+0x180>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001190:	4a1e      	ldr	r2, [pc, #120]	@ (800120c <HAL_UART_MspInit+0x180>)
 8001192:	f043 0302 	orr.w	r3, r3, #2
 8001196:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001198:	4b1c      	ldr	r3, [pc, #112]	@ (800120c <HAL_UART_MspInit+0x180>)
 800119a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119c:	f003 0302 	and.w	r3, r3, #2
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_RTS_Pin;
 80011a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ac:	2302      	movs	r3, #2
 80011ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b8:	2303      	movs	r3, #3
 80011ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011be:	2307      	movs	r3, #7
 80011c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(USART3_RTS_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80011c8:	4619      	mov	r1, r3
 80011ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ce:	f000 fb8f 	bl	80018f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 80011d2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80011d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011da:	2302      	movs	r3, #2
 80011dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011ec:	2307      	movs	r3, #7
 80011ee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f2:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80011f6:	4619      	mov	r1, r3
 80011f8:	4806      	ldr	r0, [pc, #24]	@ (8001214 <HAL_UART_MspInit+0x188>)
 80011fa:	f000 fb79 	bl	80018f0 <HAL_GPIO_Init>
}
 80011fe:	bf00      	nop
 8001200:	37d0      	adds	r7, #208	@ 0xd0
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40004400 	.word	0x40004400
 800120c:	40021000 	.word	0x40021000
 8001210:	40004800 	.word	0x40004800
 8001214:	48000400 	.word	0x48000400

08001218 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800122c:	4b32      	ldr	r3, [pc, #200]	@ (80012f8 <HAL_FMC_MspInit+0xe0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d15d      	bne.n	80012f0 <HAL_FMC_MspInit+0xd8>
    return;
  }
  FMC_Initialized = 1;
 8001234:	4b30      	ldr	r3, [pc, #192]	@ (80012f8 <HAL_FMC_MspInit+0xe0>)
 8001236:	2201      	movs	r2, #1
 8001238:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800123a:	4b30      	ldr	r3, [pc, #192]	@ (80012fc <HAL_FMC_MspInit+0xe4>)
 800123c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800123e:	4a2f      	ldr	r2, [pc, #188]	@ (80012fc <HAL_FMC_MspInit+0xe4>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	6513      	str	r3, [r2, #80]	@ 0x50
 8001246:	4b2d      	ldr	r3, [pc, #180]	@ (80012fc <HAL_FMC_MspInit+0xe4>)
 8001248:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	603b      	str	r3, [r7, #0]
 8001250:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|PSRAM_A20_Pin|PSRAM_A19_Pin
 8001252:	f64f 739b 	movw	r3, #65435	@ 0xff9b
 8001256:	607b      	str	r3, [r7, #4]
                          |D7_Pin|D6_Pin|D12_Pin|D5_Pin
                          |D11_Pin|D4_Pin|D10_Pin|D9_Pin
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001258:	2302      	movs	r3, #2
 800125a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001260:	2303      	movs	r3, #3
 8001262:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001264:	230c      	movs	r3, #12
 8001266:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	4619      	mov	r1, r3
 800126c:	4824      	ldr	r0, [pc, #144]	@ (8001300 <HAL_FMC_MspInit+0xe8>)
 800126e:	f000 fb3f 	bl	80018f0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|PSRAM_OE_Pin|D3_Pin|PSRAM_WE_Pin
 8001272:	f64f 73fb 	movw	r3, #65531	@ 0xfffb
 8001276:	607b      	str	r3, [r7, #4]
                          |PSRAM_WAIT_Pin|PSRAM_CLK_Pin|PSRAM_NE1_Pin|PSRAM_A18_Pin
                          |D1_Pin|D0_Pin|PSRAM_A17_Pin|PSRAM_A16_Pin
                          |D15_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	2302      	movs	r3, #2
 800127a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001280:	2303      	movs	r3, #3
 8001282:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001284:	230c      	movs	r3, #12
 8001286:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	4619      	mov	r1, r3
 800128c:	481d      	ldr	r0, [pc, #116]	@ (8001304 <HAL_FMC_MspInit+0xec>)
 800128e:	f000 fb2f 	bl	80018f0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_ADV_Pin;
 8001292:	2380      	movs	r3, #128	@ 0x80
 8001294:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129e:	2303      	movs	r3, #3
 80012a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012a2:	230c      	movs	r3, #12
 80012a4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PSRAM_ADV_GPIO_Port, &GPIO_InitStruct);
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	4619      	mov	r1, r3
 80012aa:	4817      	ldr	r0, [pc, #92]	@ (8001308 <HAL_FMC_MspInit+0xf0>)
 80012ac:	f000 fb20 	bl	80018f0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 80012b0:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 80012b4:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b6:	2302      	movs	r3, #2
 80012b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012be:	2303      	movs	r3, #3
 80012c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012c2:	230c      	movs	r3, #12
 80012c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	4619      	mov	r1, r3
 80012ca:	4810      	ldr	r0, [pc, #64]	@ (800130c <HAL_FMC_MspInit+0xf4>)
 80012cc:	f000 fb10 	bl	80018f0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A15_Pin|PSRAM_A11_Pin
 80012d0:	233f      	movs	r3, #63	@ 0x3f
 80012d2:	607b      	str	r3, [r7, #4]
                          |PSRAM_A12_Pin|PSRAM_A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012e0:	230c      	movs	r3, #12
 80012e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	4619      	mov	r1, r3
 80012e8:	4809      	ldr	r0, [pc, #36]	@ (8001310 <HAL_FMC_MspInit+0xf8>)
 80012ea:	f000 fb01 	bl	80018f0 <HAL_GPIO_Init>
 80012ee:	e000      	b.n	80012f2 <HAL_FMC_MspInit+0xda>
    return;
 80012f0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000b20 	.word	0x20000b20
 80012fc:	40021000 	.word	0x40021000
 8001300:	48001000 	.word	0x48001000
 8001304:	48000c00 	.word	0x48000c00
 8001308:	48000400 	.word	0x48000400
 800130c:	48001400 	.word	0x48001400
 8001310:	48001800 	.word	0x48001800

08001314 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800131c:	f7ff ff7c 	bl	8001218 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b0b0      	sub	sp, #192	@ 0xc0
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001330:	f107 0310 	add.w	r3, r7, #16
 8001334:	229c      	movs	r2, #156	@ 0x9c
 8001336:	2100      	movs	r1, #0
 8001338:	4618      	mov	r0, r3
 800133a:	f008 fbc7 	bl	8009acc <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a32      	ldr	r2, [pc, #200]	@ (800140c <HAL_SAI_MspInit+0xe4>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d15d      	bne.n	8001404 <HAL_SAI_MspInit+0xdc>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001348:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800134c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800134e:	2300      	movs	r3, #0
 8001350:	67fb      	str	r3, [r7, #124]	@ 0x7c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001352:	2301      	movs	r3, #1
 8001354:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001356:	2301      	movs	r3, #1
 8001358:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800135a:	2310      	movs	r3, #16
 800135c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800135e:	2302      	movs	r3, #2
 8001360:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001362:	2302      	movs	r3, #2
 8001364:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001366:	2302      	movs	r3, #2
 8001368:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800136a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800136e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001370:	f107 0310 	add.w	r3, r7, #16
 8001374:	4618      	mov	r0, r3
 8001376:	f001 fd3f 	bl	8002df8 <HAL_RCCEx_PeriphCLKConfig>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <HAL_SAI_MspInit+0x5c>
    {
      Error_Handler();
 8001380:	f7ff fd74 	bl	8000e6c <Error_Handler>
    }

    if (SAI1_client == 0)
 8001384:	4b22      	ldr	r3, [pc, #136]	@ (8001410 <HAL_SAI_MspInit+0xe8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d10b      	bne.n	80013a4 <HAL_SAI_MspInit+0x7c>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800138c:	4b21      	ldr	r3, [pc, #132]	@ (8001414 <HAL_SAI_MspInit+0xec>)
 800138e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001390:	4a20      	ldr	r2, [pc, #128]	@ (8001414 <HAL_SAI_MspInit+0xec>)
 8001392:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001396:	6613      	str	r3, [r2, #96]	@ 0x60
 8001398:	4b1e      	ldr	r3, [pc, #120]	@ (8001414 <HAL_SAI_MspInit+0xec>)
 800139a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800139c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 80013a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001410 <HAL_SAI_MspInit+0xe8>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	3301      	adds	r3, #1
 80013aa:	4a19      	ldr	r2, [pc, #100]	@ (8001410 <HAL_SAI_MspInit+0xe8>)
 80013ac:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PB9     ------> SAI1_FS_A
    PE6     ------> SAI1_SD_A
    PE5     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin|SAI1_FSA_Pin;
 80013ae:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80013b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b6:	2302      	movs	r3, #2
 80013b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2300      	movs	r3, #0
 80013c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80013c8:	230d      	movs	r3, #13
 80013ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ce:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80013d2:	4619      	mov	r1, r3
 80013d4:	4810      	ldr	r0, [pc, #64]	@ (8001418 <HAL_SAI_MspInit+0xf0>)
 80013d6:	f000 fa8b 	bl	80018f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCKA_Pin|SAI1_SDA_Pin|SAI1_SCKA_Pin;
 80013da:	2364      	movs	r3, #100	@ 0x64
 80013dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e0:	2302      	movs	r3, #2
 80013e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80013f2:	230d      	movs	r3, #13
 80013f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013f8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80013fc:	4619      	mov	r1, r3
 80013fe:	4807      	ldr	r0, [pc, #28]	@ (800141c <HAL_SAI_MspInit+0xf4>)
 8001400:	f000 fa76 	bl	80018f0 <HAL_GPIO_Init>

    }
}
 8001404:	bf00      	nop
 8001406:	37c0      	adds	r7, #192	@ 0xc0
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40015404 	.word	0x40015404
 8001410:	20000b24 	.word	0x20000b24
 8001414:	40021000 	.word	0x40021000
 8001418:	48000400 	.word	0x48000400
 800141c:	48001000 	.word	0x48001000

08001420 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <NMI_Handler+0x4>

08001428 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <HardFault_Handler+0x4>

08001430 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001434:	bf00      	nop
 8001436:	e7fd      	b.n	8001434 <MemManage_Handler+0x4>

08001438 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <BusFault_Handler+0x4>

08001440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <UsageFault_Handler+0x4>

08001448 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001476:	f000 f935 	bl	80016e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}

0800147e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b086      	sub	sp, #24
 8001482:	af00      	add	r7, sp, #0
 8001484:	60f8      	str	r0, [r7, #12]
 8001486:	60b9      	str	r1, [r7, #8]
 8001488:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	e00a      	b.n	80014a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001490:	f3af 8000 	nop.w
 8001494:	4601      	mov	r1, r0
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	1c5a      	adds	r2, r3, #1
 800149a:	60ba      	str	r2, [r7, #8]
 800149c:	b2ca      	uxtb	r2, r1
 800149e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	3301      	adds	r3, #1
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	dbf0      	blt.n	8001490 <_read+0x12>
  }

  return len;
 80014ae:	687b      	ldr	r3, [r7, #4]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]
 80014c8:	e009      	b.n	80014de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	1c5a      	adds	r2, r3, #1
 80014ce:	60ba      	str	r2, [r7, #8]
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	3301      	adds	r3, #1
 80014dc:	617b      	str	r3, [r7, #20]
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	dbf1      	blt.n	80014ca <_write+0x12>
  }
  return len;
 80014e6:	687b      	ldr	r3, [r7, #4]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <_close>:

int _close(int file)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001518:	605a      	str	r2, [r3, #4]
  return 0;
 800151a:	2300      	movs	r3, #0
}
 800151c:	4618      	mov	r0, r3
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <_isatty>:

int _isatty(int file)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001530:	2301      	movs	r3, #1
}
 8001532:	4618      	mov	r0, r3
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr

0800153e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800153e:	b480      	push	{r7}
 8001540:	b085      	sub	sp, #20
 8001542:	af00      	add	r7, sp, #0
 8001544:	60f8      	str	r0, [r7, #12]
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800154a:	2300      	movs	r3, #0
}
 800154c:	4618      	mov	r0, r3
 800154e:	3714      	adds	r7, #20
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001560:	4a14      	ldr	r2, [pc, #80]	@ (80015b4 <_sbrk+0x5c>)
 8001562:	4b15      	ldr	r3, [pc, #84]	@ (80015b8 <_sbrk+0x60>)
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800156c:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <_sbrk+0x64>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d102      	bne.n	800157a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001574:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <_sbrk+0x64>)
 8001576:	4a12      	ldr	r2, [pc, #72]	@ (80015c0 <_sbrk+0x68>)
 8001578:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800157a:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <_sbrk+0x64>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4413      	add	r3, r2
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	429a      	cmp	r2, r3
 8001586:	d207      	bcs.n	8001598 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001588:	f008 fafe 	bl	8009b88 <__errno>
 800158c:	4603      	mov	r3, r0
 800158e:	220c      	movs	r2, #12
 8001590:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001592:	f04f 33ff 	mov.w	r3, #4294967295
 8001596:	e009      	b.n	80015ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001598:	4b08      	ldr	r3, [pc, #32]	@ (80015bc <_sbrk+0x64>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800159e:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <_sbrk+0x64>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4413      	add	r3, r2
 80015a6:	4a05      	ldr	r2, [pc, #20]	@ (80015bc <_sbrk+0x64>)
 80015a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015aa:	68fb      	ldr	r3, [r7, #12]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3718      	adds	r7, #24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	200a0000 	.word	0x200a0000
 80015b8:	00000800 	.word	0x00000800
 80015bc:	20000b28 	.word	0x20000b28
 80015c0:	20040000 	.word	0x20040000

080015c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015c8:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <SystemInit+0x20>)
 80015ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015ce:	4a05      	ldr	r2, [pc, #20]	@ (80015e4 <SystemInit+0x20>)
 80015d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001620 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015ec:	f7ff ffea 	bl	80015c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015f0:	480c      	ldr	r0, [pc, #48]	@ (8001624 <LoopForever+0x6>)
  ldr r1, =_edata
 80015f2:	490d      	ldr	r1, [pc, #52]	@ (8001628 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015f4:	4a0d      	ldr	r2, [pc, #52]	@ (800162c <LoopForever+0xe>)
  movs r3, #0
 80015f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015f8:	e002      	b.n	8001600 <LoopCopyDataInit>

080015fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015fe:	3304      	adds	r3, #4

08001600 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001600:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001602:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001604:	d3f9      	bcc.n	80015fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001606:	4a0a      	ldr	r2, [pc, #40]	@ (8001630 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001608:	4c0a      	ldr	r4, [pc, #40]	@ (8001634 <LoopForever+0x16>)
  movs r3, #0
 800160a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800160c:	e001      	b.n	8001612 <LoopFillZerobss>

0800160e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800160e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001610:	3204      	adds	r2, #4

08001612 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001612:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001614:	d3fb      	bcc.n	800160e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001616:	f008 fabd 	bl	8009b94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800161a:	f7fe ffb9 	bl	8000590 <main>

0800161e <LoopForever>:

LoopForever:
    b LoopForever
 800161e:	e7fe      	b.n	800161e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001620:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001624:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001628:	2000082c 	.word	0x2000082c
  ldr r2, =_sidata
 800162c:	08010ef4 	.word	0x08010ef4
  ldr r2, =_sbss
 8001630:	20000840 	.word	0x20000840
  ldr r4, =_ebss
 8001634:	20001c4c 	.word	0x20001c4c

08001638 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001638:	e7fe      	b.n	8001638 <ADC1_IRQHandler>

0800163a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b082      	sub	sp, #8
 800163e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001640:	2300      	movs	r3, #0
 8001642:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001644:	2003      	movs	r0, #3
 8001646:	f000 f91f 	bl	8001888 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800164a:	2000      	movs	r0, #0
 800164c:	f000 f80e 	bl	800166c <HAL_InitTick>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d002      	beq.n	800165c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	71fb      	strb	r3, [r7, #7]
 800165a:	e001      	b.n	8001660 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800165c:	f7ff fc0c 	bl	8000e78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001660:	79fb      	ldrb	r3, [r7, #7]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
	...

0800166c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001674:	2300      	movs	r3, #0
 8001676:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001678:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <HAL_InitTick+0x6c>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d023      	beq.n	80016c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001680:	4b16      	ldr	r3, [pc, #88]	@ (80016dc <HAL_InitTick+0x70>)
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <HAL_InitTick+0x6c>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	4619      	mov	r1, r3
 800168a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800168e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001692:	fbb2 f3f3 	udiv	r3, r2, r3
 8001696:	4618      	mov	r0, r3
 8001698:	f000 f91d 	bl	80018d6 <HAL_SYSTICK_Config>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d10f      	bne.n	80016c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b0f      	cmp	r3, #15
 80016a6:	d809      	bhi.n	80016bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a8:	2200      	movs	r2, #0
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	f04f 30ff 	mov.w	r0, #4294967295
 80016b0:	f000 f8f5 	bl	800189e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016b4:	4a0a      	ldr	r2, [pc, #40]	@ (80016e0 <HAL_InitTick+0x74>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6013      	str	r3, [r2, #0]
 80016ba:	e007      	b.n	80016cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	73fb      	strb	r3, [r7, #15]
 80016c0:	e004      	b.n	80016cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	73fb      	strb	r3, [r7, #15]
 80016c6:	e001      	b.n	80016cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000008 	.word	0x20000008
 80016dc:	20000000 	.word	0x20000000
 80016e0:	20000004 	.word	0x20000004

080016e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016e8:	4b06      	ldr	r3, [pc, #24]	@ (8001704 <HAL_IncTick+0x20>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	461a      	mov	r2, r3
 80016ee:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <HAL_IncTick+0x24>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4413      	add	r3, r2
 80016f4:	4a04      	ldr	r2, [pc, #16]	@ (8001708 <HAL_IncTick+0x24>)
 80016f6:	6013      	str	r3, [r2, #0]
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	20000008 	.word	0x20000008
 8001708:	20000b2c 	.word	0x20000b2c

0800170c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  return uwTick;
 8001710:	4b03      	ldr	r3, [pc, #12]	@ (8001720 <HAL_GetTick+0x14>)
 8001712:	681b      	ldr	r3, [r3, #0]
}
 8001714:	4618      	mov	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	20000b2c 	.word	0x20000b2c

08001724 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001734:	4b0c      	ldr	r3, [pc, #48]	@ (8001768 <__NVIC_SetPriorityGrouping+0x44>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001740:	4013      	ands	r3, r2
 8001742:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800174c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001750:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001754:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001756:	4a04      	ldr	r2, [pc, #16]	@ (8001768 <__NVIC_SetPriorityGrouping+0x44>)
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	60d3      	str	r3, [r2, #12]
}
 800175c:	bf00      	nop
 800175e:	3714      	adds	r7, #20
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	e000ed00 	.word	0xe000ed00

0800176c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001770:	4b04      	ldr	r3, [pc, #16]	@ (8001784 <__NVIC_GetPriorityGrouping+0x18>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	0a1b      	lsrs	r3, r3, #8
 8001776:	f003 0307 	and.w	r3, r3, #7
}
 800177a:	4618      	mov	r0, r3
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	e000ed00 	.word	0xe000ed00

08001788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	6039      	str	r1, [r7, #0]
 8001792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	2b00      	cmp	r3, #0
 800179a:	db0a      	blt.n	80017b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	490c      	ldr	r1, [pc, #48]	@ (80017d4 <__NVIC_SetPriority+0x4c>)
 80017a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a6:	0112      	lsls	r2, r2, #4
 80017a8:	b2d2      	uxtb	r2, r2
 80017aa:	440b      	add	r3, r1
 80017ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b0:	e00a      	b.n	80017c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	4908      	ldr	r1, [pc, #32]	@ (80017d8 <__NVIC_SetPriority+0x50>)
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	f003 030f 	and.w	r3, r3, #15
 80017be:	3b04      	subs	r3, #4
 80017c0:	0112      	lsls	r2, r2, #4
 80017c2:	b2d2      	uxtb	r2, r2
 80017c4:	440b      	add	r3, r1
 80017c6:	761a      	strb	r2, [r3, #24]
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr
 80017d4:	e000e100 	.word	0xe000e100
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017dc:	b480      	push	{r7}
 80017de:	b089      	sub	sp, #36	@ 0x24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	f1c3 0307 	rsb	r3, r3, #7
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	bf28      	it	cs
 80017fa:	2304      	movcs	r3, #4
 80017fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	3304      	adds	r3, #4
 8001802:	2b06      	cmp	r3, #6
 8001804:	d902      	bls.n	800180c <NVIC_EncodePriority+0x30>
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3b03      	subs	r3, #3
 800180a:	e000      	b.n	800180e <NVIC_EncodePriority+0x32>
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001810:	f04f 32ff 	mov.w	r2, #4294967295
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43da      	mvns	r2, r3
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	401a      	ands	r2, r3
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001824:	f04f 31ff 	mov.w	r1, #4294967295
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	fa01 f303 	lsl.w	r3, r1, r3
 800182e:	43d9      	mvns	r1, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	4313      	orrs	r3, r2
         );
}
 8001836:	4618      	mov	r0, r3
 8001838:	3724      	adds	r7, #36	@ 0x24
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
	...

08001844 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3b01      	subs	r3, #1
 8001850:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001854:	d301      	bcc.n	800185a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001856:	2301      	movs	r3, #1
 8001858:	e00f      	b.n	800187a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800185a:	4a0a      	ldr	r2, [pc, #40]	@ (8001884 <SysTick_Config+0x40>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3b01      	subs	r3, #1
 8001860:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001862:	210f      	movs	r1, #15
 8001864:	f04f 30ff 	mov.w	r0, #4294967295
 8001868:	f7ff ff8e 	bl	8001788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <SysTick_Config+0x40>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001872:	4b04      	ldr	r3, [pc, #16]	@ (8001884 <SysTick_Config+0x40>)
 8001874:	2207      	movs	r2, #7
 8001876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	e000e010 	.word	0xe000e010

08001888 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ff47 	bl	8001724 <__NVIC_SetPriorityGrouping>
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b086      	sub	sp, #24
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	4603      	mov	r3, r0
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018b0:	f7ff ff5c 	bl	800176c <__NVIC_GetPriorityGrouping>
 80018b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	68b9      	ldr	r1, [r7, #8]
 80018ba:	6978      	ldr	r0, [r7, #20]
 80018bc:	f7ff ff8e 	bl	80017dc <NVIC_EncodePriority>
 80018c0:	4602      	mov	r2, r0
 80018c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018c6:	4611      	mov	r1, r2
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff5d 	bl	8001788 <__NVIC_SetPriority>
}
 80018ce:	bf00      	nop
 80018d0:	3718      	adds	r7, #24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff ffb0 	bl	8001844 <SysTick_Config>
 80018e4:	4603      	mov	r3, r0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b087      	sub	sp, #28
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018fe:	e166      	b.n	8001bce <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	2101      	movs	r1, #1
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	fa01 f303 	lsl.w	r3, r1, r3
 800190c:	4013      	ands	r3, r2
 800190e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	2b00      	cmp	r3, #0
 8001914:	f000 8158 	beq.w	8001bc8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 0303 	and.w	r3, r3, #3
 8001920:	2b01      	cmp	r3, #1
 8001922:	d005      	beq.n	8001930 <HAL_GPIO_Init+0x40>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 0303 	and.w	r3, r3, #3
 800192c:	2b02      	cmp	r3, #2
 800192e:	d130      	bne.n	8001992 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	2203      	movs	r2, #3
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	4013      	ands	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	68da      	ldr	r2, [r3, #12]
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	693a      	ldr	r2, [r7, #16]
 8001956:	4313      	orrs	r3, r2
 8001958:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	693a      	ldr	r2, [r7, #16]
 800195e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001966:	2201      	movs	r2, #1
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	43db      	mvns	r3, r3
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	4013      	ands	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	091b      	lsrs	r3, r3, #4
 800197c:	f003 0201 	and.w	r2, r3, #1
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	4313      	orrs	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f003 0303 	and.w	r3, r3, #3
 800199a:	2b03      	cmp	r3, #3
 800199c:	d017      	beq.n	80019ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	68db      	ldr	r3, [r3, #12]
 80019a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	2203      	movs	r2, #3
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4013      	ands	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	689a      	ldr	r2, [r3, #8]
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d123      	bne.n	8001a22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	08da      	lsrs	r2, r3, #3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	3208      	adds	r2, #8
 80019e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	220f      	movs	r2, #15
 80019f2:	fa02 f303 	lsl.w	r3, r2, r3
 80019f6:	43db      	mvns	r3, r3
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	4013      	ands	r3, r2
 80019fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	691a      	ldr	r2, [r3, #16]
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	f003 0307 	and.w	r3, r3, #7
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	08da      	lsrs	r2, r3, #3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3208      	adds	r2, #8
 8001a1c:	6939      	ldr	r1, [r7, #16]
 8001a1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	2203      	movs	r2, #3
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f003 0203 	and.w	r2, r3, #3
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f000 80b2 	beq.w	8001bc8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a64:	4b61      	ldr	r3, [pc, #388]	@ (8001bec <HAL_GPIO_Init+0x2fc>)
 8001a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a68:	4a60      	ldr	r2, [pc, #384]	@ (8001bec <HAL_GPIO_Init+0x2fc>)
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a70:	4b5e      	ldr	r3, [pc, #376]	@ (8001bec <HAL_GPIO_Init+0x2fc>)
 8001a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a74:	f003 0301 	and.w	r3, r3, #1
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a7c:	4a5c      	ldr	r2, [pc, #368]	@ (8001bf0 <HAL_GPIO_Init+0x300>)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	089b      	lsrs	r3, r3, #2
 8001a82:	3302      	adds	r3, #2
 8001a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	f003 0303 	and.w	r3, r3, #3
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	220f      	movs	r2, #15
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001aa6:	d02b      	beq.n	8001b00 <HAL_GPIO_Init+0x210>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	4a52      	ldr	r2, [pc, #328]	@ (8001bf4 <HAL_GPIO_Init+0x304>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d025      	beq.n	8001afc <HAL_GPIO_Init+0x20c>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a51      	ldr	r2, [pc, #324]	@ (8001bf8 <HAL_GPIO_Init+0x308>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d01f      	beq.n	8001af8 <HAL_GPIO_Init+0x208>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4a50      	ldr	r2, [pc, #320]	@ (8001bfc <HAL_GPIO_Init+0x30c>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d019      	beq.n	8001af4 <HAL_GPIO_Init+0x204>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4a4f      	ldr	r2, [pc, #316]	@ (8001c00 <HAL_GPIO_Init+0x310>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d013      	beq.n	8001af0 <HAL_GPIO_Init+0x200>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4a4e      	ldr	r2, [pc, #312]	@ (8001c04 <HAL_GPIO_Init+0x314>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d00d      	beq.n	8001aec <HAL_GPIO_Init+0x1fc>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a4d      	ldr	r2, [pc, #308]	@ (8001c08 <HAL_GPIO_Init+0x318>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d007      	beq.n	8001ae8 <HAL_GPIO_Init+0x1f8>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a4c      	ldr	r2, [pc, #304]	@ (8001c0c <HAL_GPIO_Init+0x31c>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d101      	bne.n	8001ae4 <HAL_GPIO_Init+0x1f4>
 8001ae0:	2307      	movs	r3, #7
 8001ae2:	e00e      	b.n	8001b02 <HAL_GPIO_Init+0x212>
 8001ae4:	2308      	movs	r3, #8
 8001ae6:	e00c      	b.n	8001b02 <HAL_GPIO_Init+0x212>
 8001ae8:	2306      	movs	r3, #6
 8001aea:	e00a      	b.n	8001b02 <HAL_GPIO_Init+0x212>
 8001aec:	2305      	movs	r3, #5
 8001aee:	e008      	b.n	8001b02 <HAL_GPIO_Init+0x212>
 8001af0:	2304      	movs	r3, #4
 8001af2:	e006      	b.n	8001b02 <HAL_GPIO_Init+0x212>
 8001af4:	2303      	movs	r3, #3
 8001af6:	e004      	b.n	8001b02 <HAL_GPIO_Init+0x212>
 8001af8:	2302      	movs	r3, #2
 8001afa:	e002      	b.n	8001b02 <HAL_GPIO_Init+0x212>
 8001afc:	2301      	movs	r3, #1
 8001afe:	e000      	b.n	8001b02 <HAL_GPIO_Init+0x212>
 8001b00:	2300      	movs	r3, #0
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	f002 0203 	and.w	r2, r2, #3
 8001b08:	0092      	lsls	r2, r2, #2
 8001b0a:	4093      	lsls	r3, r2
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b12:	4937      	ldr	r1, [pc, #220]	@ (8001bf0 <HAL_GPIO_Init+0x300>)
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	089b      	lsrs	r3, r3, #2
 8001b18:	3302      	adds	r3, #2
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b20:	4b3b      	ldr	r3, [pc, #236]	@ (8001c10 <HAL_GPIO_Init+0x320>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b44:	4a32      	ldr	r2, [pc, #200]	@ (8001c10 <HAL_GPIO_Init+0x320>)
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b4a:	4b31      	ldr	r3, [pc, #196]	@ (8001c10 <HAL_GPIO_Init+0x320>)
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	43db      	mvns	r3, r3
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4013      	ands	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b6e:	4a28      	ldr	r2, [pc, #160]	@ (8001c10 <HAL_GPIO_Init+0x320>)
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b74:	4b26      	ldr	r3, [pc, #152]	@ (8001c10 <HAL_GPIO_Init+0x320>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	4013      	ands	r3, r2
 8001b82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d003      	beq.n	8001b98 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b98:	4a1d      	ldr	r2, [pc, #116]	@ (8001c10 <HAL_GPIO_Init+0x320>)
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b9e:	4b1c      	ldr	r3, [pc, #112]	@ (8001c10 <HAL_GPIO_Init+0x320>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	4013      	ands	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d003      	beq.n	8001bc2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bc2:	4a13      	ldr	r2, [pc, #76]	@ (8001c10 <HAL_GPIO_Init+0x320>)
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f47f ae91 	bne.w	8001900 <HAL_GPIO_Init+0x10>
  }
}
 8001bde:	bf00      	nop
 8001be0:	bf00      	nop
 8001be2:	371c      	adds	r7, #28
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	40010000 	.word	0x40010000
 8001bf4:	48000400 	.word	0x48000400
 8001bf8:	48000800 	.word	0x48000800
 8001bfc:	48000c00 	.word	0x48000c00
 8001c00:	48001000 	.word	0x48001000
 8001c04:	48001400 	.word	0x48001400
 8001c08:	48001800 	.word	0x48001800
 8001c0c:	48001c00 	.word	0x48001c00
 8001c10:	40010400 	.word	0x40010400

08001c14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	807b      	strh	r3, [r7, #2]
 8001c20:	4613      	mov	r3, r2
 8001c22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c24:	787b      	ldrb	r3, [r7, #1]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c2a:	887a      	ldrh	r2, [r7, #2]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c30:	e002      	b.n	8001c38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c32:	887a      	ldrh	r2, [r7, #2]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d101      	bne.n	8001c56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e08d      	b.n	8001d72 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d106      	bne.n	8001c70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff f928 	bl	8000ec0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2224      	movs	r2, #36	@ 0x24
 8001c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0201 	bic.w	r2, r2, #1
 8001c86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685a      	ldr	r2, [r3, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c94:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ca4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d107      	bne.n	8001cbe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	e006      	b.n	8001ccc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001cca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d108      	bne.n	8001ce6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	685a      	ldr	r2, [r3, #4]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ce2:	605a      	str	r2, [r3, #4]
 8001ce4:	e007      	b.n	8001cf6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cf4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	6812      	ldr	r2, [r2, #0]
 8001d00:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d08:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	68da      	ldr	r2, [r3, #12]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d18:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	691a      	ldr	r2, [r3, #16]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	430a      	orrs	r2, r1
 8001d32:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	69d9      	ldr	r1, [r3, #28]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a1a      	ldr	r2, [r3, #32]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	430a      	orrs	r2, r1
 8001d42:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f042 0201 	orr.w	r2, r2, #1
 8001d52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2220      	movs	r2, #32
 8001d5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
 8001d82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b20      	cmp	r3, #32
 8001d8e:	d138      	bne.n	8001e02 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d101      	bne.n	8001d9e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	e032      	b.n	8001e04 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2201      	movs	r2, #1
 8001da2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2224      	movs	r2, #36	@ 0x24
 8001daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f022 0201 	bic.w	r2, r2, #1
 8001dbc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001dcc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	6819      	ldr	r1, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f042 0201 	orr.w	r2, r2, #1
 8001dec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2220      	movs	r2, #32
 8001df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	e000      	b.n	8001e04 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e02:	2302      	movs	r3, #2
  }
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b20      	cmp	r3, #32
 8001e24:	d139      	bne.n	8001e9a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e30:	2302      	movs	r3, #2
 8001e32:	e033      	b.n	8001e9c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2224      	movs	r2, #36	@ 0x24
 8001e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f022 0201 	bic.w	r2, r2, #1
 8001e52:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e62:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	021b      	lsls	r3, r3, #8
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f042 0201 	orr.w	r2, r2, #1
 8001e84:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2220      	movs	r2, #32
 8001e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e96:	2300      	movs	r3, #0
 8001e98:	e000      	b.n	8001e9c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001e9a:	2302      	movs	r3, #2
  }
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001eac:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001eb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eb8:	d102      	bne.n	8001ec0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001eba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ebe:	e00b      	b.n	8001ed8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001ec0:	4b08      	ldr	r3, [pc, #32]	@ (8001ee4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001ec2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ece:	d102      	bne.n	8001ed6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001ed0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ed4:	e000      	b.n	8001ed8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001ed6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	40007000 	.word	0x40007000

08001ee8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d141      	bne.n	8001f7a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ef6:	4b4b      	ldr	r3, [pc, #300]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f02:	d131      	bne.n	8001f68 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f04:	4b47      	ldr	r3, [pc, #284]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f0a:	4a46      	ldr	r2, [pc, #280]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f14:	4b43      	ldr	r3, [pc, #268]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f1c:	4a41      	ldr	r2, [pc, #260]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f24:	4b40      	ldr	r3, [pc, #256]	@ (8002028 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2232      	movs	r2, #50	@ 0x32
 8001f2a:	fb02 f303 	mul.w	r3, r2, r3
 8001f2e:	4a3f      	ldr	r2, [pc, #252]	@ (800202c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001f30:	fba2 2303 	umull	r2, r3, r2, r3
 8001f34:	0c9b      	lsrs	r3, r3, #18
 8001f36:	3301      	adds	r3, #1
 8001f38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f3a:	e002      	b.n	8001f42 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	3b01      	subs	r3, #1
 8001f40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f42:	4b38      	ldr	r3, [pc, #224]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f44:	695b      	ldr	r3, [r3, #20]
 8001f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f4e:	d102      	bne.n	8001f56 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1f2      	bne.n	8001f3c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f56:	4b33      	ldr	r3, [pc, #204]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f62:	d158      	bne.n	8002016 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e057      	b.n	8002018 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f68:	4b2e      	ldr	r3, [pc, #184]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f6e:	4a2d      	ldr	r2, [pc, #180]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001f78:	e04d      	b.n	8002016 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f80:	d141      	bne.n	8002006 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f82:	4b28      	ldr	r3, [pc, #160]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f8e:	d131      	bne.n	8001ff4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f90:	4b24      	ldr	r3, [pc, #144]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f96:	4a23      	ldr	r2, [pc, #140]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fa0:	4b20      	ldr	r3, [pc, #128]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001fa8:	4a1e      	ldr	r2, [pc, #120]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001faa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001fb0:	4b1d      	ldr	r3, [pc, #116]	@ (8002028 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2232      	movs	r2, #50	@ 0x32
 8001fb6:	fb02 f303 	mul.w	r3, r2, r3
 8001fba:	4a1c      	ldr	r2, [pc, #112]	@ (800202c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc0:	0c9b      	lsrs	r3, r3, #18
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fc6:	e002      	b.n	8001fce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fce:	4b15      	ldr	r3, [pc, #84]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fda:	d102      	bne.n	8001fe2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1f2      	bne.n	8001fc8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fe2:	4b10      	ldr	r3, [pc, #64]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fee:	d112      	bne.n	8002016 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e011      	b.n	8002018 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ffc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002000:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002004:	e007      	b.n	8002016 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002006:	4b07      	ldr	r3, [pc, #28]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800200e:	4a05      	ldr	r2, [pc, #20]	@ (8002024 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002010:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002014:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	40007000 	.word	0x40007000
 8002028:	20000000 	.word	0x20000000
 800202c:	431bde83 	.word	0x431bde83

08002030 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002034:	4b05      	ldr	r3, [pc, #20]	@ (800204c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	4a04      	ldr	r2, [pc, #16]	@ (800204c <HAL_PWREx_EnableVddIO2+0x1c>)
 800203a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800203e:	6053      	str	r3, [r2, #4]
}
 8002040:	bf00      	nop
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	40007000 	.word	0x40007000

08002050 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b088      	sub	sp, #32
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d102      	bne.n	8002064 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	f000 bc08 	b.w	8002874 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002064:	4b96      	ldr	r3, [pc, #600]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f003 030c 	and.w	r3, r3, #12
 800206c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800206e:	4b94      	ldr	r3, [pc, #592]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	f003 0303 	and.w	r3, r3, #3
 8002076:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0310 	and.w	r3, r3, #16
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 80e4 	beq.w	800224e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d007      	beq.n	800209c <HAL_RCC_OscConfig+0x4c>
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	2b0c      	cmp	r3, #12
 8002090:	f040 808b 	bne.w	80021aa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	2b01      	cmp	r3, #1
 8002098:	f040 8087 	bne.w	80021aa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800209c:	4b88      	ldr	r3, [pc, #544]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_RCC_OscConfig+0x64>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d101      	bne.n	80020b4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e3df      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6a1a      	ldr	r2, [r3, #32]
 80020b8:	4b81      	ldr	r3, [pc, #516]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0308 	and.w	r3, r3, #8
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d004      	beq.n	80020ce <HAL_RCC_OscConfig+0x7e>
 80020c4:	4b7e      	ldr	r3, [pc, #504]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020cc:	e005      	b.n	80020da <HAL_RCC_OscConfig+0x8a>
 80020ce:	4b7c      	ldr	r3, [pc, #496]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80020d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020d4:	091b      	lsrs	r3, r3, #4
 80020d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020da:	4293      	cmp	r3, r2
 80020dc:	d223      	bcs.n	8002126 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a1b      	ldr	r3, [r3, #32]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f000 fdca 	bl	8002c7c <RCC_SetFlashLatencyFromMSIRange>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e3c0      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020f2:	4b73      	ldr	r3, [pc, #460]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a72      	ldr	r2, [pc, #456]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80020f8:	f043 0308 	orr.w	r3, r3, #8
 80020fc:	6013      	str	r3, [r2, #0]
 80020fe:	4b70      	ldr	r3, [pc, #448]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	496d      	ldr	r1, [pc, #436]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 800210c:	4313      	orrs	r3, r2
 800210e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002110:	4b6b      	ldr	r3, [pc, #428]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	021b      	lsls	r3, r3, #8
 800211e:	4968      	ldr	r1, [pc, #416]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002120:	4313      	orrs	r3, r2
 8002122:	604b      	str	r3, [r1, #4]
 8002124:	e025      	b.n	8002172 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002126:	4b66      	ldr	r3, [pc, #408]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a65      	ldr	r2, [pc, #404]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 800212c:	f043 0308 	orr.w	r3, r3, #8
 8002130:	6013      	str	r3, [r2, #0]
 8002132:	4b63      	ldr	r3, [pc, #396]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	4960      	ldr	r1, [pc, #384]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002140:	4313      	orrs	r3, r2
 8002142:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002144:	4b5e      	ldr	r3, [pc, #376]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	69db      	ldr	r3, [r3, #28]
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	495b      	ldr	r1, [pc, #364]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002154:	4313      	orrs	r3, r2
 8002156:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d109      	bne.n	8002172 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	4618      	mov	r0, r3
 8002164:	f000 fd8a 	bl	8002c7c <RCC_SetFlashLatencyFromMSIRange>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e380      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002172:	f000 fcc1 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8002176:	4602      	mov	r2, r0
 8002178:	4b51      	ldr	r3, [pc, #324]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	091b      	lsrs	r3, r3, #4
 800217e:	f003 030f 	and.w	r3, r3, #15
 8002182:	4950      	ldr	r1, [pc, #320]	@ (80022c4 <HAL_RCC_OscConfig+0x274>)
 8002184:	5ccb      	ldrb	r3, [r1, r3]
 8002186:	f003 031f 	and.w	r3, r3, #31
 800218a:	fa22 f303 	lsr.w	r3, r2, r3
 800218e:	4a4e      	ldr	r2, [pc, #312]	@ (80022c8 <HAL_RCC_OscConfig+0x278>)
 8002190:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002192:	4b4e      	ldr	r3, [pc, #312]	@ (80022cc <HAL_RCC_OscConfig+0x27c>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff fa68 	bl	800166c <HAL_InitTick>
 800219c:	4603      	mov	r3, r0
 800219e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d052      	beq.n	800224c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
 80021a8:	e364      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d032      	beq.n	8002218 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80021b2:	4b43      	ldr	r3, [pc, #268]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a42      	ldr	r2, [pc, #264]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80021be:	f7ff faa5 	bl	800170c <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021c6:	f7ff faa1 	bl	800170c <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e34d      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021d8:	4b39      	ldr	r3, [pc, #228]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0f0      	beq.n	80021c6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021e4:	4b36      	ldr	r3, [pc, #216]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a35      	ldr	r2, [pc, #212]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80021ea:	f043 0308 	orr.w	r3, r3, #8
 80021ee:	6013      	str	r3, [r2, #0]
 80021f0:	4b33      	ldr	r3, [pc, #204]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a1b      	ldr	r3, [r3, #32]
 80021fc:	4930      	ldr	r1, [pc, #192]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002202:	4b2f      	ldr	r3, [pc, #188]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	69db      	ldr	r3, [r3, #28]
 800220e:	021b      	lsls	r3, r3, #8
 8002210:	492b      	ldr	r1, [pc, #172]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002212:	4313      	orrs	r3, r2
 8002214:	604b      	str	r3, [r1, #4]
 8002216:	e01a      	b.n	800224e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002218:	4b29      	ldr	r3, [pc, #164]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a28      	ldr	r2, [pc, #160]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 800221e:	f023 0301 	bic.w	r3, r3, #1
 8002222:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002224:	f7ff fa72 	bl	800170c <HAL_GetTick>
 8002228:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800222a:	e008      	b.n	800223e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800222c:	f7ff fa6e 	bl	800170c <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	2b02      	cmp	r3, #2
 8002238:	d901      	bls.n	800223e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e31a      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800223e:	4b20      	ldr	r3, [pc, #128]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d1f0      	bne.n	800222c <HAL_RCC_OscConfig+0x1dc>
 800224a:	e000      	b.n	800224e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800224c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	2b00      	cmp	r3, #0
 8002258:	d073      	beq.n	8002342 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	2b08      	cmp	r3, #8
 800225e:	d005      	beq.n	800226c <HAL_RCC_OscConfig+0x21c>
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	2b0c      	cmp	r3, #12
 8002264:	d10e      	bne.n	8002284 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	2b03      	cmp	r3, #3
 800226a:	d10b      	bne.n	8002284 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800226c:	4b14      	ldr	r3, [pc, #80]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d063      	beq.n	8002340 <HAL_RCC_OscConfig+0x2f0>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d15f      	bne.n	8002340 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e2f7      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800228c:	d106      	bne.n	800229c <HAL_RCC_OscConfig+0x24c>
 800228e:	4b0c      	ldr	r3, [pc, #48]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a0b      	ldr	r2, [pc, #44]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 8002294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	e025      	b.n	80022e8 <HAL_RCC_OscConfig+0x298>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022a4:	d114      	bne.n	80022d0 <HAL_RCC_OscConfig+0x280>
 80022a6:	4b06      	ldr	r3, [pc, #24]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a05      	ldr	r2, [pc, #20]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80022ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022b0:	6013      	str	r3, [r2, #0]
 80022b2:	4b03      	ldr	r3, [pc, #12]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a02      	ldr	r2, [pc, #8]	@ (80022c0 <HAL_RCC_OscConfig+0x270>)
 80022b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022bc:	6013      	str	r3, [r2, #0]
 80022be:	e013      	b.n	80022e8 <HAL_RCC_OscConfig+0x298>
 80022c0:	40021000 	.word	0x40021000
 80022c4:	0800a8c4 	.word	0x0800a8c4
 80022c8:	20000000 	.word	0x20000000
 80022cc:	20000004 	.word	0x20000004
 80022d0:	4ba0      	ldr	r3, [pc, #640]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a9f      	ldr	r2, [pc, #636]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80022d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022da:	6013      	str	r3, [r2, #0]
 80022dc:	4b9d      	ldr	r3, [pc, #628]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a9c      	ldr	r2, [pc, #624]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80022e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d013      	beq.n	8002318 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f0:	f7ff fa0c 	bl	800170c <HAL_GetTick>
 80022f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022f8:	f7ff fa08 	bl	800170c <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b64      	cmp	r3, #100	@ 0x64
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e2b4      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800230a:	4b92      	ldr	r3, [pc, #584]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d0f0      	beq.n	80022f8 <HAL_RCC_OscConfig+0x2a8>
 8002316:	e014      	b.n	8002342 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002318:	f7ff f9f8 	bl	800170c <HAL_GetTick>
 800231c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800231e:	e008      	b.n	8002332 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002320:	f7ff f9f4 	bl	800170c <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b64      	cmp	r3, #100	@ 0x64
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e2a0      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002332:	4b88      	ldr	r3, [pc, #544]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1f0      	bne.n	8002320 <HAL_RCC_OscConfig+0x2d0>
 800233e:	e000      	b.n	8002342 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002340:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d060      	beq.n	8002410 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	2b04      	cmp	r3, #4
 8002352:	d005      	beq.n	8002360 <HAL_RCC_OscConfig+0x310>
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	2b0c      	cmp	r3, #12
 8002358:	d119      	bne.n	800238e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	2b02      	cmp	r3, #2
 800235e:	d116      	bne.n	800238e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002360:	4b7c      	ldr	r3, [pc, #496]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002368:	2b00      	cmp	r3, #0
 800236a:	d005      	beq.n	8002378 <HAL_RCC_OscConfig+0x328>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d101      	bne.n	8002378 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e27d      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002378:	4b76      	ldr	r3, [pc, #472]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	691b      	ldr	r3, [r3, #16]
 8002384:	061b      	lsls	r3, r3, #24
 8002386:	4973      	ldr	r1, [pc, #460]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002388:	4313      	orrs	r3, r2
 800238a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800238c:	e040      	b.n	8002410 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d023      	beq.n	80023de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002396:	4b6f      	ldr	r3, [pc, #444]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a6e      	ldr	r2, [pc, #440]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 800239c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a2:	f7ff f9b3 	bl	800170c <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023a8:	e008      	b.n	80023bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023aa:	f7ff f9af 	bl	800170c <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e25b      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023bc:	4b65      	ldr	r3, [pc, #404]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0f0      	beq.n	80023aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c8:	4b62      	ldr	r3, [pc, #392]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	061b      	lsls	r3, r3, #24
 80023d6:	495f      	ldr	r1, [pc, #380]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	604b      	str	r3, [r1, #4]
 80023dc:	e018      	b.n	8002410 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023de:	4b5d      	ldr	r3, [pc, #372]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a5c      	ldr	r2, [pc, #368]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80023e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ea:	f7ff f98f 	bl	800170c <HAL_GetTick>
 80023ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023f0:	e008      	b.n	8002404 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023f2:	f7ff f98b 	bl	800170c <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d901      	bls.n	8002404 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e237      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002404:	4b53      	ldr	r3, [pc, #332]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1f0      	bne.n	80023f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0308 	and.w	r3, r3, #8
 8002418:	2b00      	cmp	r3, #0
 800241a:	d03c      	beq.n	8002496 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d01c      	beq.n	800245e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002424:	4b4b      	ldr	r3, [pc, #300]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002426:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800242a:	4a4a      	ldr	r2, [pc, #296]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 800242c:	f043 0301 	orr.w	r3, r3, #1
 8002430:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002434:	f7ff f96a 	bl	800170c <HAL_GetTick>
 8002438:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800243c:	f7ff f966 	bl	800170c <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e212      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800244e:	4b41      	ldr	r3, [pc, #260]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002450:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d0ef      	beq.n	800243c <HAL_RCC_OscConfig+0x3ec>
 800245c:	e01b      	b.n	8002496 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800245e:	4b3d      	ldr	r3, [pc, #244]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002460:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002464:	4a3b      	ldr	r2, [pc, #236]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002466:	f023 0301 	bic.w	r3, r3, #1
 800246a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800246e:	f7ff f94d 	bl	800170c <HAL_GetTick>
 8002472:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002474:	e008      	b.n	8002488 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002476:	f7ff f949 	bl	800170c <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d901      	bls.n	8002488 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002484:	2303      	movs	r3, #3
 8002486:	e1f5      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002488:	4b32      	ldr	r3, [pc, #200]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 800248a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1ef      	bne.n	8002476 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f000 80a6 	beq.w	80025f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024a4:	2300      	movs	r3, #0
 80024a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80024a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80024aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d10d      	bne.n	80024d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024b4:	4b27      	ldr	r3, [pc, #156]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80024b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024b8:	4a26      	ldr	r2, [pc, #152]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80024ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024be:	6593      	str	r3, [r2, #88]	@ 0x58
 80024c0:	4b24      	ldr	r3, [pc, #144]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 80024c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024c8:	60bb      	str	r3, [r7, #8]
 80024ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024cc:	2301      	movs	r3, #1
 80024ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024d0:	4b21      	ldr	r3, [pc, #132]	@ (8002558 <HAL_RCC_OscConfig+0x508>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d118      	bne.n	800250e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002558 <HAL_RCC_OscConfig+0x508>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002558 <HAL_RCC_OscConfig+0x508>)
 80024e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024e8:	f7ff f910 	bl	800170c <HAL_GetTick>
 80024ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024f0:	f7ff f90c 	bl	800170c <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e1b8      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002502:	4b15      	ldr	r3, [pc, #84]	@ (8002558 <HAL_RCC_OscConfig+0x508>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800250a:	2b00      	cmp	r3, #0
 800250c:	d0f0      	beq.n	80024f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	2b01      	cmp	r3, #1
 8002514:	d108      	bne.n	8002528 <HAL_RCC_OscConfig+0x4d8>
 8002516:	4b0f      	ldr	r3, [pc, #60]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800251c:	4a0d      	ldr	r2, [pc, #52]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 800251e:	f043 0301 	orr.w	r3, r3, #1
 8002522:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002526:	e029      	b.n	800257c <HAL_RCC_OscConfig+0x52c>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	2b05      	cmp	r3, #5
 800252e:	d115      	bne.n	800255c <HAL_RCC_OscConfig+0x50c>
 8002530:	4b08      	ldr	r3, [pc, #32]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002536:	4a07      	ldr	r2, [pc, #28]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002538:	f043 0304 	orr.w	r3, r3, #4
 800253c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002540:	4b04      	ldr	r3, [pc, #16]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002546:	4a03      	ldr	r2, [pc, #12]	@ (8002554 <HAL_RCC_OscConfig+0x504>)
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002550:	e014      	b.n	800257c <HAL_RCC_OscConfig+0x52c>
 8002552:	bf00      	nop
 8002554:	40021000 	.word	0x40021000
 8002558:	40007000 	.word	0x40007000
 800255c:	4b9d      	ldr	r3, [pc, #628]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 800255e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002562:	4a9c      	ldr	r2, [pc, #624]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002564:	f023 0301 	bic.w	r3, r3, #1
 8002568:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800256c:	4b99      	ldr	r3, [pc, #612]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 800256e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002572:	4a98      	ldr	r2, [pc, #608]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002574:	f023 0304 	bic.w	r3, r3, #4
 8002578:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d016      	beq.n	80025b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002584:	f7ff f8c2 	bl	800170c <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800258a:	e00a      	b.n	80025a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800258c:	f7ff f8be 	bl	800170c <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800259a:	4293      	cmp	r3, r2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e168      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025a2:	4b8c      	ldr	r3, [pc, #560]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 80025a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d0ed      	beq.n	800258c <HAL_RCC_OscConfig+0x53c>
 80025b0:	e015      	b.n	80025de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b2:	f7ff f8ab 	bl	800170c <HAL_GetTick>
 80025b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025b8:	e00a      	b.n	80025d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ba:	f7ff f8a7 	bl	800170c <HAL_GetTick>
 80025be:	4602      	mov	r2, r0
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d901      	bls.n	80025d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e151      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025d0:	4b80      	ldr	r3, [pc, #512]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 80025d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1ed      	bne.n	80025ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025de:	7ffb      	ldrb	r3, [r7, #31]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d105      	bne.n	80025f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025e4:	4b7b      	ldr	r3, [pc, #492]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 80025e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e8:	4a7a      	ldr	r2, [pc, #488]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 80025ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025ee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0320 	and.w	r3, r3, #32
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d03c      	beq.n	8002676 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002600:	2b00      	cmp	r3, #0
 8002602:	d01c      	beq.n	800263e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002604:	4b73      	ldr	r3, [pc, #460]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002606:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800260a:	4a72      	ldr	r2, [pc, #456]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002614:	f7ff f87a 	bl	800170c <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800261c:	f7ff f876 	bl	800170c <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e122      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800262e:	4b69      	ldr	r3, [pc, #420]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002630:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d0ef      	beq.n	800261c <HAL_RCC_OscConfig+0x5cc>
 800263c:	e01b      	b.n	8002676 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800263e:	4b65      	ldr	r3, [pc, #404]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002640:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002644:	4a63      	ldr	r2, [pc, #396]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002646:	f023 0301 	bic.w	r3, r3, #1
 800264a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800264e:	f7ff f85d 	bl	800170c <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002656:	f7ff f859 	bl	800170c <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e105      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002668:	4b5a      	ldr	r3, [pc, #360]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 800266a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1ef      	bne.n	8002656 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267a:	2b00      	cmp	r3, #0
 800267c:	f000 80f9 	beq.w	8002872 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002684:	2b02      	cmp	r3, #2
 8002686:	f040 80cf 	bne.w	8002828 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800268a:	4b52      	ldr	r3, [pc, #328]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f003 0203 	and.w	r2, r3, #3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800269a:	429a      	cmp	r2, r3
 800269c:	d12c      	bne.n	80026f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a8:	3b01      	subs	r3, #1
 80026aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d123      	bne.n	80026f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026bc:	429a      	cmp	r2, r3
 80026be:	d11b      	bne.n	80026f8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d113      	bne.n	80026f8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026da:	085b      	lsrs	r3, r3, #1
 80026dc:	3b01      	subs	r3, #1
 80026de:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d109      	bne.n	80026f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ee:	085b      	lsrs	r3, r3, #1
 80026f0:	3b01      	subs	r3, #1
 80026f2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d071      	beq.n	80027dc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	2b0c      	cmp	r3, #12
 80026fc:	d068      	beq.n	80027d0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80026fe:	4b35      	ldr	r3, [pc, #212]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d105      	bne.n	8002716 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800270a:	4b32      	ldr	r3, [pc, #200]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e0ac      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800271a:	4b2e      	ldr	r3, [pc, #184]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a2d      	ldr	r2, [pc, #180]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002720:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002724:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002726:	f7fe fff1 	bl	800170c <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800272c:	e008      	b.n	8002740 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800272e:	f7fe ffed 	bl	800170c <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d901      	bls.n	8002740 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e099      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002740:	4b24      	ldr	r3, [pc, #144]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1f0      	bne.n	800272e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800274c:	4b21      	ldr	r3, [pc, #132]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 800274e:	68da      	ldr	r2, [r3, #12]
 8002750:	4b21      	ldr	r3, [pc, #132]	@ (80027d8 <HAL_RCC_OscConfig+0x788>)
 8002752:	4013      	ands	r3, r2
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800275c:	3a01      	subs	r2, #1
 800275e:	0112      	lsls	r2, r2, #4
 8002760:	4311      	orrs	r1, r2
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002766:	0212      	lsls	r2, r2, #8
 8002768:	4311      	orrs	r1, r2
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800276e:	0852      	lsrs	r2, r2, #1
 8002770:	3a01      	subs	r2, #1
 8002772:	0552      	lsls	r2, r2, #21
 8002774:	4311      	orrs	r1, r2
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800277a:	0852      	lsrs	r2, r2, #1
 800277c:	3a01      	subs	r2, #1
 800277e:	0652      	lsls	r2, r2, #25
 8002780:	4311      	orrs	r1, r2
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002786:	06d2      	lsls	r2, r2, #27
 8002788:	430a      	orrs	r2, r1
 800278a:	4912      	ldr	r1, [pc, #72]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 800278c:	4313      	orrs	r3, r2
 800278e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002790:	4b10      	ldr	r3, [pc, #64]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a0f      	ldr	r2, [pc, #60]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 8002796:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800279a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800279c:	4b0d      	ldr	r3, [pc, #52]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	4a0c      	ldr	r2, [pc, #48]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 80027a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027a8:	f7fe ffb0 	bl	800170c <HAL_GetTick>
 80027ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027ae:	e008      	b.n	80027c2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027b0:	f7fe ffac 	bl	800170c <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e058      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027c2:	4b04      	ldr	r3, [pc, #16]	@ (80027d4 <HAL_RCC_OscConfig+0x784>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0f0      	beq.n	80027b0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027ce:	e050      	b.n	8002872 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e04f      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
 80027d4:	40021000 	.word	0x40021000
 80027d8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027dc:	4b27      	ldr	r3, [pc, #156]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d144      	bne.n	8002872 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027e8:	4b24      	ldr	r3, [pc, #144]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a23      	ldr	r2, [pc, #140]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 80027ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027f4:	4b21      	ldr	r3, [pc, #132]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	4a20      	ldr	r2, [pc, #128]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 80027fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002800:	f7fe ff84 	bl	800170c <HAL_GetTick>
 8002804:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002806:	e008      	b.n	800281a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002808:	f7fe ff80 	bl	800170c <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d901      	bls.n	800281a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e02c      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800281a:	4b18      	ldr	r3, [pc, #96]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d0f0      	beq.n	8002808 <HAL_RCC_OscConfig+0x7b8>
 8002826:	e024      	b.n	8002872 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	2b0c      	cmp	r3, #12
 800282c:	d01f      	beq.n	800286e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800282e:	4b13      	ldr	r3, [pc, #76]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a12      	ldr	r2, [pc, #72]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 8002834:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002838:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800283a:	f7fe ff67 	bl	800170c <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002840:	e008      	b.n	8002854 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002842:	f7fe ff63 	bl	800170c <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e00f      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002854:	4b09      	ldr	r3, [pc, #36]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1f0      	bne.n	8002842 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002860:	4b06      	ldr	r3, [pc, #24]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 8002862:	68da      	ldr	r2, [r3, #12]
 8002864:	4905      	ldr	r1, [pc, #20]	@ (800287c <HAL_RCC_OscConfig+0x82c>)
 8002866:	4b06      	ldr	r3, [pc, #24]	@ (8002880 <HAL_RCC_OscConfig+0x830>)
 8002868:	4013      	ands	r3, r2
 800286a:	60cb      	str	r3, [r1, #12]
 800286c:	e001      	b.n	8002872 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3720      	adds	r7, #32
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40021000 	.word	0x40021000
 8002880:	feeefffc 	.word	0xfeeefffc

08002884 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e11d      	b.n	8002ad8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800289c:	4b90      	ldr	r3, [pc, #576]	@ (8002ae0 <HAL_RCC_ClockConfig+0x25c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 030f 	and.w	r3, r3, #15
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d910      	bls.n	80028cc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028aa:	4b8d      	ldr	r3, [pc, #564]	@ (8002ae0 <HAL_RCC_ClockConfig+0x25c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f023 020f 	bic.w	r2, r3, #15
 80028b2:	498b      	ldr	r1, [pc, #556]	@ (8002ae0 <HAL_RCC_ClockConfig+0x25c>)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ba:	4b89      	ldr	r3, [pc, #548]	@ (8002ae0 <HAL_RCC_ClockConfig+0x25c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 030f 	and.w	r3, r3, #15
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d001      	beq.n	80028cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e105      	b.n	8002ad8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0302 	and.w	r3, r3, #2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d010      	beq.n	80028fa <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	4b81      	ldr	r3, [pc, #516]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d908      	bls.n	80028fa <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028e8:	4b7e      	ldr	r3, [pc, #504]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	497b      	ldr	r1, [pc, #492]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b00      	cmp	r3, #0
 8002904:	d079      	beq.n	80029fa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2b03      	cmp	r3, #3
 800290c:	d11e      	bne.n	800294c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800290e:	4b75      	ldr	r3, [pc, #468]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e0dc      	b.n	8002ad8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800291e:	f000 fa07 	bl	8002d30 <RCC_GetSysClockFreqFromPLLSource>
 8002922:	4603      	mov	r3, r0
 8002924:	4a70      	ldr	r2, [pc, #448]	@ (8002ae8 <HAL_RCC_ClockConfig+0x264>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d946      	bls.n	80029b8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800292a:	4b6e      	ldr	r3, [pc, #440]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d140      	bne.n	80029b8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002936:	4b6b      	ldr	r3, [pc, #428]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800293e:	4a69      	ldr	r2, [pc, #420]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002940:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002944:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002946:	2380      	movs	r3, #128	@ 0x80
 8002948:	617b      	str	r3, [r7, #20]
 800294a:	e035      	b.n	80029b8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b02      	cmp	r3, #2
 8002952:	d107      	bne.n	8002964 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002954:	4b63      	ldr	r3, [pc, #396]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d115      	bne.n	800298c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e0b9      	b.n	8002ad8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d107      	bne.n	800297c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800296c:	4b5d      	ldr	r3, [pc, #372]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0302 	and.w	r3, r3, #2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d109      	bne.n	800298c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e0ad      	b.n	8002ad8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800297c:	4b59      	ldr	r3, [pc, #356]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e0a5      	b.n	8002ad8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800298c:	f000 f8b4 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8002990:	4603      	mov	r3, r0
 8002992:	4a55      	ldr	r2, [pc, #340]	@ (8002ae8 <HAL_RCC_ClockConfig+0x264>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d90f      	bls.n	80029b8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002998:	4b52      	ldr	r3, [pc, #328]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d109      	bne.n	80029b8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80029a4:	4b4f      	ldr	r3, [pc, #316]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029ac:	4a4d      	ldr	r2, [pc, #308]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 80029ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029b2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80029b4:	2380      	movs	r3, #128	@ 0x80
 80029b6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029b8:	4b4a      	ldr	r3, [pc, #296]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f023 0203 	bic.w	r2, r3, #3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	4947      	ldr	r1, [pc, #284]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029ca:	f7fe fe9f 	bl	800170c <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029d0:	e00a      	b.n	80029e8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029d2:	f7fe fe9b 	bl	800170c <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e077      	b.n	8002ad8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f003 020c 	and.w	r2, r3, #12
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d1eb      	bne.n	80029d2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	2b80      	cmp	r3, #128	@ 0x80
 80029fe:	d105      	bne.n	8002a0c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002a00:	4b38      	ldr	r3, [pc, #224]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	4a37      	ldr	r2, [pc, #220]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002a06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a0a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d010      	beq.n	8002a3a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	4b31      	ldr	r3, [pc, #196]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d208      	bcs.n	8002a3a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a28:	4b2e      	ldr	r3, [pc, #184]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	492b      	ldr	r1, [pc, #172]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a3a:	4b29      	ldr	r3, [pc, #164]	@ (8002ae0 <HAL_RCC_ClockConfig+0x25c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 030f 	and.w	r3, r3, #15
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d210      	bcs.n	8002a6a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a48:	4b25      	ldr	r3, [pc, #148]	@ (8002ae0 <HAL_RCC_ClockConfig+0x25c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f023 020f 	bic.w	r2, r3, #15
 8002a50:	4923      	ldr	r1, [pc, #140]	@ (8002ae0 <HAL_RCC_ClockConfig+0x25c>)
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a58:	4b21      	ldr	r3, [pc, #132]	@ (8002ae0 <HAL_RCC_ClockConfig+0x25c>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 030f 	and.w	r3, r3, #15
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d001      	beq.n	8002a6a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e036      	b.n	8002ad8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0304 	and.w	r3, r3, #4
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d008      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a76:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	4918      	ldr	r1, [pc, #96]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0308 	and.w	r3, r3, #8
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d009      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a94:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	00db      	lsls	r3, r3, #3
 8002aa2:	4910      	ldr	r1, [pc, #64]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002aa8:	f000 f826 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8002aac:	4602      	mov	r2, r0
 8002aae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ae4 <HAL_RCC_ClockConfig+0x260>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	091b      	lsrs	r3, r3, #4
 8002ab4:	f003 030f 	and.w	r3, r3, #15
 8002ab8:	490c      	ldr	r1, [pc, #48]	@ (8002aec <HAL_RCC_ClockConfig+0x268>)
 8002aba:	5ccb      	ldrb	r3, [r1, r3]
 8002abc:	f003 031f 	and.w	r3, r3, #31
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ac4:	4a0a      	ldr	r2, [pc, #40]	@ (8002af0 <HAL_RCC_ClockConfig+0x26c>)
 8002ac6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8002af4 <HAL_RCC_ClockConfig+0x270>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7fe fdcd 	bl	800166c <HAL_InitTick>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	73fb      	strb	r3, [r7, #15]

  return status;
 8002ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40022000 	.word	0x40022000
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	04c4b400 	.word	0x04c4b400
 8002aec:	0800a8c4 	.word	0x0800a8c4
 8002af0:	20000000 	.word	0x20000000
 8002af4:	20000004 	.word	0x20000004

08002af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b089      	sub	sp, #36	@ 0x24
 8002afc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002afe:	2300      	movs	r3, #0
 8002b00:	61fb      	str	r3, [r7, #28]
 8002b02:	2300      	movs	r3, #0
 8002b04:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b06:	4b3e      	ldr	r3, [pc, #248]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
 8002b0e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b10:	4b3b      	ldr	r3, [pc, #236]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	f003 0303 	and.w	r3, r3, #3
 8002b18:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d005      	beq.n	8002b2c <HAL_RCC_GetSysClockFreq+0x34>
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	2b0c      	cmp	r3, #12
 8002b24:	d121      	bne.n	8002b6a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d11e      	bne.n	8002b6a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b2c:	4b34      	ldr	r3, [pc, #208]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0308 	and.w	r3, r3, #8
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d107      	bne.n	8002b48 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b38:	4b31      	ldr	r3, [pc, #196]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b3e:	0a1b      	lsrs	r3, r3, #8
 8002b40:	f003 030f 	and.w	r3, r3, #15
 8002b44:	61fb      	str	r3, [r7, #28]
 8002b46:	e005      	b.n	8002b54 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b48:	4b2d      	ldr	r3, [pc, #180]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	091b      	lsrs	r3, r3, #4
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b54:	4a2b      	ldr	r2, [pc, #172]	@ (8002c04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b5c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d10d      	bne.n	8002b80 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b68:	e00a      	b.n	8002b80 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	2b04      	cmp	r3, #4
 8002b6e:	d102      	bne.n	8002b76 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b70:	4b25      	ldr	r3, [pc, #148]	@ (8002c08 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b72:	61bb      	str	r3, [r7, #24]
 8002b74:	e004      	b.n	8002b80 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d101      	bne.n	8002b80 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b7c:	4b22      	ldr	r3, [pc, #136]	@ (8002c08 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b7e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	2b0c      	cmp	r3, #12
 8002b84:	d134      	bne.n	8002bf0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b86:	4b1e      	ldr	r3, [pc, #120]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	f003 0303 	and.w	r3, r3, #3
 8002b8e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d003      	beq.n	8002b9e <HAL_RCC_GetSysClockFreq+0xa6>
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	2b03      	cmp	r3, #3
 8002b9a:	d003      	beq.n	8002ba4 <HAL_RCC_GetSysClockFreq+0xac>
 8002b9c:	e005      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c08 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ba0:	617b      	str	r3, [r7, #20]
      break;
 8002ba2:	e005      	b.n	8002bb0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ba4:	4b18      	ldr	r3, [pc, #96]	@ (8002c08 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ba6:	617b      	str	r3, [r7, #20]
      break;
 8002ba8:	e002      	b.n	8002bb0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	617b      	str	r3, [r7, #20]
      break;
 8002bae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002bb0:	4b13      	ldr	r3, [pc, #76]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	091b      	lsrs	r3, r3, #4
 8002bb6:	f003 030f 	and.w	r3, r3, #15
 8002bba:	3301      	adds	r3, #1
 8002bbc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002bbe:	4b10      	ldr	r3, [pc, #64]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	0a1b      	lsrs	r3, r3, #8
 8002bc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bc8:	697a      	ldr	r2, [r7, #20]
 8002bca:	fb03 f202 	mul.w	r2, r3, r2
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	0e5b      	lsrs	r3, r3, #25
 8002bdc:	f003 0303 	and.w	r3, r3, #3
 8002be0:	3301      	adds	r3, #1
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002bf0:	69bb      	ldr	r3, [r7, #24]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3724      	adds	r7, #36	@ 0x24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40021000 	.word	0x40021000
 8002c04:	0800a8dc 	.word	0x0800a8dc
 8002c08:	00f42400 	.word	0x00f42400

08002c0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c10:	4b03      	ldr	r3, [pc, #12]	@ (8002c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c12:	681b      	ldr	r3, [r3, #0]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000000 	.word	0x20000000

08002c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c28:	f7ff fff0 	bl	8002c0c <HAL_RCC_GetHCLKFreq>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	4b06      	ldr	r3, [pc, #24]	@ (8002c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	0a1b      	lsrs	r3, r3, #8
 8002c34:	f003 0307 	and.w	r3, r3, #7
 8002c38:	4904      	ldr	r1, [pc, #16]	@ (8002c4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c3a:	5ccb      	ldrb	r3, [r1, r3]
 8002c3c:	f003 031f 	and.w	r3, r3, #31
 8002c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	0800a8d4 	.word	0x0800a8d4

08002c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c54:	f7ff ffda 	bl	8002c0c <HAL_RCC_GetHCLKFreq>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	4b06      	ldr	r3, [pc, #24]	@ (8002c74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	0adb      	lsrs	r3, r3, #11
 8002c60:	f003 0307 	and.w	r3, r3, #7
 8002c64:	4904      	ldr	r1, [pc, #16]	@ (8002c78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c66:	5ccb      	ldrb	r3, [r1, r3]
 8002c68:	f003 031f 	and.w	r3, r3, #31
 8002c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	40021000 	.word	0x40021000
 8002c78:	0800a8d4 	.word	0x0800a8d4

08002c7c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c84:	2300      	movs	r3, #0
 8002c86:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c88:	4b27      	ldr	r3, [pc, #156]	@ (8002d28 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d003      	beq.n	8002c9c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c94:	f7ff f908 	bl	8001ea8 <HAL_PWREx_GetVoltageRange>
 8002c98:	6178      	str	r0, [r7, #20]
 8002c9a:	e014      	b.n	8002cc6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c9c:	4b22      	ldr	r3, [pc, #136]	@ (8002d28 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca0:	4a21      	ldr	r2, [pc, #132]	@ (8002d28 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ca2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ca6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8002d28 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002cb4:	f7ff f8f8 	bl	8001ea8 <HAL_PWREx_GetVoltageRange>
 8002cb8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002cba:	4b1b      	ldr	r3, [pc, #108]	@ (8002d28 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cbe:	4a1a      	ldr	r2, [pc, #104]	@ (8002d28 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cc4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ccc:	d10b      	bne.n	8002ce6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b80      	cmp	r3, #128	@ 0x80
 8002cd2:	d913      	bls.n	8002cfc <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2ba0      	cmp	r3, #160	@ 0xa0
 8002cd8:	d902      	bls.n	8002ce0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cda:	2302      	movs	r3, #2
 8002cdc:	613b      	str	r3, [r7, #16]
 8002cde:	e00d      	b.n	8002cfc <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	613b      	str	r3, [r7, #16]
 8002ce4:	e00a      	b.n	8002cfc <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b7f      	cmp	r3, #127	@ 0x7f
 8002cea:	d902      	bls.n	8002cf2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002cec:	2302      	movs	r3, #2
 8002cee:	613b      	str	r3, [r7, #16]
 8002cf0:	e004      	b.n	8002cfc <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b70      	cmp	r3, #112	@ 0x70
 8002cf6:	d101      	bne.n	8002cfc <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f023 020f 	bic.w	r2, r3, #15
 8002d04:	4909      	ldr	r1, [pc, #36]	@ (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d0c:	4b07      	ldr	r3, [pc, #28]	@ (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 030f 	and.w	r3, r3, #15
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d001      	beq.n	8002d1e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e000      	b.n	8002d20 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3718      	adds	r7, #24
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	40022000 	.word	0x40022000

08002d30 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b087      	sub	sp, #28
 8002d34:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d36:	4b2d      	ldr	r3, [pc, #180]	@ (8002dec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2b03      	cmp	r3, #3
 8002d44:	d00b      	beq.n	8002d5e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2b03      	cmp	r3, #3
 8002d4a:	d825      	bhi.n	8002d98 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d008      	beq.n	8002d64 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d11f      	bne.n	8002d98 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002d58:	4b25      	ldr	r3, [pc, #148]	@ (8002df0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002d5a:	613b      	str	r3, [r7, #16]
    break;
 8002d5c:	e01f      	b.n	8002d9e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002d5e:	4b24      	ldr	r3, [pc, #144]	@ (8002df0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002d60:	613b      	str	r3, [r7, #16]
    break;
 8002d62:	e01c      	b.n	8002d9e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d64:	4b21      	ldr	r3, [pc, #132]	@ (8002dec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0308 	and.w	r3, r3, #8
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d107      	bne.n	8002d80 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d70:	4b1e      	ldr	r3, [pc, #120]	@ (8002dec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d76:	0a1b      	lsrs	r3, r3, #8
 8002d78:	f003 030f 	and.w	r3, r3, #15
 8002d7c:	617b      	str	r3, [r7, #20]
 8002d7e:	e005      	b.n	8002d8c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d80:	4b1a      	ldr	r3, [pc, #104]	@ (8002dec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	091b      	lsrs	r3, r3, #4
 8002d86:	f003 030f 	and.w	r3, r3, #15
 8002d8a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002d8c:	4a19      	ldr	r2, [pc, #100]	@ (8002df4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d94:	613b      	str	r3, [r7, #16]
    break;
 8002d96:	e002      	b.n	8002d9e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	613b      	str	r3, [r7, #16]
    break;
 8002d9c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d9e:	4b13      	ldr	r3, [pc, #76]	@ (8002dec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	091b      	lsrs	r3, r3, #4
 8002da4:	f003 030f 	and.w	r3, r3, #15
 8002da8:	3301      	adds	r3, #1
 8002daa:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002dac:	4b0f      	ldr	r3, [pc, #60]	@ (8002dec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	0a1b      	lsrs	r3, r3, #8
 8002db2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	fb03 f202 	mul.w	r2, r3, r2
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dc4:	4b09      	ldr	r3, [pc, #36]	@ (8002dec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	0e5b      	lsrs	r3, r3, #25
 8002dca:	f003 0303 	and.w	r3, r3, #3
 8002dce:	3301      	adds	r3, #1
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ddc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002dde:	683b      	ldr	r3, [r7, #0]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	371c      	adds	r7, #28
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	40021000 	.word	0x40021000
 8002df0:	00f42400 	.word	0x00f42400
 8002df4:	0800a8dc 	.word	0x0800a8dc

08002df8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e00:	2300      	movs	r3, #0
 8002e02:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e04:	2300      	movs	r3, #0
 8002e06:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d040      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e18:	2b80      	cmp	r3, #128	@ 0x80
 8002e1a:	d02a      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002e1c:	2b80      	cmp	r3, #128	@ 0x80
 8002e1e:	d825      	bhi.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002e20:	2b60      	cmp	r3, #96	@ 0x60
 8002e22:	d026      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002e24:	2b60      	cmp	r3, #96	@ 0x60
 8002e26:	d821      	bhi.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002e28:	2b40      	cmp	r3, #64	@ 0x40
 8002e2a:	d006      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002e2c:	2b40      	cmp	r3, #64	@ 0x40
 8002e2e:	d81d      	bhi.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d009      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002e34:	2b20      	cmp	r3, #32
 8002e36:	d010      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002e38:	e018      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e3a:	4b89      	ldr	r3, [pc, #548]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	4a88      	ldr	r2, [pc, #544]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e44:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e46:	e015      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	3304      	adds	r3, #4
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f001 fa82 	bl	8004358 <RCCEx_PLLSAI1_Config>
 8002e54:	4603      	mov	r3, r0
 8002e56:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e58:	e00c      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	3320      	adds	r3, #32
 8002e5e:	2100      	movs	r1, #0
 8002e60:	4618      	mov	r0, r3
 8002e62:	f001 fb6d 	bl	8004540 <RCCEx_PLLSAI2_Config>
 8002e66:	4603      	mov	r3, r0
 8002e68:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e6a:	e003      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	74fb      	strb	r3, [r7, #19]
      break;
 8002e70:	e000      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002e72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e74:	7cfb      	ldrb	r3, [r7, #19]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10b      	bne.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e7a:	4b79      	ldr	r3, [pc, #484]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e80:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e88:	4975      	ldr	r1, [pc, #468]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002e90:	e001      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e92:	7cfb      	ldrb	r3, [r7, #19]
 8002e94:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d047      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ea6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eaa:	d030      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eb0:	d82a      	bhi.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002eb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002eb6:	d02a      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002eb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ebc:	d824      	bhi.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002ebe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ec2:	d008      	beq.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ec8:	d81e      	bhi.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00a      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002ece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ed2:	d010      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002ed4:	e018      	b.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ed6:	4b62      	ldr	r3, [pc, #392]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	4a61      	ldr	r2, [pc, #388]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ee2:	e015      	b.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	3304      	adds	r3, #4
 8002ee8:	2100      	movs	r1, #0
 8002eea:	4618      	mov	r0, r3
 8002eec:	f001 fa34 	bl	8004358 <RCCEx_PLLSAI1_Config>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ef4:	e00c      	b.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	3320      	adds	r3, #32
 8002efa:	2100      	movs	r1, #0
 8002efc:	4618      	mov	r0, r3
 8002efe:	f001 fb1f 	bl	8004540 <RCCEx_PLLSAI2_Config>
 8002f02:	4603      	mov	r3, r0
 8002f04:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f06:	e003      	b.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	74fb      	strb	r3, [r7, #19]
      break;
 8002f0c:	e000      	b.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8002f0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f10:	7cfb      	ldrb	r3, [r7, #19]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10b      	bne.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f16:	4b52      	ldr	r3, [pc, #328]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f24:	494e      	ldr	r1, [pc, #312]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002f2c:	e001      	b.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f2e:	7cfb      	ldrb	r3, [r7, #19]
 8002f30:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f000 809f 	beq.w	800307e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f40:	2300      	movs	r3, #0
 8002f42:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f44:	4b46      	ldr	r3, [pc, #280]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002f50:	2301      	movs	r3, #1
 8002f52:	e000      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002f54:	2300      	movs	r3, #0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00d      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f5a:	4b41      	ldr	r3, [pc, #260]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5e:	4a40      	ldr	r2, [pc, #256]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f64:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f66:	4b3e      	ldr	r3, [pc, #248]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f6e:	60bb      	str	r3, [r7, #8]
 8002f70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f72:	2301      	movs	r3, #1
 8002f74:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f76:	4b3b      	ldr	r3, [pc, #236]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a3a      	ldr	r2, [pc, #232]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002f7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f80:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f82:	f7fe fbc3 	bl	800170c <HAL_GetTick>
 8002f86:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f88:	e009      	b.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f8a:	f7fe fbbf 	bl	800170c <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d902      	bls.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	74fb      	strb	r3, [r7, #19]
        break;
 8002f9c:	e005      	b.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f9e:	4b31      	ldr	r3, [pc, #196]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d0ef      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002faa:	7cfb      	ldrb	r3, [r7, #19]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d15b      	bne.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002fb0:	4b2b      	ldr	r3, [pc, #172]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fba:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d01f      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002fc8:	697a      	ldr	r2, [r7, #20]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d019      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002fce:	4b24      	ldr	r3, [pc, #144]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fd8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fda:	4b21      	ldr	r3, [pc, #132]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe0:	4a1f      	ldr	r2, [pc, #124]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fe2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fe6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002fea:	4b1d      	ldr	r3, [pc, #116]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ff2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ff6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ffa:	4a19      	ldr	r2, [pc, #100]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	f003 0301 	and.w	r3, r3, #1
 8003008:	2b00      	cmp	r3, #0
 800300a:	d016      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800300c:	f7fe fb7e 	bl	800170c <HAL_GetTick>
 8003010:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003012:	e00b      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003014:	f7fe fb7a 	bl	800170c <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003022:	4293      	cmp	r3, r2
 8003024:	d902      	bls.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	74fb      	strb	r3, [r7, #19]
            break;
 800302a:	e006      	b.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800302c:	4b0c      	ldr	r3, [pc, #48]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800302e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d0ec      	beq.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800303a:	7cfb      	ldrb	r3, [r7, #19]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d10c      	bne.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003040:	4b07      	ldr	r3, [pc, #28]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003046:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003050:	4903      	ldr	r1, [pc, #12]	@ (8003060 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003052:	4313      	orrs	r3, r2
 8003054:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003058:	e008      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800305a:	7cfb      	ldrb	r3, [r7, #19]
 800305c:	74bb      	strb	r3, [r7, #18]
 800305e:	e005      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003060:	40021000 	.word	0x40021000
 8003064:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003068:	7cfb      	ldrb	r3, [r7, #19]
 800306a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800306c:	7c7b      	ldrb	r3, [r7, #17]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d105      	bne.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003072:	4ba0      	ldr	r3, [pc, #640]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003076:	4a9f      	ldr	r2, [pc, #636]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003078:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800307c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00a      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800308a:	4b9a      	ldr	r3, [pc, #616]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800308c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003090:	f023 0203 	bic.w	r2, r3, #3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003098:	4996      	ldr	r1, [pc, #600]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800309a:	4313      	orrs	r3, r2
 800309c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00a      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030ac:	4b91      	ldr	r3, [pc, #580]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b2:	f023 020c 	bic.w	r2, r3, #12
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ba:	498e      	ldr	r1, [pc, #568]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0304 	and.w	r3, r3, #4
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00a      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030ce:	4b89      	ldr	r3, [pc, #548]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030dc:	4985      	ldr	r1, [pc, #532]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0308 	and.w	r3, r3, #8
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00a      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80030f0:	4b80      	ldr	r3, [pc, #512]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030fe:	497d      	ldr	r1, [pc, #500]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003100:	4313      	orrs	r3, r2
 8003102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0310 	and.w	r3, r3, #16
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00a      	beq.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003112:	4b78      	ldr	r3, [pc, #480]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003118:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003120:	4974      	ldr	r1, [pc, #464]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003122:	4313      	orrs	r3, r2
 8003124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0320 	and.w	r3, r3, #32
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00a      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003134:	4b6f      	ldr	r3, [pc, #444]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800313a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003142:	496c      	ldr	r1, [pc, #432]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003144:	4313      	orrs	r3, r2
 8003146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00a      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003156:	4b67      	ldr	r3, [pc, #412]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800315c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003164:	4963      	ldr	r1, [pc, #396]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003166:	4313      	orrs	r3, r2
 8003168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003174:	2b00      	cmp	r3, #0
 8003176:	d00a      	beq.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003178:	4b5e      	ldr	r3, [pc, #376]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800317a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800317e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003186:	495b      	ldr	r1, [pc, #364]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003188:	4313      	orrs	r3, r2
 800318a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00a      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800319a:	4b56      	ldr	r3, [pc, #344]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800319c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a8:	4952      	ldr	r1, [pc, #328]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d00a      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031bc:	4b4d      	ldr	r3, [pc, #308]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ca:	494a      	ldr	r1, [pc, #296]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00a      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031de:	4b45      	ldr	r3, [pc, #276]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ec:	4941      	ldr	r1, [pc, #260]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d00a      	beq.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003200:	4b3c      	ldr	r3, [pc, #240]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003202:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003206:	f023 0203 	bic.w	r2, r3, #3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800320e:	4939      	ldr	r1, [pc, #228]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003210:	4313      	orrs	r3, r2
 8003212:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d028      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003222:	4b34      	ldr	r3, [pc, #208]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003228:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003230:	4930      	ldr	r1, [pc, #192]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003232:	4313      	orrs	r3, r2
 8003234:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800323c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003240:	d106      	bne.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003242:	4b2c      	ldr	r3, [pc, #176]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	4a2b      	ldr	r2, [pc, #172]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003248:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800324c:	60d3      	str	r3, [r2, #12]
 800324e:	e011      	b.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003254:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003258:	d10c      	bne.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	3304      	adds	r3, #4
 800325e:	2101      	movs	r1, #1
 8003260:	4618      	mov	r0, r3
 8003262:	f001 f879 	bl	8004358 <RCCEx_PLLSAI1_Config>
 8003266:	4603      	mov	r3, r0
 8003268:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800326a:	7cfb      	ldrb	r3, [r7, #19]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003270:	7cfb      	ldrb	r3, [r7, #19]
 8003272:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d04d      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003284:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003288:	d108      	bne.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800328a:	4b1a      	ldr	r3, [pc, #104]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800328c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003290:	4a18      	ldr	r2, [pc, #96]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003292:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003296:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800329a:	e012      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800329c:	4b15      	ldr	r3, [pc, #84]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800329e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032a2:	4a14      	ldr	r2, [pc, #80]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032a8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80032ac:	4b11      	ldr	r3, [pc, #68]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032ba:	490e      	ldr	r1, [pc, #56]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032bc:	4313      	orrs	r3, r2
 80032be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032ca:	d106      	bne.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032cc:	4b09      	ldr	r3, [pc, #36]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	4a08      	ldr	r2, [pc, #32]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032d6:	60d3      	str	r3, [r2, #12]
 80032d8:	e020      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032e2:	d109      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032e4:	4b03      	ldr	r3, [pc, #12]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	4a02      	ldr	r2, [pc, #8]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032ee:	60d3      	str	r3, [r2, #12]
 80032f0:	e014      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x524>
 80032f2:	bf00      	nop
 80032f4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003300:	d10c      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	3304      	adds	r3, #4
 8003306:	2101      	movs	r1, #1
 8003308:	4618      	mov	r0, r3
 800330a:	f001 f825 	bl	8004358 <RCCEx_PLLSAI1_Config>
 800330e:	4603      	mov	r3, r0
 8003310:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003312:	7cfb      	ldrb	r3, [r7, #19]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003318:	7cfb      	ldrb	r3, [r7, #19]
 800331a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d028      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003328:	4b7a      	ldr	r3, [pc, #488]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800332a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800332e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003336:	4977      	ldr	r1, [pc, #476]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003338:	4313      	orrs	r3, r2
 800333a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003342:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003346:	d106      	bne.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003348:	4b72      	ldr	r3, [pc, #456]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	4a71      	ldr	r2, [pc, #452]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800334e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003352:	60d3      	str	r3, [r2, #12]
 8003354:	e011      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800335a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800335e:	d10c      	bne.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	3304      	adds	r3, #4
 8003364:	2101      	movs	r1, #1
 8003366:	4618      	mov	r0, r3
 8003368:	f000 fff6 	bl	8004358 <RCCEx_PLLSAI1_Config>
 800336c:	4603      	mov	r3, r0
 800336e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003370:	7cfb      	ldrb	r3, [r7, #19]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003376:	7cfb      	ldrb	r3, [r7, #19]
 8003378:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d01e      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003386:	4b63      	ldr	r3, [pc, #396]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800338c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003396:	495f      	ldr	r1, [pc, #380]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003398:	4313      	orrs	r3, r2
 800339a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033a8:	d10c      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3304      	adds	r3, #4
 80033ae:	2102      	movs	r1, #2
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 ffd1 	bl	8004358 <RCCEx_PLLSAI1_Config>
 80033b6:	4603      	mov	r3, r0
 80033b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033ba:	7cfb      	ldrb	r3, [r7, #19]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80033c0:	7cfb      	ldrb	r3, [r7, #19]
 80033c2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00b      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80033d0:	4b50      	ldr	r3, [pc, #320]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80033d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033d6:	f023 0204 	bic.w	r2, r3, #4
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033e0:	494c      	ldr	r1, [pc, #304]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d00b      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80033f4:	4b47      	ldr	r3, [pc, #284]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80033f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033fa:	f023 0218 	bic.w	r2, r3, #24
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003404:	4943      	ldr	r1, [pc, #268]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003406:	4313      	orrs	r3, r2
 8003408:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d035      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003418:	4b3e      	ldr	r3, [pc, #248]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a3d      	ldr	r2, [pc, #244]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800341e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003422:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003424:	f7fe f972 	bl	800170c <HAL_GetTick>
 8003428:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800342a:	e009      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800342c:	f7fe f96e 	bl	800170c <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d902      	bls.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	74fb      	strb	r3, [r7, #19]
        break;
 800343e:	e005      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003440:	4b34      	ldr	r3, [pc, #208]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1ef      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 800344c:	7cfb      	ldrb	r3, [r7, #19]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d113      	bne.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8003452:	4b30      	ldr	r3, [pc, #192]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003454:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003458:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003462:	492c      	ldr	r1, [pc, #176]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003464:	4313      	orrs	r3, r2
 8003466:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3320      	adds	r3, #32
 800346e:	2102      	movs	r1, #2
 8003470:	4618      	mov	r0, r3
 8003472:	f001 f865 	bl	8004540 <RCCEx_PLLSAI2_Config>
 8003476:	4603      	mov	r3, r0
 8003478:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800347a:	7cfb      	ldrb	r3, [r7, #19]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8003480:	7cfb      	ldrb	r3, [r7, #19]
 8003482:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d01e      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8003490:	4b20      	ldr	r3, [pc, #128]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003492:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003496:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a0:	491c      	ldr	r1, [pc, #112]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034b2:	d10c      	bne.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3320      	adds	r3, #32
 80034b8:	2101      	movs	r1, #1
 80034ba:	4618      	mov	r0, r3
 80034bc:	f001 f840 	bl	8004540 <RCCEx_PLLSAI2_Config>
 80034c0:	4603      	mov	r3, r0
 80034c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034c4:	7cfb      	ldrb	r3, [r7, #19]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 80034ca:	7cfb      	ldrb	r3, [r7, #19]
 80034cc:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d017      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80034da:	4b0e      	ldr	r3, [pc, #56]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034e0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ea:	490a      	ldr	r1, [pc, #40]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034fc:	d105      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034fe:	4b05      	ldr	r3, [pc, #20]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	4a04      	ldr	r2, [pc, #16]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003508:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800350a:	7cbb      	ldrb	r3, [r7, #18]
}
 800350c:	4618      	mov	r0, r3
 800350e:	3718      	adds	r7, #24
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40021000 	.word	0x40021000

08003518 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b088      	sub	sp, #32
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003520:	2300      	movs	r3, #0
 8003522:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800352a:	d13e      	bne.n	80035aa <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800352c:	4bb6      	ldr	r3, [pc, #728]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800352e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003532:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003536:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800353e:	d028      	beq.n	8003592 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003546:	f200 86f2 	bhi.w	800432e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003550:	d005      	beq.n	800355e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003558:	d00e      	beq.n	8003578 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800355a:	f000 bee8 	b.w	800432e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800355e:	4baa      	ldr	r3, [pc, #680]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003560:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b02      	cmp	r3, #2
 800356a:	f040 86e2 	bne.w	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
        frequency = LSE_VALUE;
 800356e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003572:	61fb      	str	r3, [r7, #28]
      break;
 8003574:	f000 bedd 	b.w	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003578:	4ba3      	ldr	r3, [pc, #652]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800357a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b02      	cmp	r3, #2
 8003584:	f040 86d7 	bne.w	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = LSI_VALUE;
 8003588:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800358c:	61fb      	str	r3, [r7, #28]
      break;
 800358e:	f000 bed2 	b.w	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003592:	4b9d      	ldr	r3, [pc, #628]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800359e:	f040 86cc 	bne.w	800433a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
        frequency = HSE_VALUE / 32U;
 80035a2:	4b9a      	ldr	r3, [pc, #616]	@ (800380c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80035a4:	61fb      	str	r3, [r7, #28]
      break;
 80035a6:	f000 bec8 	b.w	800433a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035aa:	4b97      	ldr	r3, [pc, #604]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	f003 0303 	and.w	r3, r3, #3
 80035b2:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	2b03      	cmp	r3, #3
 80035b8:	d036      	beq.n	8003628 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	2b03      	cmp	r3, #3
 80035be:	d840      	bhi.n	8003642 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d003      	beq.n	80035ce <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d020      	beq.n	800360e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80035cc:	e039      	b.n	8003642 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80035ce:	4b8e      	ldr	r3, [pc, #568]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d116      	bne.n	8003608 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80035da:	4b8b      	ldr	r3, [pc, #556]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0308 	and.w	r3, r3, #8
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d005      	beq.n	80035f2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80035e6:	4b88      	ldr	r3, [pc, #544]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	091b      	lsrs	r3, r3, #4
 80035ec:	f003 030f 	and.w	r3, r3, #15
 80035f0:	e005      	b.n	80035fe <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80035f2:	4b85      	ldr	r3, [pc, #532]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80035f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035f8:	0a1b      	lsrs	r3, r3, #8
 80035fa:	f003 030f 	and.w	r3, r3, #15
 80035fe:	4a84      	ldr	r2, [pc, #528]	@ (8003810 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003604:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003606:	e01f      	b.n	8003648 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003608:	2300      	movs	r3, #0
 800360a:	61bb      	str	r3, [r7, #24]
      break;
 800360c:	e01c      	b.n	8003648 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800360e:	4b7e      	ldr	r3, [pc, #504]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003616:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800361a:	d102      	bne.n	8003622 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800361c:	4b7d      	ldr	r3, [pc, #500]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800361e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003620:	e012      	b.n	8003648 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003622:	2300      	movs	r3, #0
 8003624:	61bb      	str	r3, [r7, #24]
      break;
 8003626:	e00f      	b.n	8003648 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003628:	4b77      	ldr	r3, [pc, #476]	@ (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003630:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003634:	d102      	bne.n	800363c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8003636:	4b77      	ldr	r3, [pc, #476]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003638:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800363a:	e005      	b.n	8003648 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800363c:	2300      	movs	r3, #0
 800363e:	61bb      	str	r3, [r7, #24]
      break;
 8003640:	e002      	b.n	8003648 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003642:	2300      	movs	r3, #0
 8003644:	61bb      	str	r3, [r7, #24]
      break;
 8003646:	bf00      	nop
    }

    switch(PeriphClk)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800364e:	f000 8604 	beq.w	800425a <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003658:	f200 8671 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003662:	f000 8467 	beq.w	8003f34 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800366c:	f200 8667 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003676:	f000 852f 	beq.w	80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003680:	f200 865d 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800368a:	f000 8185 	beq.w	8003998 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003694:	f200 8653 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800369e:	f000 80cb 	beq.w	8003838 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80036a8:	f200 8649 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036b2:	f000 842e 	beq.w	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036bc:	f200 863f 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036c6:	f000 83e2 	beq.w	8003e8e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036d0:	f200 8635 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036da:	f000 80ad 	beq.w	8003838 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036e4:	f200 862b 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ee:	f000 809b 	beq.w	8003828 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036f8:	f200 8621 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003702:	f000 8089 	beq.w	8003818 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800370c:	f200 8617 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003716:	f000 8552 	beq.w	80041be <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003720:	f200 860d 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800372a:	f000 84fe 	beq.w	800412a <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003734:	f200 8603 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800373e:	f000 849f 	beq.w	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003748:	f200 85f9 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2b80      	cmp	r3, #128	@ 0x80
 8003750:	f000 846a 	beq.w	8004028 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b80      	cmp	r3, #128	@ 0x80
 8003758:	f200 85f1 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b20      	cmp	r3, #32
 8003760:	d84c      	bhi.n	80037fc <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	f000 85ea 	beq.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	3b01      	subs	r3, #1
 800376e:	2b1f      	cmp	r3, #31
 8003770:	f200 85e5 	bhi.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003774:	a201      	add	r2, pc, #4	@ (adr r2, 800377c <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8003776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800377a:	bf00      	nop
 800377c:	08003b8d 	.word	0x08003b8d
 8003780:	08003bfb 	.word	0x08003bfb
 8003784:	0800433f 	.word	0x0800433f
 8003788:	08003c8f 	.word	0x08003c8f
 800378c:	0800433f 	.word	0x0800433f
 8003790:	0800433f 	.word	0x0800433f
 8003794:	0800433f 	.word	0x0800433f
 8003798:	08003d07 	.word	0x08003d07
 800379c:	0800433f 	.word	0x0800433f
 80037a0:	0800433f 	.word	0x0800433f
 80037a4:	0800433f 	.word	0x0800433f
 80037a8:	0800433f 	.word	0x0800433f
 80037ac:	0800433f 	.word	0x0800433f
 80037b0:	0800433f 	.word	0x0800433f
 80037b4:	0800433f 	.word	0x0800433f
 80037b8:	08003d8b 	.word	0x08003d8b
 80037bc:	0800433f 	.word	0x0800433f
 80037c0:	0800433f 	.word	0x0800433f
 80037c4:	0800433f 	.word	0x0800433f
 80037c8:	0800433f 	.word	0x0800433f
 80037cc:	0800433f 	.word	0x0800433f
 80037d0:	0800433f 	.word	0x0800433f
 80037d4:	0800433f 	.word	0x0800433f
 80037d8:	0800433f 	.word	0x0800433f
 80037dc:	0800433f 	.word	0x0800433f
 80037e0:	0800433f 	.word	0x0800433f
 80037e4:	0800433f 	.word	0x0800433f
 80037e8:	0800433f 	.word	0x0800433f
 80037ec:	0800433f 	.word	0x0800433f
 80037f0:	0800433f 	.word	0x0800433f
 80037f4:	0800433f 	.word	0x0800433f
 80037f8:	08003e0d 	.word	0x08003e0d
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b40      	cmp	r3, #64	@ 0x40
 8003800:	f000 83e6 	beq.w	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003804:	f000 bd9b 	b.w	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003808:	40021000 	.word	0x40021000
 800380c:	0007a120 	.word	0x0007a120
 8003810:	0800a8dc 	.word	0x0800a8dc
 8003814:	00f42400 	.word	0x00f42400
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003818:	69b9      	ldr	r1, [r7, #24]
 800381a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800381e:	f000 ff83 	bl	8004728 <RCCEx_GetSAIxPeriphCLKFreq>
 8003822:	61f8      	str	r0, [r7, #28]
      break;
 8003824:	f000 bd8e 	b.w	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003828:	69b9      	ldr	r1, [r7, #24]
 800382a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800382e:	f000 ff7b 	bl	8004728 <RCCEx_GetSAIxPeriphCLKFreq>
 8003832:	61f8      	str	r0, [r7, #28]
      break;
 8003834:	f000 bd86 	b.w	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003838:	4b9a      	ldr	r3, [pc, #616]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800383a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800384a:	d015      	beq.n	8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003852:	f200 8092 	bhi.w	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800385c:	d029      	beq.n	80038b2 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003864:	f200 8089 	bhi.w	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d07b      	beq.n	8003966 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003874:	d04a      	beq.n	800390c <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
          break;
 8003876:	e080      	b.n	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003878:	4b8a      	ldr	r3, [pc, #552]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b02      	cmp	r3, #2
 8003882:	d17d      	bne.n	8003980 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003884:	4b87      	ldr	r3, [pc, #540]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0308 	and.w	r3, r3, #8
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
 8003890:	4b84      	ldr	r3, [pc, #528]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	091b      	lsrs	r3, r3, #4
 8003896:	f003 030f 	and.w	r3, r3, #15
 800389a:	e005      	b.n	80038a8 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 800389c:	4b81      	ldr	r3, [pc, #516]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800389e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038a2:	0a1b      	lsrs	r3, r3, #8
 80038a4:	f003 030f 	and.w	r3, r3, #15
 80038a8:	4a7f      	ldr	r2, [pc, #508]	@ (8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80038aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038ae:	61fb      	str	r3, [r7, #28]
          break;
 80038b0:	e066      	b.n	8003980 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80038b2:	4b7c      	ldr	r3, [pc, #496]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038be:	d162      	bne.n	8003986 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80038c0:	4b78      	ldr	r3, [pc, #480]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038cc:	d15b      	bne.n	8003986 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80038ce:	4b75      	ldr	r3, [pc, #468]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	0a1b      	lsrs	r3, r3, #8
 80038d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038d8:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	68ba      	ldr	r2, [r7, #8]
 80038de:	fb03 f202 	mul.w	r2, r3, r2
 80038e2:	4b70      	ldr	r3, [pc, #448]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	091b      	lsrs	r3, r3, #4
 80038e8:	f003 030f 	and.w	r3, r3, #15
 80038ec:	3301      	adds	r3, #1
 80038ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80038f4:	4b6b      	ldr	r3, [pc, #428]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	0d5b      	lsrs	r3, r3, #21
 80038fa:	f003 0303 	and.w	r3, r3, #3
 80038fe:	3301      	adds	r3, #1
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	fbb2 f3f3 	udiv	r3, r2, r3
 8003908:	61fb      	str	r3, [r7, #28]
          break;
 800390a:	e03c      	b.n	8003986 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800390c:	4b65      	ldr	r3, [pc, #404]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003914:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003918:	d138      	bne.n	800398c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800391a:	4b62      	ldr	r3, [pc, #392]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003922:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003926:	d131      	bne.n	800398c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003928:	4b5e      	ldr	r3, [pc, #376]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	0a1b      	lsrs	r3, r3, #8
 800392e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003932:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	fb03 f202 	mul.w	r2, r3, r2
 800393c:	4b59      	ldr	r3, [pc, #356]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	091b      	lsrs	r3, r3, #4
 8003942:	f003 030f 	and.w	r3, r3, #15
 8003946:	3301      	adds	r3, #1
 8003948:	fbb2 f3f3 	udiv	r3, r2, r3
 800394c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800394e:	4b55      	ldr	r3, [pc, #340]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	0d5b      	lsrs	r3, r3, #21
 8003954:	f003 0303 	and.w	r3, r3, #3
 8003958:	3301      	adds	r3, #1
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003962:	61fb      	str	r3, [r7, #28]
          break;
 8003964:	e012      	b.n	800398c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003966:	4b4f      	ldr	r3, [pc, #316]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003968:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b02      	cmp	r3, #2
 8003972:	d10e      	bne.n	8003992 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI48_VALUE;
 8003974:	4b4d      	ldr	r3, [pc, #308]	@ (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003976:	61fb      	str	r3, [r7, #28]
          break;
 8003978:	e00b      	b.n	8003992 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          break;
 800397a:	bf00      	nop
 800397c:	f000 bce2 	b.w	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003980:	bf00      	nop
 8003982:	f000 bcdf 	b.w	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003986:	bf00      	nop
 8003988:	f000 bcdc 	b.w	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800398c:	bf00      	nop
 800398e:	f000 bcd9 	b.w	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003992:	bf00      	nop
        break;
 8003994:	f000 bcd6 	b.w	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8003998:	4b42      	ldr	r3, [pc, #264]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800399a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800399e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039a6:	d13d      	bne.n	8003a24 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80039a8:	4b3e      	ldr	r3, [pc, #248]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80039b4:	f040 84c5 	bne.w	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 80039b8:	4b3a      	ldr	r3, [pc, #232]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039c4:	f040 84bd 	bne.w	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80039c8:	4b36      	ldr	r3, [pc, #216]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	0a1b      	lsrs	r3, r3, #8
 80039ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039d2:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	68ba      	ldr	r2, [r7, #8]
 80039d8:	fb03 f202 	mul.w	r2, r3, r2
 80039dc:	4b31      	ldr	r3, [pc, #196]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	091b      	lsrs	r3, r3, #4
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	3301      	adds	r3, #1
 80039e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ec:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80039ee:	4b2d      	ldr	r3, [pc, #180]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	0edb      	lsrs	r3, r3, #27
 80039f4:	f003 031f 	and.w	r3, r3, #31
 80039f8:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10a      	bne.n	8003a16 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003a00:	4b28      	ldr	r3, [pc, #160]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d002      	beq.n	8003a12 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
                pllp = 17U;
 8003a0c:	2311      	movs	r3, #17
 8003a0e:	617b      	str	r3, [r7, #20]
 8003a10:	e001      	b.n	8003a16 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 7U;
 8003a12:	2307      	movs	r3, #7
 8003a14:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a1e:	61fb      	str	r3, [r7, #28]
      break;
 8003a20:	f000 bc8f 	b.w	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003a24:	4b1f      	ldr	r3, [pc, #124]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a2a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003a36:	d016      	beq.n	8003a66 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003a3e:	f200 809b 	bhi.w	8003b78 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a48:	d032      	beq.n	8003ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a50:	f200 8092 	bhi.w	8003b78 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f000 8084 	beq.w	8003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a62:	d052      	beq.n	8003b0a <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
          break;
 8003a64:	e088      	b.n	8003b78 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003a66:	4b0f      	ldr	r3, [pc, #60]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0302 	and.w	r3, r3, #2
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	f040 8084 	bne.w	8003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003a74:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0308 	and.w	r3, r3, #8
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d005      	beq.n	8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8003a80:	4b08      	ldr	r3, [pc, #32]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	091b      	lsrs	r3, r3, #4
 8003a86:	f003 030f 	and.w	r3, r3, #15
 8003a8a:	e005      	b.n	8003a98 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8003a8c:	4b05      	ldr	r3, [pc, #20]	@ (8003aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a92:	0a1b      	lsrs	r3, r3, #8
 8003a94:	f003 030f 	and.w	r3, r3, #15
 8003a98:	4a03      	ldr	r2, [pc, #12]	@ (8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8003a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a9e:	61fb      	str	r3, [r7, #28]
          break;
 8003aa0:	e06c      	b.n	8003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8003aa2:	bf00      	nop
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	0800a8dc 	.word	0x0800a8dc
 8003aac:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003ab0:	4ba5      	ldr	r3, [pc, #660]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003abc:	d160      	bne.n	8003b80 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003abe:	4ba2      	ldr	r3, [pc, #648]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ac6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003aca:	d159      	bne.n	8003b80 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003acc:	4b9e      	ldr	r3, [pc, #632]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	0a1b      	lsrs	r3, r3, #8
 8003ad2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ad6:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	fb03 f202 	mul.w	r2, r3, r2
 8003ae0:	4b99      	ldr	r3, [pc, #612]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	091b      	lsrs	r3, r3, #4
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	3301      	adds	r3, #1
 8003aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003af2:	4b95      	ldr	r3, [pc, #596]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	0d5b      	lsrs	r3, r3, #21
 8003af8:	f003 0303 	and.w	r3, r3, #3
 8003afc:	3301      	adds	r3, #1
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b06:	61fb      	str	r3, [r7, #28]
          break;
 8003b08:	e03a      	b.n	8003b80 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003b0a:	4b8f      	ldr	r3, [pc, #572]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b16:	d135      	bne.n	8003b84 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003b18:	4b8b      	ldr	r3, [pc, #556]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b24:	d12e      	bne.n	8003b84 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003b26:	4b88      	ldr	r3, [pc, #544]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	0a1b      	lsrs	r3, r3, #8
 8003b2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b30:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	68ba      	ldr	r2, [r7, #8]
 8003b36:	fb03 f202 	mul.w	r2, r3, r2
 8003b3a:	4b83      	ldr	r3, [pc, #524]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	091b      	lsrs	r3, r3, #4
 8003b40:	f003 030f 	and.w	r3, r3, #15
 8003b44:	3301      	adds	r3, #1
 8003b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b4a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003b4c:	4b7e      	ldr	r3, [pc, #504]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	0d5b      	lsrs	r3, r3, #21
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	3301      	adds	r3, #1
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b60:	61fb      	str	r3, [r7, #28]
          break;
 8003b62:	e00f      	b.n	8003b84 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003b64:	4b78      	ldr	r3, [pc, #480]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d10a      	bne.n	8003b88 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            frequency = HSI48_VALUE;
 8003b72:	4b76      	ldr	r3, [pc, #472]	@ (8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8003b74:	61fb      	str	r3, [r7, #28]
          break;
 8003b76:	e007      	b.n	8003b88 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          break;
 8003b78:	bf00      	nop
 8003b7a:	e3e2      	b.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003b7c:	bf00      	nop
 8003b7e:	e3e0      	b.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003b80:	bf00      	nop
 8003b82:	e3de      	b.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003b84:	bf00      	nop
 8003b86:	e3dc      	b.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003b88:	bf00      	nop
      break;
 8003b8a:	e3da      	b.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003b8c:	4b6e      	ldr	r3, [pc, #440]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	60fb      	str	r3, [r7, #12]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2b03      	cmp	r3, #3
 8003b9c:	d827      	bhi.n	8003bee <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
 8003b9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8003ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba4:	08003bb5 	.word	0x08003bb5
 8003ba8:	08003bbd 	.word	0x08003bbd
 8003bac:	08003bc5 	.word	0x08003bc5
 8003bb0:	08003bd9 	.word	0x08003bd9
          frequency = HAL_RCC_GetPCLK2Freq();
 8003bb4:	f7ff f84c 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003bb8:	61f8      	str	r0, [r7, #28]
          break;
 8003bba:	e01d      	b.n	8003bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003bbc:	f7fe ff9c 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8003bc0:	61f8      	str	r0, [r7, #28]
          break;
 8003bc2:	e019      	b.n	8003bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003bc4:	4b60      	ldr	r3, [pc, #384]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bd0:	d10f      	bne.n	8003bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
            frequency = HSI_VALUE;
 8003bd2:	4b5f      	ldr	r3, [pc, #380]	@ (8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003bd4:	61fb      	str	r3, [r7, #28]
          break;
 8003bd6:	e00c      	b.n	8003bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003bd8:	4b5b      	ldr	r3, [pc, #364]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d107      	bne.n	8003bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = LSE_VALUE;
 8003be6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003bea:	61fb      	str	r3, [r7, #28]
          break;
 8003bec:	e003      	b.n	8003bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          break;
 8003bee:	bf00      	nop
 8003bf0:	e3a8      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003bf2:	bf00      	nop
 8003bf4:	e3a6      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003bf6:	bf00      	nop
        break;
 8003bf8:	e3a4      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003bfa:	4b53      	ldr	r3, [pc, #332]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c00:	f003 030c 	and.w	r3, r3, #12
 8003c04:	60fb      	str	r3, [r7, #12]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2b0c      	cmp	r3, #12
 8003c0a:	d83a      	bhi.n	8003c82 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 8003c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c14 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>)
 8003c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c12:	bf00      	nop
 8003c14:	08003c49 	.word	0x08003c49
 8003c18:	08003c83 	.word	0x08003c83
 8003c1c:	08003c83 	.word	0x08003c83
 8003c20:	08003c83 	.word	0x08003c83
 8003c24:	08003c51 	.word	0x08003c51
 8003c28:	08003c83 	.word	0x08003c83
 8003c2c:	08003c83 	.word	0x08003c83
 8003c30:	08003c83 	.word	0x08003c83
 8003c34:	08003c59 	.word	0x08003c59
 8003c38:	08003c83 	.word	0x08003c83
 8003c3c:	08003c83 	.word	0x08003c83
 8003c40:	08003c83 	.word	0x08003c83
 8003c44:	08003c6d 	.word	0x08003c6d
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c48:	f7fe ffec 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 8003c4c:	61f8      	str	r0, [r7, #28]
          break;
 8003c4e:	e01d      	b.n	8003c8c <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c50:	f7fe ff52 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8003c54:	61f8      	str	r0, [r7, #28]
          break;
 8003c56:	e019      	b.n	8003c8c <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c58:	4b3b      	ldr	r3, [pc, #236]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c64:	d10f      	bne.n	8003c86 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
            frequency = HSI_VALUE;
 8003c66:	4b3a      	ldr	r3, [pc, #232]	@ (8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003c68:	61fb      	str	r3, [r7, #28]
          break;
 8003c6a:	e00c      	b.n	8003c86 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003c6c:	4b36      	ldr	r3, [pc, #216]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d107      	bne.n	8003c8a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = LSE_VALUE;
 8003c7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c7e:	61fb      	str	r3, [r7, #28]
          break;
 8003c80:	e003      	b.n	8003c8a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          break;
 8003c82:	bf00      	nop
 8003c84:	e35e      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003c86:	bf00      	nop
 8003c88:	e35c      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003c8a:	bf00      	nop
        break;
 8003c8c:	e35a      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003c8e:	4b2e      	ldr	r3, [pc, #184]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c94:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c98:	60fb      	str	r3, [r7, #12]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2b30      	cmp	r3, #48	@ 0x30
 8003c9e:	d021      	beq.n	8003ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2b30      	cmp	r3, #48	@ 0x30
 8003ca4:	d829      	bhi.n	8003cfa <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2b20      	cmp	r3, #32
 8003caa:	d011      	beq.n	8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2b20      	cmp	r3, #32
 8003cb0:	d823      	bhi.n	8003cfa <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d003      	beq.n	8003cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2b10      	cmp	r3, #16
 8003cbc:	d004      	beq.n	8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
          break;
 8003cbe:	e01c      	b.n	8003cfa <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003cc0:	f7fe ffb0 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 8003cc4:	61f8      	str	r0, [r7, #28]
          break;
 8003cc6:	e01d      	b.n	8003d04 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8003cc8:	f7fe ff16 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8003ccc:	61f8      	str	r0, [r7, #28]
          break;
 8003cce:	e019      	b.n	8003d04 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cdc:	d10f      	bne.n	8003cfe <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
            frequency = HSI_VALUE;
 8003cde:	4b1c      	ldr	r3, [pc, #112]	@ (8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003ce0:	61fb      	str	r3, [r7, #28]
          break;
 8003ce2:	e00c      	b.n	8003cfe <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003ce4:	4b18      	ldr	r3, [pc, #96]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d107      	bne.n	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = LSE_VALUE;
 8003cf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cf6:	61fb      	str	r3, [r7, #28]
          break;
 8003cf8:	e003      	b.n	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          break;
 8003cfa:	bf00      	nop
 8003cfc:	e322      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003cfe:	bf00      	nop
 8003d00:	e320      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d02:	bf00      	nop
        break;
 8003d04:	e31e      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003d06:	4b10      	ldr	r3, [pc, #64]	@ (8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d0c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d16:	d027      	beq.n	8003d68 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d1c:	d82f      	bhi.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2b80      	cmp	r3, #128	@ 0x80
 8003d22:	d017      	beq.n	8003d54 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2b80      	cmp	r3, #128	@ 0x80
 8003d28:	d829      	bhi.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d003      	beq.n	8003d38 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2b40      	cmp	r3, #64	@ 0x40
 8003d34:	d004      	beq.n	8003d40 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 8003d36:	e022      	b.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d38:	f7fe ff74 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 8003d3c:	61f8      	str	r0, [r7, #28]
          break;
 8003d3e:	e023      	b.n	8003d88 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d40:	f7fe feda 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8003d44:	61f8      	str	r0, [r7, #28]
          break;
 8003d46:	e01f      	b.n	8003d88 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8003d48:	40021000 	.word	0x40021000
 8003d4c:	02dc6c00 	.word	0x02dc6c00
 8003d50:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d54:	4b9b      	ldr	r3, [pc, #620]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d60:	d10f      	bne.n	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HSI_VALUE;
 8003d62:	4b99      	ldr	r3, [pc, #612]	@ (8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003d64:	61fb      	str	r3, [r7, #28]
          break;
 8003d66:	e00c      	b.n	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003d68:	4b96      	ldr	r3, [pc, #600]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d107      	bne.n	8003d86 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = LSE_VALUE;
 8003d76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d7a:	61fb      	str	r3, [r7, #28]
          break;
 8003d7c:	e003      	b.n	8003d86 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 8003d7e:	bf00      	nop
 8003d80:	e2e0      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d82:	bf00      	nop
 8003d84:	e2de      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d86:	bf00      	nop
        break;
 8003d88:	e2dc      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003d8a:	4b8e      	ldr	r3, [pc, #568]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d9c:	d025      	beq.n	8003dea <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003da4:	d82c      	bhi.n	8003e00 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dac:	d013      	beq.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003db4:	d824      	bhi.n	8003e00 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d004      	beq.n	8003dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dc2:	d004      	beq.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
          break;
 8003dc4:	e01c      	b.n	8003e00 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003dc6:	f7fe ff2d 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 8003dca:	61f8      	str	r0, [r7, #28]
          break;
 8003dcc:	e01d      	b.n	8003e0a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003dce:	f7fe fe93 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8003dd2:	61f8      	str	r0, [r7, #28]
          break;
 8003dd4:	e019      	b.n	8003e0a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003dd6:	4b7b      	ldr	r3, [pc, #492]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003de2:	d10f      	bne.n	8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
            frequency = HSI_VALUE;
 8003de4:	4b78      	ldr	r3, [pc, #480]	@ (8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003de6:	61fb      	str	r3, [r7, #28]
          break;
 8003de8:	e00c      	b.n	8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003dea:	4b76      	ldr	r3, [pc, #472]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d107      	bne.n	8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = LSE_VALUE;
 8003df8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dfc:	61fb      	str	r3, [r7, #28]
          break;
 8003dfe:	e003      	b.n	8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 8003e00:	bf00      	nop
 8003e02:	e29f      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e04:	bf00      	nop
 8003e06:	e29d      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e08:	bf00      	nop
        break;
 8003e0a:	e29b      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003e0c:	4b6d      	ldr	r3, [pc, #436]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e12:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e1e:	d025      	beq.n	8003e6c <HAL_RCCEx_GetPeriphCLKFreq+0x954>
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e26:	d82c      	bhi.n	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e2e:	d013      	beq.n	8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e36:	d824      	bhi.n	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d004      	beq.n	8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e44:	d004      	beq.n	8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          break;
 8003e46:	e01c      	b.n	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e48:	f7fe feec 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 8003e4c:	61f8      	str	r0, [r7, #28]
          break;
 8003e4e:	e01d      	b.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e50:	f7fe fe52 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8003e54:	61f8      	str	r0, [r7, #28]
          break;
 8003e56:	e019      	b.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e58:	4b5a      	ldr	r3, [pc, #360]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e64:	d10f      	bne.n	8003e86 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
            frequency = HSI_VALUE;
 8003e66:	4b58      	ldr	r3, [pc, #352]	@ (8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003e68:	61fb      	str	r3, [r7, #28]
          break;
 8003e6a:	e00c      	b.n	8003e86 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e6c:	4b55      	ldr	r3, [pc, #340]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d107      	bne.n	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = LSE_VALUE;
 8003e7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e7e:	61fb      	str	r3, [r7, #28]
          break;
 8003e80:	e003      	b.n	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          break;
 8003e82:	bf00      	nop
 8003e84:	e25e      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e86:	bf00      	nop
 8003e88:	e25c      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e8a:	bf00      	nop
        break;
 8003e8c:	e25a      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003e8e:	4b4d      	ldr	r3, [pc, #308]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e94:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003e98:	60fb      	str	r3, [r7, #12]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ea0:	d007      	beq.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ea8:	d12f      	bne.n	8003f0a <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003eaa:	f7fe fe25 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8003eae:	61f8      	str	r0, [r7, #28]
          break;
 8003eb0:	e02e      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003eb2:	4b44      	ldr	r3, [pc, #272]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003eba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ebe:	d126      	bne.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
 8003ec0:	4b40      	ldr	r3, [pc, #256]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d020      	beq.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003ecc:	4b3d      	ldr	r3, [pc, #244]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	0a1b      	lsrs	r3, r3, #8
 8003ed2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ed6:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	68ba      	ldr	r2, [r7, #8]
 8003edc:	fb03 f202 	mul.w	r2, r3, r2
 8003ee0:	4b38      	ldr	r3, [pc, #224]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	091b      	lsrs	r3, r3, #4
 8003ee6:	f003 030f 	and.w	r3, r3, #15
 8003eea:	3301      	adds	r3, #1
 8003eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003ef2:	4b34      	ldr	r3, [pc, #208]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	0e5b      	lsrs	r3, r3, #25
 8003ef8:	f003 0303 	and.w	r3, r3, #3
 8003efc:	3301      	adds	r3, #1
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f06:	61fb      	str	r3, [r7, #28]
          break;
 8003f08:	e001      	b.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          break;
 8003f0a:	bf00      	nop
 8003f0c:	e21a      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003f0e:	bf00      	nop
        break;
 8003f10:	e218      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003f12:	4b2c      	ldr	r3, [pc, #176]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f14:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d103      	bne.n	8003f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003f24:	f7fe fe94 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8003f28:	61f8      	str	r0, [r7, #28]
        break;
 8003f2a:	e20b      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f2c:	f7fe fde4 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8003f30:	61f8      	str	r0, [r7, #28]
        break;
 8003f32:	e207      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8003f34:	4b23      	ldr	r3, [pc, #140]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f3a:	f003 0318 	and.w	r3, r3, #24
 8003f3e:	60fb      	str	r3, [r7, #12]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2b10      	cmp	r3, #16
 8003f44:	d010      	beq.n	8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2b10      	cmp	r3, #16
 8003f4a:	d834      	bhi.n	8003fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2b08      	cmp	r3, #8
 8003f56:	d024      	beq.n	8003fa2 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          break;
 8003f58:	e02d      	b.n	8003fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003f5a:	69b9      	ldr	r1, [r7, #24]
 8003f5c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003f60:	f000 fbe2 	bl	8004728 <RCCEx_GetSAIxPeriphCLKFreq>
 8003f64:	61f8      	str	r0, [r7, #28]
          break;
 8003f66:	e02b      	b.n	8003fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003f68:	4b16      	ldr	r3, [pc, #88]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0302 	and.w	r3, r3, #2
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d122      	bne.n	8003fba <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003f74:	4b13      	ldr	r3, [pc, #76]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0308 	and.w	r3, r3, #8
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d005      	beq.n	8003f8c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8003f80:	4b10      	ldr	r3, [pc, #64]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	091b      	lsrs	r3, r3, #4
 8003f86:	f003 030f 	and.w	r3, r3, #15
 8003f8a:	e005      	b.n	8003f98 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8003f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f92:	0a1b      	lsrs	r3, r3, #8
 8003f94:	f003 030f 	and.w	r3, r3, #15
 8003f98:	4a0c      	ldr	r2, [pc, #48]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8003f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f9e:	61fb      	str	r3, [r7, #28]
          break;
 8003fa0:	e00b      	b.n	8003fba <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003fa2:	4b08      	ldr	r3, [pc, #32]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003faa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fae:	d106      	bne.n	8003fbe <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = HSI_VALUE;
 8003fb0:	4b05      	ldr	r3, [pc, #20]	@ (8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003fb2:	61fb      	str	r3, [r7, #28]
          break;
 8003fb4:	e003      	b.n	8003fbe <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          break;
 8003fb6:	bf00      	nop
 8003fb8:	e1c4      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003fba:	bf00      	nop
 8003fbc:	e1c2      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003fbe:	bf00      	nop
        break;
 8003fc0:	e1c0      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
 8003fc2:	bf00      	nop
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	00f42400 	.word	0x00f42400
 8003fcc:	0800a8dc 	.word	0x0800a8dc
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003fd0:	4b96      	ldr	r3, [pc, #600]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fe2:	d013      	beq.n	800400c <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fea:	d819      	bhi.n	8004020 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d004      	beq.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ff8:	d004      	beq.n	8004004 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
          break;
 8003ffa:	e011      	b.n	8004020 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003ffc:	f7fe fe12 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 8004000:	61f8      	str	r0, [r7, #28]
          break;
 8004002:	e010      	b.n	8004026 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004004:	f7fe fd78 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8004008:	61f8      	str	r0, [r7, #28]
          break;
 800400a:	e00c      	b.n	8004026 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800400c:	4b87      	ldr	r3, [pc, #540]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004014:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004018:	d104      	bne.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = HSI_VALUE;
 800401a:	4b85      	ldr	r3, [pc, #532]	@ (8004230 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800401c:	61fb      	str	r3, [r7, #28]
          break;
 800401e:	e001      	b.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 8004020:	bf00      	nop
 8004022:	e18f      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004024:	bf00      	nop
        break;
 8004026:	e18d      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004028:	4b80      	ldr	r3, [pc, #512]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800402a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004032:	60fb      	str	r3, [r7, #12]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800403a:	d013      	beq.n	8004064 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004042:	d819      	bhi.n	8004078 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d004      	beq.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004050:	d004      	beq.n	800405c <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          break;
 8004052:	e011      	b.n	8004078 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004054:	f7fe fde6 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 8004058:	61f8      	str	r0, [r7, #28]
          break;
 800405a:	e010      	b.n	800407e <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          frequency = HAL_RCC_GetSysClockFreq();
 800405c:	f7fe fd4c 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8004060:	61f8      	str	r0, [r7, #28]
          break;
 8004062:	e00c      	b.n	800407e <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004064:	4b71      	ldr	r3, [pc, #452]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800406c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004070:	d104      	bne.n	800407c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
            frequency = HSI_VALUE;
 8004072:	4b6f      	ldr	r3, [pc, #444]	@ (8004230 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004074:	61fb      	str	r3, [r7, #28]
          break;
 8004076:	e001      	b.n	800407c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          break;
 8004078:	bf00      	nop
 800407a:	e163      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800407c:	bf00      	nop
        break;
 800407e:	e161      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004080:	4b6a      	ldr	r3, [pc, #424]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004086:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800408a:	60fb      	str	r3, [r7, #12]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004092:	d013      	beq.n	80040bc <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800409a:	d819      	bhi.n	80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d004      	beq.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040a8:	d004      	beq.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
          break;
 80040aa:	e011      	b.n	80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80040ac:	f7fe fdba 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 80040b0:	61f8      	str	r0, [r7, #28]
          break;
 80040b2:	e010      	b.n	80040d6 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          frequency = HAL_RCC_GetSysClockFreq();
 80040b4:	f7fe fd20 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 80040b8:	61f8      	str	r0, [r7, #28]
          break;
 80040ba:	e00c      	b.n	80040d6 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040bc:	4b5b      	ldr	r3, [pc, #364]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040c8:	d104      	bne.n	80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
            frequency = HSI_VALUE;
 80040ca:	4b59      	ldr	r3, [pc, #356]	@ (8004230 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80040cc:	61fb      	str	r3, [r7, #28]
          break;
 80040ce:	e001      	b.n	80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          break;
 80040d0:	bf00      	nop
 80040d2:	e137      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80040d4:	bf00      	nop
        break;
 80040d6:	e135      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80040d8:	4b54      	ldr	r3, [pc, #336]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80040da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040de:	f003 0303 	and.w	r3, r3, #3
 80040e2:	60fb      	str	r3, [r7, #12]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d011      	beq.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d818      	bhi.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d003      	beq.n	80040fe <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d004      	beq.n	8004106 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
          break;
 80040fc:	e011      	b.n	8004122 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80040fe:	f7fe fd91 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 8004102:	61f8      	str	r0, [r7, #28]
          break;
 8004104:	e010      	b.n	8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          frequency = HAL_RCC_GetSysClockFreq();
 8004106:	f7fe fcf7 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 800410a:	61f8      	str	r0, [r7, #28]
          break;
 800410c:	e00c      	b.n	8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800410e:	4b47      	ldr	r3, [pc, #284]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800411a:	d104      	bne.n	8004126 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
            frequency = HSI_VALUE;
 800411c:	4b44      	ldr	r3, [pc, #272]	@ (8004230 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800411e:	61fb      	str	r3, [r7, #28]
          break;
 8004120:	e001      	b.n	8004126 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          break;
 8004122:	bf00      	nop
 8004124:	e10e      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004126:	bf00      	nop
        break;
 8004128:	e10c      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800412a:	4b40      	ldr	r3, [pc, #256]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800412c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004130:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004134:	60fb      	str	r3, [r7, #12]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800413c:	d02c      	beq.n	8004198 <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004144:	d833      	bhi.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800414c:	d01a      	beq.n	8004184 <HAL_RCCEx_GetPeriphCLKFreq+0xc6c>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004154:	d82b      	bhi.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d004      	beq.n	8004166 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004162:	d004      	beq.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0xc56>
          break;
 8004164:	e023      	b.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004166:	f7fe fd5d 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 800416a:	61f8      	str	r0, [r7, #28]
          break;
 800416c:	e026      	b.n	80041bc <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800416e:	4b2f      	ldr	r3, [pc, #188]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004170:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b02      	cmp	r3, #2
 800417a:	d11a      	bne.n	80041b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
              frequency = LSI_VALUE;
 800417c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004180:	61fb      	str	r3, [r7, #28]
          break;
 8004182:	e016      	b.n	80041b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004184:	4b29      	ldr	r3, [pc, #164]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800418c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004190:	d111      	bne.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
            frequency = HSI_VALUE;
 8004192:	4b27      	ldr	r3, [pc, #156]	@ (8004230 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004194:	61fb      	str	r3, [r7, #28]
          break;
 8004196:	e00e      	b.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004198:	4b24      	ldr	r3, [pc, #144]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800419a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d109      	bne.n	80041ba <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = LSE_VALUE;
 80041a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041aa:	61fb      	str	r3, [r7, #28]
          break;
 80041ac:	e005      	b.n	80041ba <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          break;
 80041ae:	bf00      	nop
 80041b0:	e0c8      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80041b2:	bf00      	nop
 80041b4:	e0c6      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80041b6:	bf00      	nop
 80041b8:	e0c4      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80041ba:	bf00      	nop
        break;
 80041bc:	e0c2      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80041be:	4b1b      	ldr	r3, [pc, #108]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80041c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80041c8:	60fb      	str	r3, [r7, #12]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041d0:	d030      	beq.n	8004234 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041d8:	d837      	bhi.n	800424a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041e0:	d01a      	beq.n	8004218 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041e8:	d82f      	bhi.n	800424a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d004      	beq.n	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041f6:	d004      	beq.n	8004202 <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          break;
 80041f8:	e027      	b.n	800424a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041fa:	f7fe fd13 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 80041fe:	61f8      	str	r0, [r7, #28]
          break;
 8004200:	e02a      	b.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004202:	4b0a      	ldr	r3, [pc, #40]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004204:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b02      	cmp	r3, #2
 800420e:	d11e      	bne.n	800424e <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
              frequency = LSI_VALUE;
 8004210:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004214:	61fb      	str	r3, [r7, #28]
          break;
 8004216:	e01a      	b.n	800424e <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004218:	4b04      	ldr	r3, [pc, #16]	@ (800422c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004220:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004224:	d115      	bne.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
            frequency = HSI_VALUE;
 8004226:	4b02      	ldr	r3, [pc, #8]	@ (8004230 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004228:	61fb      	str	r3, [r7, #28]
          break;
 800422a:	e012      	b.n	8004252 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 800422c:	40021000 	.word	0x40021000
 8004230:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004234:	4b46      	ldr	r3, [pc, #280]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b02      	cmp	r3, #2
 8004240:	d109      	bne.n	8004256 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = LSE_VALUE;
 8004242:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004246:	61fb      	str	r3, [r7, #28]
          break;
 8004248:	e005      	b.n	8004256 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
          break;
 800424a:	bf00      	nop
 800424c:	e07a      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800424e:	bf00      	nop
 8004250:	e078      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004252:	bf00      	nop
 8004254:	e076      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004256:	bf00      	nop
        break;
 8004258:	e074      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800425a:	4b3d      	ldr	r3, [pc, #244]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800425c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004260:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800426c:	d02c      	beq.n	80042c8 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004274:	d855      	bhi.n	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d004      	beq.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0xd6e>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004282:	d004      	beq.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
          break;
 8004284:	e04d      	b.n	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004286:	f7fe fc37 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 800428a:	61f8      	str	r0, [r7, #28]
          break;
 800428c:	e04e      	b.n	800432c <HAL_RCCEx_GetPeriphCLKFreq+0xe14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800428e:	4b30      	ldr	r3, [pc, #192]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b02      	cmp	r3, #2
 8004298:	d145      	bne.n	8004326 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800429a:	4b2d      	ldr	r3, [pc, #180]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0308 	and.w	r3, r3, #8
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d005      	beq.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd9a>
 80042a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	091b      	lsrs	r3, r3, #4
 80042ac:	f003 030f 	and.w	r3, r3, #15
 80042b0:	e005      	b.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
 80042b2:	4b27      	ldr	r3, [pc, #156]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80042b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042b8:	0a1b      	lsrs	r3, r3, #8
 80042ba:	f003 030f 	and.w	r3, r3, #15
 80042be:	4a25      	ldr	r2, [pc, #148]	@ (8004354 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80042c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042c4:	61fb      	str	r3, [r7, #28]
          break;
 80042c6:	e02e      	b.n	8004326 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80042c8:	4b21      	ldr	r3, [pc, #132]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042d4:	d129      	bne.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80042d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042e2:	d122      	bne.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80042e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	0a1b      	lsrs	r3, r3, #8
 80042ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042ee:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	fb03 f202 	mul.w	r2, r3, r2
 80042f8:	4b15      	ldr	r3, [pc, #84]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	091b      	lsrs	r3, r3, #4
 80042fe:	f003 030f 	and.w	r3, r3, #15
 8004302:	3301      	adds	r3, #1
 8004304:	fbb2 f3f3 	udiv	r3, r2, r3
 8004308:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800430a:	4b11      	ldr	r3, [pc, #68]	@ (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	0d5b      	lsrs	r3, r3, #21
 8004310:	f003 0303 	and.w	r3, r3, #3
 8004314:	3301      	adds	r3, #1
 8004316:	005b      	lsls	r3, r3, #1
 8004318:	69ba      	ldr	r2, [r7, #24]
 800431a:	fbb2 f3f3 	udiv	r3, r2, r3
 800431e:	61fb      	str	r3, [r7, #28]
          break;
 8004320:	e003      	b.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          break;
 8004322:	bf00      	nop
 8004324:	e00e      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004326:	bf00      	nop
 8004328:	e00c      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800432a:	bf00      	nop
        break;
 800432c:	e00a      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800432e:	bf00      	nop
 8004330:	e008      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004332:	bf00      	nop
 8004334:	e006      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004336:	bf00      	nop
 8004338:	e004      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800433a:	bf00      	nop
 800433c:	e002      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800433e:	bf00      	nop
 8004340:	e000      	b.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004342:	bf00      	nop
    }
  }

  return(frequency);
 8004344:	69fb      	ldr	r3, [r7, #28]
}
 8004346:	4618      	mov	r0, r3
 8004348:	3720      	adds	r7, #32
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	40021000 	.word	0x40021000
 8004354:	0800a8dc 	.word	0x0800a8dc

08004358 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004362:	2300      	movs	r3, #0
 8004364:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004366:	4b72      	ldr	r3, [pc, #456]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	f003 0303 	and.w	r3, r3, #3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00e      	beq.n	8004390 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004372:	4b6f      	ldr	r3, [pc, #444]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	f003 0203 	and.w	r2, r3, #3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	429a      	cmp	r2, r3
 8004380:	d103      	bne.n	800438a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
       ||
 8004386:	2b00      	cmp	r3, #0
 8004388:	d142      	bne.n	8004410 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	73fb      	strb	r3, [r7, #15]
 800438e:	e03f      	b.n	8004410 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2b03      	cmp	r3, #3
 8004396:	d018      	beq.n	80043ca <RCCEx_PLLSAI1_Config+0x72>
 8004398:	2b03      	cmp	r3, #3
 800439a:	d825      	bhi.n	80043e8 <RCCEx_PLLSAI1_Config+0x90>
 800439c:	2b01      	cmp	r3, #1
 800439e:	d002      	beq.n	80043a6 <RCCEx_PLLSAI1_Config+0x4e>
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d009      	beq.n	80043b8 <RCCEx_PLLSAI1_Config+0x60>
 80043a4:	e020      	b.n	80043e8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80043a6:	4b62      	ldr	r3, [pc, #392]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d11d      	bne.n	80043ee <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043b6:	e01a      	b.n	80043ee <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043b8:	4b5d      	ldr	r3, [pc, #372]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d116      	bne.n	80043f2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043c8:	e013      	b.n	80043f2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043ca:	4b59      	ldr	r3, [pc, #356]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10f      	bne.n	80043f6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043d6:	4b56      	ldr	r3, [pc, #344]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d109      	bne.n	80043f6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043e6:	e006      	b.n	80043f6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	73fb      	strb	r3, [r7, #15]
      break;
 80043ec:	e004      	b.n	80043f8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043ee:	bf00      	nop
 80043f0:	e002      	b.n	80043f8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043f2:	bf00      	nop
 80043f4:	e000      	b.n	80043f8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d108      	bne.n	8004410 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80043fe:	4b4c      	ldr	r3, [pc, #304]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	f023 0203 	bic.w	r2, r3, #3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4949      	ldr	r1, [pc, #292]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 800440c:	4313      	orrs	r3, r2
 800440e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004410:	7bfb      	ldrb	r3, [r7, #15]
 8004412:	2b00      	cmp	r3, #0
 8004414:	f040 8086 	bne.w	8004524 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004418:	4b45      	ldr	r3, [pc, #276]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a44      	ldr	r2, [pc, #272]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 800441e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004422:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004424:	f7fd f972 	bl	800170c <HAL_GetTick>
 8004428:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800442a:	e009      	b.n	8004440 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800442c:	f7fd f96e 	bl	800170c <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d902      	bls.n	8004440 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	73fb      	strb	r3, [r7, #15]
        break;
 800443e:	e005      	b.n	800444c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004440:	4b3b      	ldr	r3, [pc, #236]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1ef      	bne.n	800442c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d168      	bne.n	8004524 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d113      	bne.n	8004480 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004458:	4b35      	ldr	r3, [pc, #212]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 800445a:	691a      	ldr	r2, [r3, #16]
 800445c:	4b35      	ldr	r3, [pc, #212]	@ (8004534 <RCCEx_PLLSAI1_Config+0x1dc>)
 800445e:	4013      	ands	r3, r2
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	6892      	ldr	r2, [r2, #8]
 8004464:	0211      	lsls	r1, r2, #8
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	68d2      	ldr	r2, [r2, #12]
 800446a:	06d2      	lsls	r2, r2, #27
 800446c:	4311      	orrs	r1, r2
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	6852      	ldr	r2, [r2, #4]
 8004472:	3a01      	subs	r2, #1
 8004474:	0112      	lsls	r2, r2, #4
 8004476:	430a      	orrs	r2, r1
 8004478:	492d      	ldr	r1, [pc, #180]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 800447a:	4313      	orrs	r3, r2
 800447c:	610b      	str	r3, [r1, #16]
 800447e:	e02d      	b.n	80044dc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d115      	bne.n	80044b2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004486:	4b2a      	ldr	r3, [pc, #168]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004488:	691a      	ldr	r2, [r3, #16]
 800448a:	4b2b      	ldr	r3, [pc, #172]	@ (8004538 <RCCEx_PLLSAI1_Config+0x1e0>)
 800448c:	4013      	ands	r3, r2
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	6892      	ldr	r2, [r2, #8]
 8004492:	0211      	lsls	r1, r2, #8
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6912      	ldr	r2, [r2, #16]
 8004498:	0852      	lsrs	r2, r2, #1
 800449a:	3a01      	subs	r2, #1
 800449c:	0552      	lsls	r2, r2, #21
 800449e:	4311      	orrs	r1, r2
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	6852      	ldr	r2, [r2, #4]
 80044a4:	3a01      	subs	r2, #1
 80044a6:	0112      	lsls	r2, r2, #4
 80044a8:	430a      	orrs	r2, r1
 80044aa:	4921      	ldr	r1, [pc, #132]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	610b      	str	r3, [r1, #16]
 80044b0:	e014      	b.n	80044dc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044b4:	691a      	ldr	r2, [r3, #16]
 80044b6:	4b21      	ldr	r3, [pc, #132]	@ (800453c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044b8:	4013      	ands	r3, r2
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	6892      	ldr	r2, [r2, #8]
 80044be:	0211      	lsls	r1, r2, #8
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	6952      	ldr	r2, [r2, #20]
 80044c4:	0852      	lsrs	r2, r2, #1
 80044c6:	3a01      	subs	r2, #1
 80044c8:	0652      	lsls	r2, r2, #25
 80044ca:	4311      	orrs	r1, r2
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6852      	ldr	r2, [r2, #4]
 80044d0:	3a01      	subs	r2, #1
 80044d2:	0112      	lsls	r2, r2, #4
 80044d4:	430a      	orrs	r2, r1
 80044d6:	4916      	ldr	r1, [pc, #88]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044dc:	4b14      	ldr	r3, [pc, #80]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a13      	ldr	r2, [pc, #76]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044e8:	f7fd f910 	bl	800170c <HAL_GetTick>
 80044ec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044ee:	e009      	b.n	8004504 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044f0:	f7fd f90c 	bl	800170c <HAL_GetTick>
 80044f4:	4602      	mov	r2, r0
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d902      	bls.n	8004504 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	73fb      	strb	r3, [r7, #15]
          break;
 8004502:	e005      	b.n	8004510 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004504:	4b0a      	ldr	r3, [pc, #40]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0ef      	beq.n	80044f0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004510:	7bfb      	ldrb	r3, [r7, #15]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d106      	bne.n	8004524 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004516:	4b06      	ldr	r3, [pc, #24]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	4904      	ldr	r1, [pc, #16]	@ (8004530 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004520:	4313      	orrs	r3, r2
 8004522:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004524:	7bfb      	ldrb	r3, [r7, #15]
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	40021000 	.word	0x40021000
 8004534:	07ff800f 	.word	0x07ff800f
 8004538:	ff9f800f 	.word	0xff9f800f
 800453c:	f9ff800f 	.word	0xf9ff800f

08004540 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800454a:	2300      	movs	r3, #0
 800454c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800454e:	4b72      	ldr	r3, [pc, #456]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	f003 0303 	and.w	r3, r3, #3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00e      	beq.n	8004578 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800455a:	4b6f      	ldr	r3, [pc, #444]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	f003 0203 	and.w	r2, r3, #3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	429a      	cmp	r2, r3
 8004568:	d103      	bne.n	8004572 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
       ||
 800456e:	2b00      	cmp	r3, #0
 8004570:	d142      	bne.n	80045f8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	73fb      	strb	r3, [r7, #15]
 8004576:	e03f      	b.n	80045f8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2b03      	cmp	r3, #3
 800457e:	d018      	beq.n	80045b2 <RCCEx_PLLSAI2_Config+0x72>
 8004580:	2b03      	cmp	r3, #3
 8004582:	d825      	bhi.n	80045d0 <RCCEx_PLLSAI2_Config+0x90>
 8004584:	2b01      	cmp	r3, #1
 8004586:	d002      	beq.n	800458e <RCCEx_PLLSAI2_Config+0x4e>
 8004588:	2b02      	cmp	r3, #2
 800458a:	d009      	beq.n	80045a0 <RCCEx_PLLSAI2_Config+0x60>
 800458c:	e020      	b.n	80045d0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800458e:	4b62      	ldr	r3, [pc, #392]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0302 	and.w	r3, r3, #2
 8004596:	2b00      	cmp	r3, #0
 8004598:	d11d      	bne.n	80045d6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800459e:	e01a      	b.n	80045d6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80045a0:	4b5d      	ldr	r3, [pc, #372]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d116      	bne.n	80045da <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045b0:	e013      	b.n	80045da <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045b2:	4b59      	ldr	r3, [pc, #356]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10f      	bne.n	80045de <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045be:	4b56      	ldr	r3, [pc, #344]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d109      	bne.n	80045de <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045ce:	e006      	b.n	80045de <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	73fb      	strb	r3, [r7, #15]
      break;
 80045d4:	e004      	b.n	80045e0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045d6:	bf00      	nop
 80045d8:	e002      	b.n	80045e0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045da:	bf00      	nop
 80045dc:	e000      	b.n	80045e0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045de:	bf00      	nop
    }

    if(status == HAL_OK)
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d108      	bne.n	80045f8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80045e6:	4b4c      	ldr	r3, [pc, #304]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	f023 0203 	bic.w	r2, r3, #3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4949      	ldr	r1, [pc, #292]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80045f8:	7bfb      	ldrb	r3, [r7, #15]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	f040 8086 	bne.w	800470c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004600:	4b45      	ldr	r3, [pc, #276]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a44      	ldr	r2, [pc, #272]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004606:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800460a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800460c:	f7fd f87e 	bl	800170c <HAL_GetTick>
 8004610:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004612:	e009      	b.n	8004628 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004614:	f7fd f87a 	bl	800170c <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b02      	cmp	r3, #2
 8004620:	d902      	bls.n	8004628 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	73fb      	strb	r3, [r7, #15]
        break;
 8004626:	e005      	b.n	8004634 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004628:	4b3b      	ldr	r3, [pc, #236]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1ef      	bne.n	8004614 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004634:	7bfb      	ldrb	r3, [r7, #15]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d168      	bne.n	800470c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d113      	bne.n	8004668 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004640:	4b35      	ldr	r3, [pc, #212]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004642:	695a      	ldr	r2, [r3, #20]
 8004644:	4b35      	ldr	r3, [pc, #212]	@ (800471c <RCCEx_PLLSAI2_Config+0x1dc>)
 8004646:	4013      	ands	r3, r2
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	6892      	ldr	r2, [r2, #8]
 800464c:	0211      	lsls	r1, r2, #8
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	68d2      	ldr	r2, [r2, #12]
 8004652:	06d2      	lsls	r2, r2, #27
 8004654:	4311      	orrs	r1, r2
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6852      	ldr	r2, [r2, #4]
 800465a:	3a01      	subs	r2, #1
 800465c:	0112      	lsls	r2, r2, #4
 800465e:	430a      	orrs	r2, r1
 8004660:	492d      	ldr	r1, [pc, #180]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004662:	4313      	orrs	r3, r2
 8004664:	614b      	str	r3, [r1, #20]
 8004666:	e02d      	b.n	80046c4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d115      	bne.n	800469a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800466e:	4b2a      	ldr	r3, [pc, #168]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004670:	695a      	ldr	r2, [r3, #20]
 8004672:	4b2b      	ldr	r3, [pc, #172]	@ (8004720 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004674:	4013      	ands	r3, r2
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6892      	ldr	r2, [r2, #8]
 800467a:	0211      	lsls	r1, r2, #8
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6912      	ldr	r2, [r2, #16]
 8004680:	0852      	lsrs	r2, r2, #1
 8004682:	3a01      	subs	r2, #1
 8004684:	0552      	lsls	r2, r2, #21
 8004686:	4311      	orrs	r1, r2
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	6852      	ldr	r2, [r2, #4]
 800468c:	3a01      	subs	r2, #1
 800468e:	0112      	lsls	r2, r2, #4
 8004690:	430a      	orrs	r2, r1
 8004692:	4921      	ldr	r1, [pc, #132]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004694:	4313      	orrs	r3, r2
 8004696:	614b      	str	r3, [r1, #20]
 8004698:	e014      	b.n	80046c4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800469a:	4b1f      	ldr	r3, [pc, #124]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 800469c:	695a      	ldr	r2, [r3, #20]
 800469e:	4b21      	ldr	r3, [pc, #132]	@ (8004724 <RCCEx_PLLSAI2_Config+0x1e4>)
 80046a0:	4013      	ands	r3, r2
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	6892      	ldr	r2, [r2, #8]
 80046a6:	0211      	lsls	r1, r2, #8
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	6952      	ldr	r2, [r2, #20]
 80046ac:	0852      	lsrs	r2, r2, #1
 80046ae:	3a01      	subs	r2, #1
 80046b0:	0652      	lsls	r2, r2, #25
 80046b2:	4311      	orrs	r1, r2
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	6852      	ldr	r2, [r2, #4]
 80046b8:	3a01      	subs	r2, #1
 80046ba:	0112      	lsls	r2, r2, #4
 80046bc:	430a      	orrs	r2, r1
 80046be:	4916      	ldr	r1, [pc, #88]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80046c4:	4b14      	ldr	r3, [pc, #80]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a13      	ldr	r2, [pc, #76]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046d0:	f7fd f81c 	bl	800170c <HAL_GetTick>
 80046d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046d6:	e009      	b.n	80046ec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046d8:	f7fd f818 	bl	800170c <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d902      	bls.n	80046ec <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	73fb      	strb	r3, [r7, #15]
          break;
 80046ea:	e005      	b.n	80046f8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d0ef      	beq.n	80046d8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80046f8:	7bfb      	ldrb	r3, [r7, #15]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d106      	bne.n	800470c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046fe:	4b06      	ldr	r3, [pc, #24]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004700:	695a      	ldr	r2, [r3, #20]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	4904      	ldr	r1, [pc, #16]	@ (8004718 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004708:	4313      	orrs	r3, r2
 800470a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800470c:	7bfb      	ldrb	r3, [r7, #15]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3710      	adds	r7, #16
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	40021000 	.word	0x40021000
 800471c:	07ff800f 	.word	0x07ff800f
 8004720:	ff9f800f 	.word	0xff9f800f
 8004724:	f9ff800f 	.word	0xf9ff800f

08004728 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004728:	b480      	push	{r7}
 800472a:	b089      	sub	sp, #36	@ 0x24
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004732:	2300      	movs	r3, #0
 8004734:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004736:	2300      	movs	r3, #0
 8004738:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800473a:	2300      	movs	r3, #0
 800473c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004744:	d10b      	bne.n	800475e <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004746:	4b7e      	ldr	r3, [pc, #504]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004748:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800474c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004750:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	2b60      	cmp	r3, #96	@ 0x60
 8004756:	d112      	bne.n	800477e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004758:	4b7a      	ldr	r3, [pc, #488]	@ (8004944 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800475a:	61fb      	str	r3, [r7, #28]
 800475c:	e00f      	b.n	800477e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004764:	d10b      	bne.n	800477e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004766:	4b76      	ldr	r3, [pc, #472]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004768:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800476c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004770:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004778:	d101      	bne.n	800477e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800477a:	4b72      	ldr	r3, [pc, #456]	@ (8004944 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800477c:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	2b00      	cmp	r3, #0
 8004782:	f040 80d6 	bne.w	8004932 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	2b40      	cmp	r3, #64	@ 0x40
 800478e:	d003      	beq.n	8004798 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004796:	d13b      	bne.n	8004810 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004798:	4b69      	ldr	r3, [pc, #420]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047a4:	f040 80c4 	bne.w	8004930 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 80047a8:	4b65      	ldr	r3, [pc, #404]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 80bd 	beq.w	8004930 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80047b6:	4b62      	ldr	r3, [pc, #392]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	091b      	lsrs	r3, r3, #4
 80047bc:	f003 030f 	and.w	r3, r3, #15
 80047c0:	3301      	adds	r3, #1
 80047c2:	693a      	ldr	r2, [r7, #16]
 80047c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c8:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80047ca:	4b5d      	ldr	r3, [pc, #372]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	0a1b      	lsrs	r3, r3, #8
 80047d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047d4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80047d6:	4b5a      	ldr	r3, [pc, #360]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	0edb      	lsrs	r3, r3, #27
 80047dc:	f003 031f 	and.w	r3, r3, #31
 80047e0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10a      	bne.n	80047fe <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80047e8:	4b55      	ldr	r3, [pc, #340]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d002      	beq.n	80047fa <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 80047f4:	2311      	movs	r3, #17
 80047f6:	617b      	str	r3, [r7, #20]
 80047f8:	e001      	b.n	80047fe <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 80047fa:	2307      	movs	r3, #7
 80047fc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	fb03 f202 	mul.w	r2, r3, r2
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	fbb2 f3f3 	udiv	r3, r2, r3
 800480c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800480e:	e08f      	b.n	8004930 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d13a      	bne.n	800488c <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004816:	4b4a      	ldr	r3, [pc, #296]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800481e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004822:	f040 8086 	bne.w	8004932 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8004826:	4b46      	ldr	r3, [pc, #280]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d07f      	beq.n	8004932 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8004832:	4b43      	ldr	r3, [pc, #268]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	091b      	lsrs	r3, r3, #4
 8004838:	f003 030f 	and.w	r3, r3, #15
 800483c:	3301      	adds	r3, #1
 800483e:	693a      	ldr	r2, [r7, #16]
 8004840:	fbb2 f3f3 	udiv	r3, r2, r3
 8004844:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004846:	4b3e      	ldr	r3, [pc, #248]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	0a1b      	lsrs	r3, r3, #8
 800484c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004850:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8004852:	4b3b      	ldr	r3, [pc, #236]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	0edb      	lsrs	r3, r3, #27
 8004858:	f003 031f 	and.w	r3, r3, #31
 800485c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d10a      	bne.n	800487a <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004864:	4b36      	ldr	r3, [pc, #216]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004866:	691b      	ldr	r3, [r3, #16]
 8004868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8004870:	2311      	movs	r3, #17
 8004872:	617b      	str	r3, [r7, #20]
 8004874:	e001      	b.n	800487a <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8004876:	2307      	movs	r3, #7
 8004878:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	fb03 f202 	mul.w	r2, r3, r2
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	fbb2 f3f3 	udiv	r3, r2, r3
 8004888:	61fb      	str	r3, [r7, #28]
 800488a:	e052      	b.n	8004932 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	2b80      	cmp	r3, #128	@ 0x80
 8004890:	d003      	beq.n	800489a <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004898:	d109      	bne.n	80048ae <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800489a:	4b29      	ldr	r3, [pc, #164]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048a6:	d144      	bne.n	8004932 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 80048a8:	4b27      	ldr	r3, [pc, #156]	@ (8004948 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 80048aa:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80048ac:	e041      	b.n	8004932 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	2b20      	cmp	r3, #32
 80048b2:	d003      	beq.n	80048bc <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048ba:	d13a      	bne.n	8004932 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80048bc:	4b20      	ldr	r3, [pc, #128]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048c8:	d133      	bne.n	8004932 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 80048ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d02d      	beq.n	8004932 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 80048d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	091b      	lsrs	r3, r3, #4
 80048dc:	f003 030f 	and.w	r3, r3, #15
 80048e0:	3301      	adds	r3, #1
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e8:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80048ea:	4b15      	ldr	r3, [pc, #84]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	0a1b      	lsrs	r3, r3, #8
 80048f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048f4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 80048f6:	4b12      	ldr	r3, [pc, #72]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	0edb      	lsrs	r3, r3, #27
 80048fc:	f003 031f 	and.w	r3, r3, #31
 8004900:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d10a      	bne.n	800491e <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004908:	4b0d      	ldr	r3, [pc, #52]	@ (8004940 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d002      	beq.n	800491a <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8004914:	2311      	movs	r3, #17
 8004916:	617b      	str	r3, [r7, #20]
 8004918:	e001      	b.n	800491e <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 800491a:	2307      	movs	r3, #7
 800491c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	68fa      	ldr	r2, [r7, #12]
 8004922:	fb03 f202 	mul.w	r2, r3, r2
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	fbb2 f3f3 	udiv	r3, r2, r3
 800492c:	61fb      	str	r3, [r7, #28]
 800492e:	e000      	b.n	8004932 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004930:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004932:	69fb      	ldr	r3, [r7, #28]
}
 8004934:	4618      	mov	r0, r3
 8004936:	3724      	adds	r7, #36	@ 0x24
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr
 8004940:	40021000 	.word	0x40021000
 8004944:	001fff68 	.word	0x001fff68
 8004948:	00f42400 	.word	0x00f42400

0800494c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b08a      	sub	sp, #40	@ 0x28
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d101      	bne.n	800495e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e1c7      	b.n	8004cee <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004964:	2b01      	cmp	r3, #1
 8004966:	d10e      	bne.n	8004986 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a81      	ldr	r2, [pc, #516]	@ (8004b74 <HAL_SAI_Init+0x228>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d107      	bne.n	8004982 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8004976:	2b01      	cmp	r3, #1
 8004978:	d103      	bne.n	8004982 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e1b3      	b.n	8004cee <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d106      	bne.n	80049a0 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f7fc fcc4 	bl	8001328 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 f9b1 	bl	8004d08 <SAI_Disable>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d001      	beq.n	80049b0 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e19e      	b.n	8004cee <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2202      	movs	r2, #2
 80049b4:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d00c      	beq.n	80049da <HAL_SAI_Init+0x8e>
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d80d      	bhi.n	80049e0 <HAL_SAI_Init+0x94>
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d002      	beq.n	80049ce <HAL_SAI_Init+0x82>
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d003      	beq.n	80049d4 <HAL_SAI_Init+0x88>
 80049cc:	e008      	b.n	80049e0 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80049ce:	2300      	movs	r3, #0
 80049d0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80049d2:	e008      	b.n	80049e6 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80049d4:	2310      	movs	r3, #16
 80049d6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80049d8:	e005      	b.n	80049e6 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80049da:	2320      	movs	r3, #32
 80049dc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80049de:	e002      	b.n	80049e6 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 80049e0:	2300      	movs	r3, #0
 80049e2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80049e4:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	2b03      	cmp	r3, #3
 80049ec:	d81d      	bhi.n	8004a2a <HAL_SAI_Init+0xde>
 80049ee:	a201      	add	r2, pc, #4	@ (adr r2, 80049f4 <HAL_SAI_Init+0xa8>)
 80049f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f4:	08004a05 	.word	0x08004a05
 80049f8:	08004a0b 	.word	0x08004a0b
 80049fc:	08004a13 	.word	0x08004a13
 8004a00:	08004a1b 	.word	0x08004a1b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004a04:	2300      	movs	r3, #0
 8004a06:	61fb      	str	r3, [r7, #28]
      break;
 8004a08:	e012      	b.n	8004a30 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004a0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a0e:	61fb      	str	r3, [r7, #28]
      break;
 8004a10:	e00e      	b.n	8004a30 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004a12:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004a16:	61fb      	str	r3, [r7, #28]
      break;
 8004a18:	e00a      	b.n	8004a30 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004a1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004a1e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8004a28:	e002      	b.n	8004a30 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	61fb      	str	r3, [r7, #28]
      break;
 8004a2e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a4f      	ldr	r2, [pc, #316]	@ (8004b74 <HAL_SAI_Init+0x228>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d004      	beq.n	8004a44 <HAL_SAI_Init+0xf8>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a4e      	ldr	r2, [pc, #312]	@ (8004b78 <HAL_SAI_Init+0x22c>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d103      	bne.n	8004a4c <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8004a44:	4a4d      	ldr	r2, [pc, #308]	@ (8004b7c <HAL_SAI_Init+0x230>)
 8004a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a48:	6013      	str	r3, [r2, #0]
 8004a4a:	e002      	b.n	8004a52 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004a4c:	4a4c      	ldr	r2, [pc, #304]	@ (8004b80 <HAL_SAI_Init+0x234>)
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a50:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	69db      	ldr	r3, [r3, #28]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d073      	beq.n	8004b42 <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a45      	ldr	r2, [pc, #276]	@ (8004b74 <HAL_SAI_Init+0x228>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d004      	beq.n	8004a6e <HAL_SAI_Init+0x122>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a43      	ldr	r2, [pc, #268]	@ (8004b78 <HAL_SAI_Init+0x22c>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d105      	bne.n	8004a7a <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004a6e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004a72:	f7fe fd51 	bl	8003518 <HAL_RCCEx_GetPeriphCLKFreq>
 8004a76:	61b8      	str	r0, [r7, #24]
 8004a78:	e004      	b.n	8004a84 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004a7a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004a7e:	f7fe fd4b 	bl	8003518 <HAL_RCCEx_GetPeriphCLKFreq>
 8004a82:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004a8c:	d120      	bne.n	8004ad0 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	d102      	bne.n	8004a9c <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8004a96:	2340      	movs	r3, #64	@ 0x40
 8004a98:	613b      	str	r3, [r7, #16]
 8004a9a:	e00a      	b.n	8004ab2 <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa0:	2b08      	cmp	r3, #8
 8004aa2:	d103      	bne.n	8004aac <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8004aa4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004aa8:	613b      	str	r3, [r7, #16]
 8004aaa:	e002      	b.n	8004ab2 <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ab0:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8004ab2:	69ba      	ldr	r2, [r7, #24]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	4413      	add	r3, r2
 8004aba:	005b      	lsls	r3, r3, #1
 8004abc:	4619      	mov	r1, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	fb02 f303 	mul.w	r3, r2, r3
 8004ac8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004acc:	617b      	str	r3, [r7, #20]
 8004ace:	e017      	b.n	8004b00 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ad8:	d101      	bne.n	8004ade <HAL_SAI_Init+0x192>
 8004ada:	2302      	movs	r3, #2
 8004adc:	e000      	b.n	8004ae0 <HAL_SAI_Init+0x194>
 8004ade:	2301      	movs	r3, #1
 8004ae0:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004ae2:	69ba      	ldr	r2, [r7, #24]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	4413      	add	r3, r2
 8004aea:	005b      	lsls	r3, r3, #1
 8004aec:	4619      	mov	r1, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	69db      	ldr	r3, [r3, #28]
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	fb02 f303 	mul.w	r3, r2, r3
 8004af8:	021b      	lsls	r3, r3, #8
 8004afa:	fbb1 f3f3 	udiv	r3, r1, r3
 8004afe:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	4a20      	ldr	r2, [pc, #128]	@ (8004b84 <HAL_SAI_Init+0x238>)
 8004b04:	fba2 2303 	umull	r2, r3, r2, r3
 8004b08:	08da      	lsrs	r2, r3, #3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004b0e:	6979      	ldr	r1, [r7, #20]
 8004b10:	4b1c      	ldr	r3, [pc, #112]	@ (8004b84 <HAL_SAI_Init+0x238>)
 8004b12:	fba3 2301 	umull	r2, r3, r3, r1
 8004b16:	08da      	lsrs	r2, r3, #3
 8004b18:	4613      	mov	r3, r2
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	4413      	add	r3, r2
 8004b1e:	005b      	lsls	r3, r3, #1
 8004b20:	1aca      	subs	r2, r1, r3
 8004b22:	2a08      	cmp	r2, #8
 8004b24:	d904      	bls.n	8004b30 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	1c5a      	adds	r2, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b34:	2b04      	cmp	r3, #4
 8004b36:	d104      	bne.n	8004b42 <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
 8004b3c:	085a      	lsrs	r2, r3, #1
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d003      	beq.n	8004b52 <HAL_SAI_Init+0x206>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d109      	bne.n	8004b66 <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d101      	bne.n	8004b5e <HAL_SAI_Init+0x212>
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	e001      	b.n	8004b62 <HAL_SAI_Init+0x216>
 8004b5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b62:	623b      	str	r3, [r7, #32]
 8004b64:	e012      	b.n	8004b8c <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d10c      	bne.n	8004b88 <HAL_SAI_Init+0x23c>
 8004b6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b72:	e00a      	b.n	8004b8a <HAL_SAI_Init+0x23e>
 8004b74:	40015404 	.word	0x40015404
 8004b78:	40015424 	.word	0x40015424
 8004b7c:	40015400 	.word	0x40015400
 8004b80:	40015800 	.word	0x40015800
 8004b84:	cccccccd 	.word	0xcccccccd
 8004b88:	2300      	movs	r3, #0
 8004b8a:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6819      	ldr	r1, [r3, #0]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	4b58      	ldr	r3, [pc, #352]	@ (8004cf8 <HAL_SAI_Init+0x3ac>)
 8004b98:	400b      	ands	r3, r1
 8004b9a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6819      	ldr	r1, [r3, #0]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004baa:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004bb0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	6a3b      	ldr	r3, [r7, #32]
 8004bba:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 8004bc4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004bd0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a1b      	ldr	r3, [r3, #32]
 8004bd6:	051b      	lsls	r3, r3, #20
 8004bd8:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004bde:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	430a      	orrs	r2, r1
 8004be6:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	6812      	ldr	r2, [r2, #0]
 8004bf2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004bf6:	f023 030f 	bic.w	r3, r3, #15
 8004bfa:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6859      	ldr	r1, [r3, #4]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	699a      	ldr	r2, [r3, #24]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c10:	431a      	orrs	r2, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	6899      	ldr	r1, [r3, #8]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	4b35      	ldr	r3, [pc, #212]	@ (8004cfc <HAL_SAI_Init+0x3b0>)
 8004c26:	400b      	ands	r3, r1
 8004c28:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6899      	ldr	r1, [r3, #8]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c34:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004c3a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                           hsai->FrameInit.FSOffset |
 8004c40:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSDefinition |
 8004c46:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004c50:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	430a      	orrs	r2, r1
 8004c58:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	68d9      	ldr	r1, [r3, #12]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004c68:	400b      	ands	r3, r1
 8004c6a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68d9      	ldr	r1, [r3, #12]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c7a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c80:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004c82:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	021b      	lsls	r3, r3, #8
 8004c8c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	430a      	orrs	r2, r1
 8004c94:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a19      	ldr	r2, [pc, #100]	@ (8004d00 <HAL_SAI_Init+0x3b4>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d119      	bne.n	8004cd4 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8004ca0:	4b18      	ldr	r3, [pc, #96]	@ (8004d04 <HAL_SAI_Init+0x3b8>)
 8004ca2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ca4:	4a17      	ldr	r2, [pc, #92]	@ (8004d04 <HAL_SAI_Init+0x3b8>)
 8004ca6:	f023 0301 	bic.w	r3, r3, #1
 8004caa:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d10e      	bne.n	8004cd4 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004cc2:	4910      	ldr	r1, [pc, #64]	@ (8004d04 <HAL_SAI_Init+0x3b8>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8004cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8004d04 <HAL_SAI_Init+0x3b8>)
 8004cca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ccc:	4a0d      	ldr	r2, [pc, #52]	@ (8004d04 <HAL_SAI_Init+0x3b8>)
 8004cce:	f043 0301 	orr.w	r3, r3, #1
 8004cd2:	6453      	str	r3, [r2, #68]	@ 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3728      	adds	r7, #40	@ 0x28
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	f805c010 	.word	0xf805c010
 8004cfc:	fff88000 	.word	0xfff88000
 8004d00:	40015404 	.word	0x40015404
 8004d04:	40015400 	.word	0x40015400

08004d08 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004d10:	4b18      	ldr	r3, [pc, #96]	@ (8004d74 <SAI_Disable+0x6c>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a18      	ldr	r2, [pc, #96]	@ (8004d78 <SAI_Disable+0x70>)
 8004d16:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1a:	0b1b      	lsrs	r3, r3, #12
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004d32:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10a      	bne.n	8004d50 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d40:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      status = HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	72fb      	strb	r3, [r7, #11]
      break;
 8004d4e:	e009      	b.n	8004d64 <SAI_Disable+0x5c>
    }
    count--;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	3b01      	subs	r3, #1
 8004d54:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1e7      	bne.n	8004d34 <SAI_Disable+0x2c>

  return status;
 8004d64:	7afb      	ldrb	r3, [r7, #11]
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3714      	adds	r7, #20
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	20000000 	.word	0x20000000
 8004d78:	95cbec1b 	.word	0x95cbec1b

08004d7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e095      	b.n	8004eba <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d108      	bne.n	8004da8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d9e:	d009      	beq.n	8004db4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	61da      	str	r2, [r3, #28]
 8004da6:	e005      	b.n	8004db4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d106      	bne.n	8004dd4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f7fc f8fa 	bl	8000fc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004df4:	d902      	bls.n	8004dfc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004df6:	2300      	movs	r3, #0
 8004df8:	60fb      	str	r3, [r7, #12]
 8004dfa:	e002      	b.n	8004e02 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004dfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e00:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004e0a:	d007      	beq.n	8004e1c <HAL_SPI_Init+0xa0>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e14:	d002      	beq.n	8004e1c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	431a      	orrs	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	f003 0301 	and.w	r3, r3, #1
 8004e40:	431a      	orrs	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	69db      	ldr	r3, [r3, #28]
 8004e50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e54:	431a      	orrs	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a1b      	ldr	r3, [r3, #32]
 8004e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e5e:	ea42 0103 	orr.w	r1, r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e66:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	0c1b      	lsrs	r3, r3, #16
 8004e78:	f003 0204 	and.w	r2, r3, #4
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e80:	f003 0310 	and.w	r3, r3, #16
 8004e84:	431a      	orrs	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004e98:	ea42 0103 	orr.w	r1, r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004eb8:	2300      	movs	r3, #0
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}

08004ec2 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b084      	sub	sp, #16
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	60f8      	str	r0, [r7, #12]
 8004eca:	60b9      	str	r1, [r7, #8]
 8004ecc:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d101      	bne.n	8004ed8 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e038      	b.n	8004f4a <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d106      	bne.n	8004ef2 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f7fc fa11 	bl	8001314 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	3308      	adds	r3, #8
 8004efa:	4619      	mov	r1, r3
 8004efc:	4610      	mov	r0, r2
 8004efe:	f000 ffed 	bl	8005edc <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6818      	ldr	r0, [r3, #0]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	68b9      	ldr	r1, [r7, #8]
 8004f0e:	f001 f87f 	bl	8006010 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6858      	ldr	r0, [r3, #4]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	689a      	ldr	r2, [r3, #8]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f1e:	6879      	ldr	r1, [r7, #4]
 8004f20:	f001 f8c3 	bl	80060aa <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	6892      	ldr	r2, [r2, #8]
 8004f2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68fa      	ldr	r2, [r7, #12]
 8004f36:	6892      	ldr	r2, [r2, #8]
 8004f38:	f041 0101 	orr.w	r1, r1, #1
 8004f3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b082      	sub	sp, #8
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d101      	bne.n	8004f64 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e042      	b.n	8004fea <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d106      	bne.n	8004f7c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f7fc f888 	bl	800108c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2224      	movs	r2, #36	@ 0x24
 8004f80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 0201 	bic.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d002      	beq.n	8004fa2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f000 fc7b 	bl	8005898 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 f97c 	bl	80052a0 <UART_SetConfig>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d101      	bne.n	8004fb2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e01b      	b.n	8004fea <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004fc0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004fd0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f042 0201 	orr.w	r2, r2, #1
 8004fe0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 fcfa 	bl	80059dc <UART_CheckIdleState>
 8004fe8:	4603      	mov	r3, r0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3708      	adds	r7, #8
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}

08004ff2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ff2:	b580      	push	{r7, lr}
 8004ff4:	b08a      	sub	sp, #40	@ 0x28
 8004ff6:	af02      	add	r7, sp, #8
 8004ff8:	60f8      	str	r0, [r7, #12]
 8004ffa:	60b9      	str	r1, [r7, #8]
 8004ffc:	603b      	str	r3, [r7, #0]
 8004ffe:	4613      	mov	r3, r2
 8005000:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005008:	2b20      	cmp	r3, #32
 800500a:	d17b      	bne.n	8005104 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d002      	beq.n	8005018 <HAL_UART_Transmit+0x26>
 8005012:	88fb      	ldrh	r3, [r7, #6]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d101      	bne.n	800501c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e074      	b.n	8005106 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2200      	movs	r2, #0
 8005020:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2221      	movs	r2, #33	@ 0x21
 8005028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800502c:	f7fc fb6e 	bl	800170c <HAL_GetTick>
 8005030:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	88fa      	ldrh	r2, [r7, #6]
 8005036:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	88fa      	ldrh	r2, [r7, #6]
 800503e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800504a:	d108      	bne.n	800505e <HAL_UART_Transmit+0x6c>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d104      	bne.n	800505e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005054:	2300      	movs	r3, #0
 8005056:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	61bb      	str	r3, [r7, #24]
 800505c:	e003      	b.n	8005066 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005062:	2300      	movs	r3, #0
 8005064:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005066:	e030      	b.n	80050ca <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	9300      	str	r3, [sp, #0]
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	2200      	movs	r2, #0
 8005070:	2180      	movs	r1, #128	@ 0x80
 8005072:	68f8      	ldr	r0, [r7, #12]
 8005074:	f000 fd5c 	bl	8005b30 <UART_WaitOnFlagUntilTimeout>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2220      	movs	r2, #32
 8005082:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e03d      	b.n	8005106 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10b      	bne.n	80050a8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	881a      	ldrh	r2, [r3, #0]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800509c:	b292      	uxth	r2, r2
 800509e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	3302      	adds	r3, #2
 80050a4:	61bb      	str	r3, [r7, #24]
 80050a6:	e007      	b.n	80050b8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	781a      	ldrb	r2, [r3, #0]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	3301      	adds	r3, #1
 80050b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80050be:	b29b      	uxth	r3, r3
 80050c0:	3b01      	subs	r3, #1
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d1c8      	bne.n	8005068 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	9300      	str	r3, [sp, #0]
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	2200      	movs	r2, #0
 80050de:	2140      	movs	r1, #64	@ 0x40
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f000 fd25 	bl	8005b30 <UART_WaitOnFlagUntilTimeout>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d005      	beq.n	80050f8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2220      	movs	r2, #32
 80050f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e006      	b.n	8005106 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2220      	movs	r2, #32
 80050fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005100:	2300      	movs	r3, #0
 8005102:	e000      	b.n	8005106 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005104:	2302      	movs	r3, #2
  }
}
 8005106:	4618      	mov	r0, r3
 8005108:	3720      	adds	r7, #32
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}

0800510e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800510e:	b580      	push	{r7, lr}
 8005110:	b08a      	sub	sp, #40	@ 0x28
 8005112:	af02      	add	r7, sp, #8
 8005114:	60f8      	str	r0, [r7, #12]
 8005116:	60b9      	str	r1, [r7, #8]
 8005118:	603b      	str	r3, [r7, #0]
 800511a:	4613      	mov	r3, r2
 800511c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005124:	2b20      	cmp	r3, #32
 8005126:	f040 80b6 	bne.w	8005296 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <HAL_UART_Receive+0x28>
 8005130:	88fb      	ldrh	r3, [r7, #6]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e0ae      	b.n	8005298 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2222      	movs	r2, #34	@ 0x22
 8005146:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005150:	f7fc fadc 	bl	800170c <HAL_GetTick>
 8005154:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	88fa      	ldrh	r2, [r7, #6]
 800515a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	88fa      	ldrh	r2, [r7, #6]
 8005162:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800516e:	d10e      	bne.n	800518e <HAL_UART_Receive+0x80>
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d105      	bne.n	8005184 <HAL_UART_Receive+0x76>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800517e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005182:	e02d      	b.n	80051e0 <HAL_UART_Receive+0xd2>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	22ff      	movs	r2, #255	@ 0xff
 8005188:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800518c:	e028      	b.n	80051e0 <HAL_UART_Receive+0xd2>
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d10d      	bne.n	80051b2 <HAL_UART_Receive+0xa4>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d104      	bne.n	80051a8 <HAL_UART_Receive+0x9a>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	22ff      	movs	r2, #255	@ 0xff
 80051a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80051a6:	e01b      	b.n	80051e0 <HAL_UART_Receive+0xd2>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	227f      	movs	r2, #127	@ 0x7f
 80051ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80051b0:	e016      	b.n	80051e0 <HAL_UART_Receive+0xd2>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051ba:	d10d      	bne.n	80051d8 <HAL_UART_Receive+0xca>
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d104      	bne.n	80051ce <HAL_UART_Receive+0xc0>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	227f      	movs	r2, #127	@ 0x7f
 80051c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80051cc:	e008      	b.n	80051e0 <HAL_UART_Receive+0xd2>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	223f      	movs	r2, #63	@ 0x3f
 80051d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80051d6:	e003      	b.n	80051e0 <HAL_UART_Receive+0xd2>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80051e6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051f0:	d108      	bne.n	8005204 <HAL_UART_Receive+0xf6>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d104      	bne.n	8005204 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80051fa:	2300      	movs	r3, #0
 80051fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	61bb      	str	r3, [r7, #24]
 8005202:	e003      	b.n	800520c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005208:	2300      	movs	r3, #0
 800520a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800520c:	e037      	b.n	800527e <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	2200      	movs	r2, #0
 8005216:	2120      	movs	r1, #32
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 fc89 	bl	8005b30 <UART_WaitOnFlagUntilTimeout>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d005      	beq.n	8005230 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2220      	movs	r2, #32
 8005228:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800522c:	2303      	movs	r3, #3
 800522e:	e033      	b.n	8005298 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8005230:	69fb      	ldr	r3, [r7, #28]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10c      	bne.n	8005250 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800523c:	b29a      	uxth	r2, r3
 800523e:	8a7b      	ldrh	r3, [r7, #18]
 8005240:	4013      	ands	r3, r2
 8005242:	b29a      	uxth	r2, r3
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	3302      	adds	r3, #2
 800524c:	61bb      	str	r3, [r7, #24]
 800524e:	e00d      	b.n	800526c <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005256:	b29b      	uxth	r3, r3
 8005258:	b2da      	uxtb	r2, r3
 800525a:	8a7b      	ldrh	r3, [r7, #18]
 800525c:	b2db      	uxtb	r3, r3
 800525e:	4013      	ands	r3, r2
 8005260:	b2da      	uxtb	r2, r3
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	3301      	adds	r3, #1
 800526a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005272:	b29b      	uxth	r3, r3
 8005274:	3b01      	subs	r3, #1
 8005276:	b29a      	uxth	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005284:	b29b      	uxth	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d1c1      	bne.n	800520e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2220      	movs	r2, #32
 800528e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8005292:	2300      	movs	r3, #0
 8005294:	e000      	b.n	8005298 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005296:	2302      	movs	r3, #2
  }
}
 8005298:	4618      	mov	r0, r3
 800529a:	3720      	adds	r7, #32
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}

080052a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052a4:	b08c      	sub	sp, #48	@ 0x30
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052aa:	2300      	movs	r3, #0
 80052ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	689a      	ldr	r2, [r3, #8]
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	691b      	ldr	r3, [r3, #16]
 80052b8:	431a      	orrs	r2, r3
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	431a      	orrs	r2, r3
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	69db      	ldr	r3, [r3, #28]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	4baa      	ldr	r3, [pc, #680]	@ (8005578 <UART_SetConfig+0x2d8>)
 80052d0:	4013      	ands	r3, r2
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	6812      	ldr	r2, [r2, #0]
 80052d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052d8:	430b      	orrs	r3, r1
 80052da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	68da      	ldr	r2, [r3, #12]
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a9f      	ldr	r2, [pc, #636]	@ (800557c <UART_SetConfig+0x2dc>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d004      	beq.n	800530c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005308:	4313      	orrs	r3, r2
 800530a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005316:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800531a:	697a      	ldr	r2, [r7, #20]
 800531c:	6812      	ldr	r2, [r2, #0]
 800531e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005320:	430b      	orrs	r3, r1
 8005322:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800532a:	f023 010f 	bic.w	r1, r3, #15
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	430a      	orrs	r2, r1
 8005338:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a90      	ldr	r2, [pc, #576]	@ (8005580 <UART_SetConfig+0x2e0>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d125      	bne.n	8005390 <UART_SetConfig+0xf0>
 8005344:	4b8f      	ldr	r3, [pc, #572]	@ (8005584 <UART_SetConfig+0x2e4>)
 8005346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800534a:	f003 0303 	and.w	r3, r3, #3
 800534e:	2b03      	cmp	r3, #3
 8005350:	d81a      	bhi.n	8005388 <UART_SetConfig+0xe8>
 8005352:	a201      	add	r2, pc, #4	@ (adr r2, 8005358 <UART_SetConfig+0xb8>)
 8005354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005358:	08005369 	.word	0x08005369
 800535c:	08005379 	.word	0x08005379
 8005360:	08005371 	.word	0x08005371
 8005364:	08005381 	.word	0x08005381
 8005368:	2301      	movs	r3, #1
 800536a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800536e:	e116      	b.n	800559e <UART_SetConfig+0x2fe>
 8005370:	2302      	movs	r3, #2
 8005372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005376:	e112      	b.n	800559e <UART_SetConfig+0x2fe>
 8005378:	2304      	movs	r3, #4
 800537a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800537e:	e10e      	b.n	800559e <UART_SetConfig+0x2fe>
 8005380:	2308      	movs	r3, #8
 8005382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005386:	e10a      	b.n	800559e <UART_SetConfig+0x2fe>
 8005388:	2310      	movs	r3, #16
 800538a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800538e:	e106      	b.n	800559e <UART_SetConfig+0x2fe>
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a7c      	ldr	r2, [pc, #496]	@ (8005588 <UART_SetConfig+0x2e8>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d138      	bne.n	800540c <UART_SetConfig+0x16c>
 800539a:	4b7a      	ldr	r3, [pc, #488]	@ (8005584 <UART_SetConfig+0x2e4>)
 800539c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a0:	f003 030c 	and.w	r3, r3, #12
 80053a4:	2b0c      	cmp	r3, #12
 80053a6:	d82d      	bhi.n	8005404 <UART_SetConfig+0x164>
 80053a8:	a201      	add	r2, pc, #4	@ (adr r2, 80053b0 <UART_SetConfig+0x110>)
 80053aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ae:	bf00      	nop
 80053b0:	080053e5 	.word	0x080053e5
 80053b4:	08005405 	.word	0x08005405
 80053b8:	08005405 	.word	0x08005405
 80053bc:	08005405 	.word	0x08005405
 80053c0:	080053f5 	.word	0x080053f5
 80053c4:	08005405 	.word	0x08005405
 80053c8:	08005405 	.word	0x08005405
 80053cc:	08005405 	.word	0x08005405
 80053d0:	080053ed 	.word	0x080053ed
 80053d4:	08005405 	.word	0x08005405
 80053d8:	08005405 	.word	0x08005405
 80053dc:	08005405 	.word	0x08005405
 80053e0:	080053fd 	.word	0x080053fd
 80053e4:	2300      	movs	r3, #0
 80053e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ea:	e0d8      	b.n	800559e <UART_SetConfig+0x2fe>
 80053ec:	2302      	movs	r3, #2
 80053ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053f2:	e0d4      	b.n	800559e <UART_SetConfig+0x2fe>
 80053f4:	2304      	movs	r3, #4
 80053f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053fa:	e0d0      	b.n	800559e <UART_SetConfig+0x2fe>
 80053fc:	2308      	movs	r3, #8
 80053fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005402:	e0cc      	b.n	800559e <UART_SetConfig+0x2fe>
 8005404:	2310      	movs	r3, #16
 8005406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800540a:	e0c8      	b.n	800559e <UART_SetConfig+0x2fe>
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a5e      	ldr	r2, [pc, #376]	@ (800558c <UART_SetConfig+0x2ec>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d125      	bne.n	8005462 <UART_SetConfig+0x1c2>
 8005416:	4b5b      	ldr	r3, [pc, #364]	@ (8005584 <UART_SetConfig+0x2e4>)
 8005418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800541c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005420:	2b30      	cmp	r3, #48	@ 0x30
 8005422:	d016      	beq.n	8005452 <UART_SetConfig+0x1b2>
 8005424:	2b30      	cmp	r3, #48	@ 0x30
 8005426:	d818      	bhi.n	800545a <UART_SetConfig+0x1ba>
 8005428:	2b20      	cmp	r3, #32
 800542a:	d00a      	beq.n	8005442 <UART_SetConfig+0x1a2>
 800542c:	2b20      	cmp	r3, #32
 800542e:	d814      	bhi.n	800545a <UART_SetConfig+0x1ba>
 8005430:	2b00      	cmp	r3, #0
 8005432:	d002      	beq.n	800543a <UART_SetConfig+0x19a>
 8005434:	2b10      	cmp	r3, #16
 8005436:	d008      	beq.n	800544a <UART_SetConfig+0x1aa>
 8005438:	e00f      	b.n	800545a <UART_SetConfig+0x1ba>
 800543a:	2300      	movs	r3, #0
 800543c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005440:	e0ad      	b.n	800559e <UART_SetConfig+0x2fe>
 8005442:	2302      	movs	r3, #2
 8005444:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005448:	e0a9      	b.n	800559e <UART_SetConfig+0x2fe>
 800544a:	2304      	movs	r3, #4
 800544c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005450:	e0a5      	b.n	800559e <UART_SetConfig+0x2fe>
 8005452:	2308      	movs	r3, #8
 8005454:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005458:	e0a1      	b.n	800559e <UART_SetConfig+0x2fe>
 800545a:	2310      	movs	r3, #16
 800545c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005460:	e09d      	b.n	800559e <UART_SetConfig+0x2fe>
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a4a      	ldr	r2, [pc, #296]	@ (8005590 <UART_SetConfig+0x2f0>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d125      	bne.n	80054b8 <UART_SetConfig+0x218>
 800546c:	4b45      	ldr	r3, [pc, #276]	@ (8005584 <UART_SetConfig+0x2e4>)
 800546e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005472:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005476:	2bc0      	cmp	r3, #192	@ 0xc0
 8005478:	d016      	beq.n	80054a8 <UART_SetConfig+0x208>
 800547a:	2bc0      	cmp	r3, #192	@ 0xc0
 800547c:	d818      	bhi.n	80054b0 <UART_SetConfig+0x210>
 800547e:	2b80      	cmp	r3, #128	@ 0x80
 8005480:	d00a      	beq.n	8005498 <UART_SetConfig+0x1f8>
 8005482:	2b80      	cmp	r3, #128	@ 0x80
 8005484:	d814      	bhi.n	80054b0 <UART_SetConfig+0x210>
 8005486:	2b00      	cmp	r3, #0
 8005488:	d002      	beq.n	8005490 <UART_SetConfig+0x1f0>
 800548a:	2b40      	cmp	r3, #64	@ 0x40
 800548c:	d008      	beq.n	80054a0 <UART_SetConfig+0x200>
 800548e:	e00f      	b.n	80054b0 <UART_SetConfig+0x210>
 8005490:	2300      	movs	r3, #0
 8005492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005496:	e082      	b.n	800559e <UART_SetConfig+0x2fe>
 8005498:	2302      	movs	r3, #2
 800549a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800549e:	e07e      	b.n	800559e <UART_SetConfig+0x2fe>
 80054a0:	2304      	movs	r3, #4
 80054a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054a6:	e07a      	b.n	800559e <UART_SetConfig+0x2fe>
 80054a8:	2308      	movs	r3, #8
 80054aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ae:	e076      	b.n	800559e <UART_SetConfig+0x2fe>
 80054b0:	2310      	movs	r3, #16
 80054b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054b6:	e072      	b.n	800559e <UART_SetConfig+0x2fe>
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a35      	ldr	r2, [pc, #212]	@ (8005594 <UART_SetConfig+0x2f4>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d12a      	bne.n	8005518 <UART_SetConfig+0x278>
 80054c2:	4b30      	ldr	r3, [pc, #192]	@ (8005584 <UART_SetConfig+0x2e4>)
 80054c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054d0:	d01a      	beq.n	8005508 <UART_SetConfig+0x268>
 80054d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054d6:	d81b      	bhi.n	8005510 <UART_SetConfig+0x270>
 80054d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054dc:	d00c      	beq.n	80054f8 <UART_SetConfig+0x258>
 80054de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054e2:	d815      	bhi.n	8005510 <UART_SetConfig+0x270>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d003      	beq.n	80054f0 <UART_SetConfig+0x250>
 80054e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054ec:	d008      	beq.n	8005500 <UART_SetConfig+0x260>
 80054ee:	e00f      	b.n	8005510 <UART_SetConfig+0x270>
 80054f0:	2300      	movs	r3, #0
 80054f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054f6:	e052      	b.n	800559e <UART_SetConfig+0x2fe>
 80054f8:	2302      	movs	r3, #2
 80054fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054fe:	e04e      	b.n	800559e <UART_SetConfig+0x2fe>
 8005500:	2304      	movs	r3, #4
 8005502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005506:	e04a      	b.n	800559e <UART_SetConfig+0x2fe>
 8005508:	2308      	movs	r3, #8
 800550a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800550e:	e046      	b.n	800559e <UART_SetConfig+0x2fe>
 8005510:	2310      	movs	r3, #16
 8005512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005516:	e042      	b.n	800559e <UART_SetConfig+0x2fe>
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a17      	ldr	r2, [pc, #92]	@ (800557c <UART_SetConfig+0x2dc>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d13a      	bne.n	8005598 <UART_SetConfig+0x2f8>
 8005522:	4b18      	ldr	r3, [pc, #96]	@ (8005584 <UART_SetConfig+0x2e4>)
 8005524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005528:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800552c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005530:	d01a      	beq.n	8005568 <UART_SetConfig+0x2c8>
 8005532:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005536:	d81b      	bhi.n	8005570 <UART_SetConfig+0x2d0>
 8005538:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800553c:	d00c      	beq.n	8005558 <UART_SetConfig+0x2b8>
 800553e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005542:	d815      	bhi.n	8005570 <UART_SetConfig+0x2d0>
 8005544:	2b00      	cmp	r3, #0
 8005546:	d003      	beq.n	8005550 <UART_SetConfig+0x2b0>
 8005548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800554c:	d008      	beq.n	8005560 <UART_SetConfig+0x2c0>
 800554e:	e00f      	b.n	8005570 <UART_SetConfig+0x2d0>
 8005550:	2300      	movs	r3, #0
 8005552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005556:	e022      	b.n	800559e <UART_SetConfig+0x2fe>
 8005558:	2302      	movs	r3, #2
 800555a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800555e:	e01e      	b.n	800559e <UART_SetConfig+0x2fe>
 8005560:	2304      	movs	r3, #4
 8005562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005566:	e01a      	b.n	800559e <UART_SetConfig+0x2fe>
 8005568:	2308      	movs	r3, #8
 800556a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800556e:	e016      	b.n	800559e <UART_SetConfig+0x2fe>
 8005570:	2310      	movs	r3, #16
 8005572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005576:	e012      	b.n	800559e <UART_SetConfig+0x2fe>
 8005578:	cfff69f3 	.word	0xcfff69f3
 800557c:	40008000 	.word	0x40008000
 8005580:	40013800 	.word	0x40013800
 8005584:	40021000 	.word	0x40021000
 8005588:	40004400 	.word	0x40004400
 800558c:	40004800 	.word	0x40004800
 8005590:	40004c00 	.word	0x40004c00
 8005594:	40005000 	.word	0x40005000
 8005598:	2310      	movs	r3, #16
 800559a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4aae      	ldr	r2, [pc, #696]	@ (800585c <UART_SetConfig+0x5bc>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	f040 8097 	bne.w	80056d8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80055aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80055ae:	2b08      	cmp	r3, #8
 80055b0:	d823      	bhi.n	80055fa <UART_SetConfig+0x35a>
 80055b2:	a201      	add	r2, pc, #4	@ (adr r2, 80055b8 <UART_SetConfig+0x318>)
 80055b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b8:	080055dd 	.word	0x080055dd
 80055bc:	080055fb 	.word	0x080055fb
 80055c0:	080055e5 	.word	0x080055e5
 80055c4:	080055fb 	.word	0x080055fb
 80055c8:	080055eb 	.word	0x080055eb
 80055cc:	080055fb 	.word	0x080055fb
 80055d0:	080055fb 	.word	0x080055fb
 80055d4:	080055fb 	.word	0x080055fb
 80055d8:	080055f3 	.word	0x080055f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055dc:	f7fd fb22 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 80055e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055e2:	e010      	b.n	8005606 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055e4:	4b9e      	ldr	r3, [pc, #632]	@ (8005860 <UART_SetConfig+0x5c0>)
 80055e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055e8:	e00d      	b.n	8005606 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ea:	f7fd fa85 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 80055ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055f0:	e009      	b.n	8005606 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055f8:	e005      	b.n	8005606 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80055fa:	2300      	movs	r3, #0
 80055fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005604:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005608:	2b00      	cmp	r3, #0
 800560a:	f000 8130 	beq.w	800586e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005612:	4a94      	ldr	r2, [pc, #592]	@ (8005864 <UART_SetConfig+0x5c4>)
 8005614:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005618:	461a      	mov	r2, r3
 800561a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005620:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	4613      	mov	r3, r2
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	4413      	add	r3, r2
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	429a      	cmp	r2, r3
 8005630:	d305      	bcc.n	800563e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	429a      	cmp	r2, r3
 800563c:	d903      	bls.n	8005646 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005644:	e113      	b.n	800586e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005648:	2200      	movs	r2, #0
 800564a:	60bb      	str	r3, [r7, #8]
 800564c:	60fa      	str	r2, [r7, #12]
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005652:	4a84      	ldr	r2, [pc, #528]	@ (8005864 <UART_SetConfig+0x5c4>)
 8005654:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005658:	b29b      	uxth	r3, r3
 800565a:	2200      	movs	r2, #0
 800565c:	603b      	str	r3, [r7, #0]
 800565e:	607a      	str	r2, [r7, #4]
 8005660:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005664:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005668:	f7fa fe1a 	bl	80002a0 <__aeabi_uldivmod>
 800566c:	4602      	mov	r2, r0
 800566e:	460b      	mov	r3, r1
 8005670:	4610      	mov	r0, r2
 8005672:	4619      	mov	r1, r3
 8005674:	f04f 0200 	mov.w	r2, #0
 8005678:	f04f 0300 	mov.w	r3, #0
 800567c:	020b      	lsls	r3, r1, #8
 800567e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005682:	0202      	lsls	r2, r0, #8
 8005684:	6979      	ldr	r1, [r7, #20]
 8005686:	6849      	ldr	r1, [r1, #4]
 8005688:	0849      	lsrs	r1, r1, #1
 800568a:	2000      	movs	r0, #0
 800568c:	460c      	mov	r4, r1
 800568e:	4605      	mov	r5, r0
 8005690:	eb12 0804 	adds.w	r8, r2, r4
 8005694:	eb43 0905 	adc.w	r9, r3, r5
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	469a      	mov	sl, r3
 80056a0:	4693      	mov	fp, r2
 80056a2:	4652      	mov	r2, sl
 80056a4:	465b      	mov	r3, fp
 80056a6:	4640      	mov	r0, r8
 80056a8:	4649      	mov	r1, r9
 80056aa:	f7fa fdf9 	bl	80002a0 <__aeabi_uldivmod>
 80056ae:	4602      	mov	r2, r0
 80056b0:	460b      	mov	r3, r1
 80056b2:	4613      	mov	r3, r2
 80056b4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80056b6:	6a3b      	ldr	r3, [r7, #32]
 80056b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056bc:	d308      	bcc.n	80056d0 <UART_SetConfig+0x430>
 80056be:	6a3b      	ldr	r3, [r7, #32]
 80056c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056c4:	d204      	bcs.n	80056d0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	6a3a      	ldr	r2, [r7, #32]
 80056cc:	60da      	str	r2, [r3, #12]
 80056ce:	e0ce      	b.n	800586e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80056d6:	e0ca      	b.n	800586e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	69db      	ldr	r3, [r3, #28]
 80056dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056e0:	d166      	bne.n	80057b0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80056e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80056e6:	2b08      	cmp	r3, #8
 80056e8:	d827      	bhi.n	800573a <UART_SetConfig+0x49a>
 80056ea:	a201      	add	r2, pc, #4	@ (adr r2, 80056f0 <UART_SetConfig+0x450>)
 80056ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f0:	08005715 	.word	0x08005715
 80056f4:	0800571d 	.word	0x0800571d
 80056f8:	08005725 	.word	0x08005725
 80056fc:	0800573b 	.word	0x0800573b
 8005700:	0800572b 	.word	0x0800572b
 8005704:	0800573b 	.word	0x0800573b
 8005708:	0800573b 	.word	0x0800573b
 800570c:	0800573b 	.word	0x0800573b
 8005710:	08005733 	.word	0x08005733
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005714:	f7fd fa86 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 8005718:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800571a:	e014      	b.n	8005746 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800571c:	f7fd fa98 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 8005720:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005722:	e010      	b.n	8005746 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005724:	4b4e      	ldr	r3, [pc, #312]	@ (8005860 <UART_SetConfig+0x5c0>)
 8005726:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005728:	e00d      	b.n	8005746 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800572a:	f7fd f9e5 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 800572e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005730:	e009      	b.n	8005746 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005736:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005738:	e005      	b.n	8005746 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800573a:	2300      	movs	r3, #0
 800573c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005744:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005748:	2b00      	cmp	r3, #0
 800574a:	f000 8090 	beq.w	800586e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005752:	4a44      	ldr	r2, [pc, #272]	@ (8005864 <UART_SetConfig+0x5c4>)
 8005754:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005758:	461a      	mov	r2, r3
 800575a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005760:	005a      	lsls	r2, r3, #1
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	085b      	lsrs	r3, r3, #1
 8005768:	441a      	add	r2, r3
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005772:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005774:	6a3b      	ldr	r3, [r7, #32]
 8005776:	2b0f      	cmp	r3, #15
 8005778:	d916      	bls.n	80057a8 <UART_SetConfig+0x508>
 800577a:	6a3b      	ldr	r3, [r7, #32]
 800577c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005780:	d212      	bcs.n	80057a8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005782:	6a3b      	ldr	r3, [r7, #32]
 8005784:	b29b      	uxth	r3, r3
 8005786:	f023 030f 	bic.w	r3, r3, #15
 800578a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800578c:	6a3b      	ldr	r3, [r7, #32]
 800578e:	085b      	lsrs	r3, r3, #1
 8005790:	b29b      	uxth	r3, r3
 8005792:	f003 0307 	and.w	r3, r3, #7
 8005796:	b29a      	uxth	r2, r3
 8005798:	8bfb      	ldrh	r3, [r7, #30]
 800579a:	4313      	orrs	r3, r2
 800579c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	8bfa      	ldrh	r2, [r7, #30]
 80057a4:	60da      	str	r2, [r3, #12]
 80057a6:	e062      	b.n	800586e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80057ae:	e05e      	b.n	800586e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80057b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80057b4:	2b08      	cmp	r3, #8
 80057b6:	d828      	bhi.n	800580a <UART_SetConfig+0x56a>
 80057b8:	a201      	add	r2, pc, #4	@ (adr r2, 80057c0 <UART_SetConfig+0x520>)
 80057ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057be:	bf00      	nop
 80057c0:	080057e5 	.word	0x080057e5
 80057c4:	080057ed 	.word	0x080057ed
 80057c8:	080057f5 	.word	0x080057f5
 80057cc:	0800580b 	.word	0x0800580b
 80057d0:	080057fb 	.word	0x080057fb
 80057d4:	0800580b 	.word	0x0800580b
 80057d8:	0800580b 	.word	0x0800580b
 80057dc:	0800580b 	.word	0x0800580b
 80057e0:	08005803 	.word	0x08005803
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057e4:	f7fd fa1e 	bl	8002c24 <HAL_RCC_GetPCLK1Freq>
 80057e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80057ea:	e014      	b.n	8005816 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057ec:	f7fd fa30 	bl	8002c50 <HAL_RCC_GetPCLK2Freq>
 80057f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80057f2:	e010      	b.n	8005816 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057f4:	4b1a      	ldr	r3, [pc, #104]	@ (8005860 <UART_SetConfig+0x5c0>)
 80057f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80057f8:	e00d      	b.n	8005816 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057fa:	f7fd f97d 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 80057fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005800:	e009      	b.n	8005816 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005806:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005808:	e005      	b.n	8005816 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800580a:	2300      	movs	r3, #0
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005814:	bf00      	nop
    }

    if (pclk != 0U)
 8005816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005818:	2b00      	cmp	r3, #0
 800581a:	d028      	beq.n	800586e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005820:	4a10      	ldr	r2, [pc, #64]	@ (8005864 <UART_SetConfig+0x5c4>)
 8005822:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005826:	461a      	mov	r2, r3
 8005828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582a:	fbb3 f2f2 	udiv	r2, r3, r2
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	085b      	lsrs	r3, r3, #1
 8005834:	441a      	add	r2, r3
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	fbb2 f3f3 	udiv	r3, r2, r3
 800583e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005840:	6a3b      	ldr	r3, [r7, #32]
 8005842:	2b0f      	cmp	r3, #15
 8005844:	d910      	bls.n	8005868 <UART_SetConfig+0x5c8>
 8005846:	6a3b      	ldr	r3, [r7, #32]
 8005848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800584c:	d20c      	bcs.n	8005868 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800584e:	6a3b      	ldr	r3, [r7, #32]
 8005850:	b29a      	uxth	r2, r3
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	60da      	str	r2, [r3, #12]
 8005858:	e009      	b.n	800586e <UART_SetConfig+0x5ce>
 800585a:	bf00      	nop
 800585c:	40008000 	.word	0x40008000
 8005860:	00f42400 	.word	0x00f42400
 8005864:	0800a90c 	.word	0x0800a90c
      }
      else
      {
        ret = HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	2201      	movs	r2, #1
 8005872:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	2201      	movs	r2, #1
 800587a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	2200      	movs	r2, #0
 8005882:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	2200      	movs	r2, #0
 8005888:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800588a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800588e:	4618      	mov	r0, r3
 8005890:	3730      	adds	r7, #48	@ 0x30
 8005892:	46bd      	mov	sp, r7
 8005894:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005898 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005898:	b480      	push	{r7}
 800589a:	b083      	sub	sp, #12
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a4:	f003 0308 	and.w	r3, r3, #8
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00a      	beq.n	80058c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	430a      	orrs	r2, r1
 80058c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00a      	beq.n	80058e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	430a      	orrs	r2, r1
 80058e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e8:	f003 0302 	and.w	r3, r3, #2
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00a      	beq.n	8005906 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	430a      	orrs	r2, r1
 8005904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800590a:	f003 0304 	and.w	r3, r3, #4
 800590e:	2b00      	cmp	r3, #0
 8005910:	d00a      	beq.n	8005928 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	430a      	orrs	r2, r1
 8005926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800592c:	f003 0310 	and.w	r3, r3, #16
 8005930:	2b00      	cmp	r3, #0
 8005932:	d00a      	beq.n	800594a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	430a      	orrs	r2, r1
 8005948:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594e:	f003 0320 	and.w	r3, r3, #32
 8005952:	2b00      	cmp	r3, #0
 8005954:	d00a      	beq.n	800596c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	430a      	orrs	r2, r1
 800596a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005974:	2b00      	cmp	r3, #0
 8005976:	d01a      	beq.n	80059ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005992:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005996:	d10a      	bne.n	80059ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00a      	beq.n	80059d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	430a      	orrs	r2, r1
 80059ce:	605a      	str	r2, [r3, #4]
  }
}
 80059d0:	bf00      	nop
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b098      	sub	sp, #96	@ 0x60
 80059e0:	af02      	add	r7, sp, #8
 80059e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80059ec:	f7fb fe8e 	bl	800170c <HAL_GetTick>
 80059f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0308 	and.w	r3, r3, #8
 80059fc:	2b08      	cmp	r3, #8
 80059fe:	d12f      	bne.n	8005a60 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 f88e 	bl	8005b30 <UART_WaitOnFlagUntilTimeout>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d022      	beq.n	8005a60 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a22:	e853 3f00 	ldrex	r3, [r3]
 8005a26:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	461a      	mov	r2, r3
 8005a36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a38:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a3a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a40:	e841 2300 	strex	r3, r2, [r1]
 8005a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d1e6      	bne.n	8005a1a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e063      	b.n	8005b28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0304 	and.w	r3, r3, #4
 8005a6a:	2b04      	cmp	r3, #4
 8005a6c:	d149      	bne.n	8005b02 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a76:	2200      	movs	r2, #0
 8005a78:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f000 f857 	bl	8005b30 <UART_WaitOnFlagUntilTimeout>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d03c      	beq.n	8005b02 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a90:	e853 3f00 	ldrex	r3, [r3]
 8005a94:	623b      	str	r3, [r7, #32]
   return(result);
 8005a96:	6a3b      	ldr	r3, [r7, #32]
 8005a98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005aa6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005aa8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005aac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aae:	e841 2300 	strex	r3, r2, [r1]
 8005ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1e6      	bne.n	8005a88 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	3308      	adds	r3, #8
 8005ac0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	e853 3f00 	ldrex	r3, [r3]
 8005ac8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f023 0301 	bic.w	r3, r3, #1
 8005ad0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	3308      	adds	r3, #8
 8005ad8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ada:	61fa      	str	r2, [r7, #28]
 8005adc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ade:	69b9      	ldr	r1, [r7, #24]
 8005ae0:	69fa      	ldr	r2, [r7, #28]
 8005ae2:	e841 2300 	strex	r3, r2, [r1]
 8005ae6:	617b      	str	r3, [r7, #20]
   return(result);
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e5      	bne.n	8005aba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	e012      	b.n	8005b28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2220      	movs	r2, #32
 8005b06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2220      	movs	r2, #32
 8005b0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3758      	adds	r7, #88	@ 0x58
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	603b      	str	r3, [r7, #0]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b40:	e04f      	b.n	8005be2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b42:	69bb      	ldr	r3, [r7, #24]
 8005b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b48:	d04b      	beq.n	8005be2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b4a:	f7fb fddf 	bl	800170c <HAL_GetTick>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	1ad3      	subs	r3, r2, r3
 8005b54:	69ba      	ldr	r2, [r7, #24]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d302      	bcc.n	8005b60 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d101      	bne.n	8005b64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e04e      	b.n	8005c02 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0304 	and.w	r3, r3, #4
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d037      	beq.n	8005be2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	2b80      	cmp	r3, #128	@ 0x80
 8005b76:	d034      	beq.n	8005be2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	2b40      	cmp	r3, #64	@ 0x40
 8005b7c:	d031      	beq.n	8005be2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	69db      	ldr	r3, [r3, #28]
 8005b84:	f003 0308 	and.w	r3, r3, #8
 8005b88:	2b08      	cmp	r3, #8
 8005b8a:	d110      	bne.n	8005bae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2208      	movs	r2, #8
 8005b92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f000 f838 	bl	8005c0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2208      	movs	r2, #8
 8005b9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e029      	b.n	8005c02 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	69db      	ldr	r3, [r3, #28]
 8005bb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005bb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bbc:	d111      	bne.n	8005be2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005bc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f000 f81e 	bl	8005c0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e00f      	b.n	8005c02 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	69da      	ldr	r2, [r3, #28]
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	4013      	ands	r3, r2
 8005bec:	68ba      	ldr	r2, [r7, #8]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	bf0c      	ite	eq
 8005bf2:	2301      	moveq	r3, #1
 8005bf4:	2300      	movne	r3, #0
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	79fb      	ldrb	r3, [r7, #7]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d0a0      	beq.n	8005b42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3710      	adds	r7, #16
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}

08005c0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c0a:	b480      	push	{r7}
 8005c0c:	b095      	sub	sp, #84	@ 0x54
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c1a:	e853 3f00 	ldrex	r3, [r3]
 8005c1e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c30:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c32:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c38:	e841 2300 	strex	r3, r2, [r1]
 8005c3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1e6      	bne.n	8005c12 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	3308      	adds	r3, #8
 8005c4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4c:	6a3b      	ldr	r3, [r7, #32]
 8005c4e:	e853 3f00 	ldrex	r3, [r3]
 8005c52:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c5a:	f023 0301 	bic.w	r3, r3, #1
 8005c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	3308      	adds	r3, #8
 8005c66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c70:	e841 2300 	strex	r3, r2, [r1]
 8005c74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1e3      	bne.n	8005c44 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d118      	bne.n	8005cb6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	e853 3f00 	ldrex	r3, [r3]
 8005c90:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	f023 0310 	bic.w	r3, r3, #16
 8005c98:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ca2:	61bb      	str	r3, [r7, #24]
 8005ca4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca6:	6979      	ldr	r1, [r7, #20]
 8005ca8:	69ba      	ldr	r2, [r7, #24]
 8005caa:	e841 2300 	strex	r3, r2, [r1]
 8005cae:	613b      	str	r3, [r7, #16]
   return(result);
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1e6      	bne.n	8005c84 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2220      	movs	r2, #32
 8005cba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005cca:	bf00      	nop
 8005ccc:	3754      	adds	r7, #84	@ 0x54
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr

08005cd6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b085      	sub	sp, #20
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d101      	bne.n	8005cec <HAL_UARTEx_DisableFifoMode+0x16>
 8005ce8:	2302      	movs	r3, #2
 8005cea:	e027      	b.n	8005d3c <HAL_UARTEx_DisableFifoMode+0x66>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2224      	movs	r2, #36	@ 0x24
 8005cf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f022 0201 	bic.w	r2, r2, #1
 8005d12:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005d1a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2220      	movs	r2, #32
 8005d2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3714      	adds	r7, #20
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d101      	bne.n	8005d60 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005d5c:	2302      	movs	r3, #2
 8005d5e:	e02d      	b.n	8005dbc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2224      	movs	r2, #36	@ 0x24
 8005d6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f022 0201 	bic.w	r2, r2, #1
 8005d86:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 f84f 	bl	8005e40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2220      	movs	r2, #32
 8005dae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3710      	adds	r7, #16
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d101      	bne.n	8005ddc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005dd8:	2302      	movs	r3, #2
 8005dda:	e02d      	b.n	8005e38 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2224      	movs	r2, #36	@ 0x24
 8005de8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f022 0201 	bic.w	r2, r2, #1
 8005e02:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	683a      	ldr	r2, [r7, #0]
 8005e14:	430a      	orrs	r2, r1
 8005e16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 f811 	bl	8005e40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2220      	movs	r2, #32
 8005e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d108      	bne.n	8005e62 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005e60:	e031      	b.n	8005ec6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005e62:	2308      	movs	r3, #8
 8005e64:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005e66:	2308      	movs	r3, #8
 8005e68:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	0e5b      	lsrs	r3, r3, #25
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	f003 0307 	and.w	r3, r3, #7
 8005e78:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	0f5b      	lsrs	r3, r3, #29
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	f003 0307 	and.w	r3, r3, #7
 8005e88:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005e8a:	7bbb      	ldrb	r3, [r7, #14]
 8005e8c:	7b3a      	ldrb	r2, [r7, #12]
 8005e8e:	4911      	ldr	r1, [pc, #68]	@ (8005ed4 <UARTEx_SetNbDataToProcess+0x94>)
 8005e90:	5c8a      	ldrb	r2, [r1, r2]
 8005e92:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005e96:	7b3a      	ldrb	r2, [r7, #12]
 8005e98:	490f      	ldr	r1, [pc, #60]	@ (8005ed8 <UARTEx_SetNbDataToProcess+0x98>)
 8005e9a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005e9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005ea0:	b29a      	uxth	r2, r3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ea8:	7bfb      	ldrb	r3, [r7, #15]
 8005eaa:	7b7a      	ldrb	r2, [r7, #13]
 8005eac:	4909      	ldr	r1, [pc, #36]	@ (8005ed4 <UARTEx_SetNbDataToProcess+0x94>)
 8005eae:	5c8a      	ldrb	r2, [r1, r2]
 8005eb0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005eb4:	7b7a      	ldrb	r2, [r7, #13]
 8005eb6:	4908      	ldr	r1, [pc, #32]	@ (8005ed8 <UARTEx_SetNbDataToProcess+0x98>)
 8005eb8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005eba:	fb93 f3f2 	sdiv	r3, r3, r2
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005ec6:	bf00      	nop
 8005ec8:	3714      	adds	r7, #20
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	0800a924 	.word	0x0800a924
 8005ed8:	0800a92c 	.word	0x0800a92c

08005edc <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b087      	sub	sp, #28
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ef0:	683a      	ldr	r2, [r7, #0]
 8005ef2:	6812      	ldr	r2, [r2, #0]
 8005ef4:	f023 0101 	bic.w	r1, r3, #1
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	2b08      	cmp	r3, #8
 8005f04:	d102      	bne.n	8005f0c <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005f06:	2340      	movs	r3, #64	@ 0x40
 8005f08:	617b      	str	r3, [r7, #20]
 8005f0a:	e001      	b.n	8005f10 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005f1c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005f22:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005f28:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005f2e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8005f34:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8005f3a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8005f40:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 8005f46:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 8005f4c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 8005f52:	4313      	orrs	r3, r2
 8005f54:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f5a:	693a      	ldr	r2, [r7, #16]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f64:	693a      	ldr	r2, [r7, #16]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f6e:	693a      	ldr	r2, [r7, #16]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8005f7e:	4b23      	ldr	r3, [pc, #140]	@ (800600c <FMC_NORSRAM_Init+0x130>)
 8005f80:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f88:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005f90:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8005f98:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8005fa0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	43db      	mvns	r3, r3
 8005fb0:	ea02 0103 	and.w	r1, r2, r3
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	4319      	orrs	r1, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005fca:	d10c      	bne.n	8005fe6 <FMC_NORSRAM_Init+0x10a>
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d008      	beq.n	8005fe6 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe0:	431a      	orrs	r2, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d006      	beq.n	8005ffc <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ff6:	431a      	orrs	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	371c      	adds	r7, #28
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	0008fb7f 	.word	0x0008fb7f

08006010 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006010:	b480      	push	{r7}
 8006012:	b087      	sub	sp, #28
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
#if defined(FMC_BTRx_DATAHLD)
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8006026:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 800602e:	431a      	orrs	r2, r3
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	079b      	lsls	r3, r3, #30
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8006036:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	691b      	ldr	r3, [r3, #16]
 800603c:	041b      	lsls	r3, r3, #16
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 800603e:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	3b01      	subs	r3, #1
 8006046:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8006048:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	3b02      	subs	r3, #2
 8006050:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8006052:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 800605e:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
    Timing->AccessMode;
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800606e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006072:	d113      	bne.n	800609c <FMC_NORSRAM_Timing_Init+0x8c>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800607c:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	3b01      	subs	r3, #1
 8006084:	051b      	lsls	r3, r3, #20
 8006086:	697a      	ldr	r2, [r7, #20]
 8006088:	4313      	orrs	r3, r2
 800608a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	431a      	orrs	r2, r3
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	371c      	adds	r7, #28
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr

080060aa <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80060aa:	b480      	push	{r7}
 80060ac:	b085      	sub	sp, #20
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	60f8      	str	r0, [r7, #12]
 80060b2:	60b9      	str	r1, [r7, #8]
 80060b4:	607a      	str	r2, [r7, #4]
 80060b6:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060be:	d121      	bne.n	8006104 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FMC_BTRx_DATAHLD)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060c8:	f003 627f 	and.w	r2, r3, #267386880	@ 0xff00000
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	6819      	ldr	r1, [r3, #0]
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	011b      	lsls	r3, r3, #4
 80060d6:	4319      	orrs	r1, r3
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	021b      	lsls	r3, r3, #8
 80060de:	4319      	orrs	r1, r3
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	079b      	lsls	r3, r3, #30
 80060e6:	4319      	orrs	r1, r3
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	69db      	ldr	r3, [r3, #28]
 80060ec:	4319      	orrs	r1, r3
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	041b      	lsls	r3, r3, #16
 80060f4:	430b      	orrs	r3, r1
 80060f6:	ea42 0103 	orr.w	r1, r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006102:	e005      	b.n	8006110 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800610c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	3714      	adds	r7, #20
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr
	...

08006120 <ai_log_err>:

static ai_buffer* ai_input;
static ai_buffer* ai_output;

static void ai_log_err(const ai_error err, const char *fct)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d009      	beq.n	8006144 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8006130:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8006132:	461a      	mov	r2, r3
        err.type, err.code);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 800613a:	6839      	ldr	r1, [r7, #0]
 800613c:	4807      	ldr	r0, [pc, #28]	@ (800615c <ai_log_err+0x3c>)
 800613e:	f003 fb7d 	bl	800983c <iprintf>
 8006142:	e009      	b.n	8006158 <ai_log_err+0x38>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8006144:	793b      	ldrb	r3, [r7, #4]
 8006146:	4619      	mov	r1, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800614e:	461a      	mov	r2, r3
 8006150:	4803      	ldr	r0, [pc, #12]	@ (8006160 <ai_log_err+0x40>)
 8006152:	f003 fb73 	bl	800983c <iprintf>

  do {} while (1);
 8006156:	bf00      	nop
 8006158:	bf00      	nop
 800615a:	e7fd      	b.n	8006158 <ai_log_err+0x38>
 800615c:	0800a700 	.word	0x0800a700
 8006160:	0800a734 	.word	0x0800a734

08006164 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b086      	sub	sp, #24
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_mnist_create_and_init(&mnist, act_addr, NULL);
 800616c:	2200      	movs	r2, #0
 800616e:	6879      	ldr	r1, [r7, #4]
 8006170:	4828      	ldr	r0, [pc, #160]	@ (8006214 <ai_boostrap+0xb0>)
 8006172:	f000 fb33 	bl	80067dc <ai_mnist_create_and_init>
 8006176:	4603      	mov	r3, r0
 8006178:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 800617a:	7b3b      	ldrb	r3, [r7, #12]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d006      	beq.n	800618e <ai_boostrap+0x2a>
    ai_log_err(err, "ai_mnist_create_and_init");
 8006180:	4925      	ldr	r1, [pc, #148]	@ (8006218 <ai_boostrap+0xb4>)
 8006182:	68f8      	ldr	r0, [r7, #12]
 8006184:	f7ff ffcc 	bl	8006120 <ai_log_err>
    return -1;
 8006188:	f04f 33ff 	mov.w	r3, #4294967295
 800618c:	e03e      	b.n	800620c <ai_boostrap+0xa8>
  }

  ai_input = ai_mnist_inputs_get(mnist, NULL);
 800618e:	4b21      	ldr	r3, [pc, #132]	@ (8006214 <ai_boostrap+0xb0>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	2100      	movs	r1, #0
 8006194:	4618      	mov	r0, r3
 8006196:	f000 fb9f 	bl	80068d8 <ai_mnist_inputs_get>
 800619a:	4603      	mov	r3, r0
 800619c:	4a1f      	ldr	r2, [pc, #124]	@ (800621c <ai_boostrap+0xb8>)
 800619e:	6013      	str	r3, [r2, #0]
  ai_output = ai_mnist_outputs_get(mnist, NULL);
 80061a0:	4b1c      	ldr	r3, [pc, #112]	@ (8006214 <ai_boostrap+0xb0>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2100      	movs	r1, #0
 80061a6:	4618      	mov	r0, r3
 80061a8:	f000 fbb0 	bl	800690c <ai_mnist_outputs_get>
 80061ac:	4603      	mov	r3, r0
 80061ae:	4a1c      	ldr	r2, [pc, #112]	@ (8006220 <ai_boostrap+0xbc>)
 80061b0:	6013      	str	r3, [r2, #0]

#if defined(AI_MNIST_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_MNIST_IN_NUM; idx++) {
 80061b2:	2300      	movs	r3, #0
 80061b4:	617b      	str	r3, [r7, #20]
 80061b6:	e00f      	b.n	80061d8 <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 80061b8:	4b18      	ldr	r3, [pc, #96]	@ (800621c <ai_boostrap+0xb8>)
 80061ba:	6819      	ldr	r1, [r3, #0]
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	4613      	mov	r3, r2
 80061c0:	00db      	lsls	r3, r3, #3
 80061c2:	1a9b      	subs	r3, r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	440b      	add	r3, r1
 80061c8:	685a      	ldr	r2, [r3, #4]
 80061ca:	4916      	ldr	r1, [pc, #88]	@ (8006224 <ai_boostrap+0xc0>)
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_MNIST_IN_NUM; idx++) {
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	3301      	adds	r3, #1
 80061d6:	617b      	str	r3, [r7, #20]
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	ddec      	ble.n	80061b8 <ai_boostrap+0x54>

#if defined(AI_MNIST_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_MNIST_OUT_NUM; idx++) {
 80061de:	2300      	movs	r3, #0
 80061e0:	613b      	str	r3, [r7, #16]
 80061e2:	e00f      	b.n	8006204 <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 80061e4:	4b0e      	ldr	r3, [pc, #56]	@ (8006220 <ai_boostrap+0xbc>)
 80061e6:	6819      	ldr	r1, [r3, #0]
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	4613      	mov	r3, r2
 80061ec:	00db      	lsls	r3, r3, #3
 80061ee:	1a9b      	subs	r3, r3, r2
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	440b      	add	r3, r1
 80061f4:	685a      	ldr	r2, [r3, #4]
 80061f6:	490c      	ldr	r1, [pc, #48]	@ (8006228 <ai_boostrap+0xc4>)
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_MNIST_OUT_NUM; idx++) {
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	3301      	adds	r3, #1
 8006202:	613b      	str	r3, [r7, #16]
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	2b00      	cmp	r3, #0
 8006208:	ddec      	ble.n	80061e4 <ai_boostrap+0x80>
  for (int idx=0; idx < AI_MNIST_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	3718      	adds	r7, #24
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}
 8006214:	20001a5c 	.word	0x20001a5c
 8006218:	0800a764 	.word	0x0800a764
 800621c:	20001a60 	.word	0x20001a60
 8006220:	20001a64 	.word	0x20001a64
 8006224:	20000b30 	.word	0x20000b30
 8006228:	20000b34 	.word	0x20000b34

0800622c <ai_run>:

static int ai_run(void)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_mnist_run(mnist, ai_input, ai_output);
 8006232:	4b0f      	ldr	r3, [pc, #60]	@ (8006270 <ai_run+0x44>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a0f      	ldr	r2, [pc, #60]	@ (8006274 <ai_run+0x48>)
 8006238:	6811      	ldr	r1, [r2, #0]
 800623a:	4a0f      	ldr	r2, [pc, #60]	@ (8006278 <ai_run+0x4c>)
 800623c:	6812      	ldr	r2, [r2, #0]
 800623e:	4618      	mov	r0, r3
 8006240:	f000 fbba 	bl	80069b8 <ai_mnist_run>
 8006244:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d00c      	beq.n	8006266 <ai_run+0x3a>
    ai_log_err(ai_mnist_get_error(mnist),
 800624c:	4b08      	ldr	r3, [pc, #32]	@ (8006270 <ai_run+0x44>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4618      	mov	r0, r3
 8006252:	f000 faa1 	bl	8006798 <ai_mnist_get_error>
 8006256:	4603      	mov	r3, r0
 8006258:	4908      	ldr	r1, [pc, #32]	@ (800627c <ai_run+0x50>)
 800625a:	4618      	mov	r0, r3
 800625c:	f7ff ff60 	bl	8006120 <ai_log_err>
        "ai_mnist_run");
    return -1;
 8006260:	f04f 33ff 	mov.w	r3, #4294967295
 8006264:	e000      	b.n	8006268 <ai_run+0x3c>
  }

  return 0;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3708      	adds	r7, #8
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	20001a5c 	.word	0x20001a5c
 8006274:	20001a60 	.word	0x20001a60
 8006278:	20001a64 	.word	0x20001a64
 800627c:	0800a780 	.word	0x0800a780

08006280 <acquire_and_process_data>:

/* USER CODE BEGIN 2 */
int acquire_and_process_data(ai_i8* data[])
{
 8006280:	b580      	push	{r7, lr}
 8006282:	f6ad 4d68 	subw	sp, sp, #3176	@ 0xc68
 8006286:	af00      	add	r7, sp, #0
 8006288:	f607 4368 	addw	r3, r7, #3176	@ 0xc68
 800628c:	f6a3 4364 	subw	r3, r3, #3172	@ 0xc64
 8006290:	6018      	str	r0, [r3, #0]

    // 1. Variables for data acquisition

    //

    unsigned char tmp[BYTES_IN_FLOATS] = {0};
 8006292:	f607 4368 	addw	r3, r7, #3176	@ 0xc68
 8006296:	f6a3 4358 	subw	r3, r3, #3160	@ 0xc58
 800629a:	2200      	movs	r2, #0
 800629c:	601a      	str	r2, [r3, #0]
 800629e:	3304      	adds	r3, #4
 80062a0:	f640 423c 	movw	r2, #3132	@ 0xc3c
 80062a4:	2100      	movs	r1, #0
 80062a6:	4618      	mov	r0, r3
 80062a8:	f003 fc10 	bl	8009acc <memset>

    int num_elements = sizeof(tmp) / sizeof(tmp[0]);
 80062ac:	f44f 6344 	mov.w	r3, #3136	@ 0xc40
 80062b0:	f8c7 3c58 	str.w	r3, [r7, #3160]	@ 0xc58

    int num_floats = num_elements / 4;
 80062b4:	f8d7 3c58 	ldr.w	r3, [r7, #3160]	@ 0xc58
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	da00      	bge.n	80062be <acquire_and_process_data+0x3e>
 80062bc:	3303      	adds	r3, #3
 80062be:	109b      	asrs	r3, r3, #2
 80062c0:	f8c7 3c54 	str.w	r3, [r7, #3156]	@ 0xc54

    // 2. Receive data from UART

    //

    HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, (uint8_t *)tmp, sizeof(tmp), TIMEOUT);
 80062c4:	f107 0110 	add.w	r1, r7, #16
 80062c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80062cc:	f44f 6244 	mov.w	r2, #3136	@ 0xc40
 80062d0:	483d      	ldr	r0, [pc, #244]	@ (80063c8 <acquire_and_process_data+0x148>)
 80062d2:	f7fe ff1c 	bl	800510e <HAL_UART_Receive>
 80062d6:	4603      	mov	r3, r0
 80062d8:	f887 3c53 	strb.w	r3, [r7, #3155]	@ 0xc53

    // Check the return status of HAL_UART_Receive

    if (status != HAL_OK)
 80062dc:	f897 3c53 	ldrb.w	r3, [r7, #3155]	@ 0xc53
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d007      	beq.n	80062f4 <acquire_and_process_data+0x74>

    {

      printf("Failed to receive data from UART. Error code: %d\n", status);
 80062e4:	f897 3c53 	ldrb.w	r3, [r7, #3155]	@ 0xc53
 80062e8:	4619      	mov	r1, r3
 80062ea:	4838      	ldr	r0, [pc, #224]	@ (80063cc <acquire_and_process_data+0x14c>)
 80062ec:	f003 faa6 	bl	800983c <iprintf>

      return (1);
 80062f0:	2301      	movs	r3, #1
 80062f2:	e063      	b.n	80063bc <acquire_and_process_data+0x13c>

    // 3. Reconstruct floats from bytes

    //

    if (num_elements % 4 != 0)
 80062f4:	f8d7 3c58 	ldr.w	r3, [r7, #3160]	@ 0xc58
 80062f8:	f003 0303 	and.w	r3, r3, #3
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d004      	beq.n	800630a <acquire_and_process_data+0x8a>

    {

      printf("The array length is not a multiple of 4 bytes. Cannot reconstruct floats.\n");
 8006300:	4833      	ldr	r0, [pc, #204]	@ (80063d0 <acquire_and_process_data+0x150>)
 8006302:	f003 fb03 	bl	800990c <puts>

      return (1);
 8006306:	2301      	movs	r3, #1
 8006308:	e058      	b.n	80063bc <acquire_and_process_data+0x13c>

    }

    for (size_t i = 0; i < num_floats; i++)
 800630a:	2300      	movs	r3, #0
 800630c:	f8c7 3c64 	str.w	r3, [r7, #3172]	@ 0xc64
 8006310:	e04d      	b.n	80063ae <acquire_and_process_data+0x12e>

    {

      unsigned char bytes[4] = {0};
 8006312:	f607 4368 	addw	r3, r7, #3176	@ 0xc68
 8006316:	f6a3 435c 	subw	r3, r3, #3164	@ 0xc5c
 800631a:	2200      	movs	r2, #0
 800631c:	601a      	str	r2, [r3, #0]

      // Reconstruction of the bytes

      for (size_t j = 0; j < 4; j++)
 800631e:	2300      	movs	r3, #0
 8006320:	f8c7 3c60 	str.w	r3, [r7, #3168]	@ 0xc60
 8006324:	e018      	b.n	8006358 <acquire_and_process_data+0xd8>

      {

        bytes[j] = tmp[i * 4 + j];
 8006326:	f8d7 3c64 	ldr.w	r3, [r7, #3172]	@ 0xc64
 800632a:	009a      	lsls	r2, r3, #2
 800632c:	f8d7 3c60 	ldr.w	r3, [r7, #3168]	@ 0xc60
 8006330:	4413      	add	r3, r2
 8006332:	f607 4268 	addw	r2, r7, #3176	@ 0xc68
 8006336:	f6a2 4258 	subw	r2, r2, #3160	@ 0xc58
 800633a:	5cd1      	ldrb	r1, [r2, r3]
 800633c:	f607 4368 	addw	r3, r7, #3176	@ 0xc68
 8006340:	f6a3 425c 	subw	r2, r3, #3164	@ 0xc5c
 8006344:	f8d7 3c60 	ldr.w	r3, [r7, #3168]	@ 0xc60
 8006348:	4413      	add	r3, r2
 800634a:	460a      	mov	r2, r1
 800634c:	701a      	strb	r2, [r3, #0]
      for (size_t j = 0; j < 4; j++)
 800634e:	f8d7 3c60 	ldr.w	r3, [r7, #3168]	@ 0xc60
 8006352:	3301      	adds	r3, #1
 8006354:	f8c7 3c60 	str.w	r3, [r7, #3168]	@ 0xc60
 8006358:	f8d7 3c60 	ldr.w	r3, [r7, #3168]	@ 0xc60
 800635c:	2b03      	cmp	r3, #3
 800635e:	d9e2      	bls.n	8006326 <acquire_and_process_data+0xa6>

      }

      // Store the bytes in 'data'

      for (size_t k = 0; k < 4; k++)
 8006360:	2300      	movs	r3, #0
 8006362:	f8c7 3c5c 	str.w	r3, [r7, #3164]	@ 0xc5c
 8006366:	e019      	b.n	800639c <acquire_and_process_data+0x11c>

      {

        ((uint8_t *)data)[(i * 4 + k)] = bytes[k];
 8006368:	f8d7 3c64 	ldr.w	r3, [r7, #3172]	@ 0xc64
 800636c:	009a      	lsls	r2, r3, #2
 800636e:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8006372:	4413      	add	r3, r2
 8006374:	f607 4268 	addw	r2, r7, #3176	@ 0xc68
 8006378:	f6a2 4264 	subw	r2, r2, #3172	@ 0xc64
 800637c:	6812      	ldr	r2, [r2, #0]
 800637e:	4413      	add	r3, r2
 8006380:	f607 4268 	addw	r2, r7, #3176	@ 0xc68
 8006384:	f6a2 415c 	subw	r1, r2, #3164	@ 0xc5c
 8006388:	f8d7 2c5c 	ldr.w	r2, [r7, #3164]	@ 0xc5c
 800638c:	440a      	add	r2, r1
 800638e:	7812      	ldrb	r2, [r2, #0]
 8006390:	701a      	strb	r2, [r3, #0]
      for (size_t k = 0; k < 4; k++)
 8006392:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8006396:	3301      	adds	r3, #1
 8006398:	f8c7 3c5c 	str.w	r3, [r7, #3164]	@ 0xc5c
 800639c:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 80063a0:	2b03      	cmp	r3, #3
 80063a2:	d9e1      	bls.n	8006368 <acquire_and_process_data+0xe8>
    for (size_t i = 0; i < num_floats; i++)
 80063a4:	f8d7 3c64 	ldr.w	r3, [r7, #3172]	@ 0xc64
 80063a8:	3301      	adds	r3, #1
 80063aa:	f8c7 3c64 	str.w	r3, [r7, #3172]	@ 0xc64
 80063ae:	f8d7 3c54 	ldr.w	r3, [r7, #3156]	@ 0xc54
 80063b2:	f8d7 2c64 	ldr.w	r2, [r7, #3172]	@ 0xc64
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d3ab      	bcc.n	8006312 <acquire_and_process_data+0x92>

      }

    }

    return (0);
 80063ba:	2300      	movs	r3, #0

}
 80063bc:	4618      	mov	r0, r3
 80063be:	f607 4768 	addw	r7, r7, #3176	@ 0xc68
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
 80063c6:	bf00      	nop
 80063c8:	200009a8 	.word	0x200009a8
 80063cc:	0800a790 	.word	0x0800a790
 80063d0:	0800a7c4 	.word	0x0800a7c4

080063d4 <post_process>:

int post_process(ai_i8* data[])
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b094      	sub	sp, #80	@ 0x50
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]

    // Get the output data

    //

    if (data == NULL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d104      	bne.n	80063ec <post_process+0x18>

    {

      printf("The output data is NULL.\n");
 80063e2:	4839      	ldr	r0, [pc, #228]	@ (80064c8 <post_process+0xf4>)
 80063e4:	f003 fa92 	bl	800990c <puts>

      return (1);
 80063e8:	2301      	movs	r3, #1
 80063ea:	e068      	b.n	80064be <post_process+0xea>

    }

    uint8_t *output = data;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	647b      	str	r3, [r7, #68]	@ 0x44

    // An array to store the float outputs

    float outs[CLASS_NUMBER] = {0.0};
 80063f0:	f107 0318 	add.w	r3, r7, #24
 80063f4:	2228      	movs	r2, #40	@ 0x28
 80063f6:	2100      	movs	r1, #0
 80063f8:	4618      	mov	r0, r3
 80063fa:	f003 fb67 	bl	8009acc <memset>

    uint8_t outs_uint8[CLASS_NUMBER] = {0};
 80063fe:	2300      	movs	r3, #0
 8006400:	60fb      	str	r3, [r7, #12]
 8006402:	f107 0310 	add.w	r3, r7, #16
 8006406:	2200      	movs	r2, #0
 8006408:	601a      	str	r2, [r3, #0]
 800640a:	809a      	strh	r2, [r3, #4]

    /* Convert the probability to float */

    for (size_t i = 0; i < CLASS_NUMBER; i++)
 800640c:	2300      	movs	r3, #0
 800640e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006410:	e03a      	b.n	8006488 <post_process+0xb4>

    {

      uint8_t temp[4] = {0};
 8006412:	2300      	movs	r3, #0
 8006414:	60bb      	str	r3, [r7, #8]

      // Extract 4 bytes to reconstruct a float

      for (size_t j = 0; j < 4; j++)
 8006416:	2300      	movs	r3, #0
 8006418:	64bb      	str	r3, [r7, #72]	@ 0x48
 800641a:	e00f      	b.n	800643c <post_process+0x68>

      {

        temp[j] = output[i * 4 + j];
 800641c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800641e:	009a      	lsls	r2, r3, #2
 8006420:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006422:	4413      	add	r3, r2
 8006424:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006426:	4413      	add	r3, r2
 8006428:	7819      	ldrb	r1, [r3, #0]
 800642a:	f107 0208 	add.w	r2, r7, #8
 800642e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006430:	4413      	add	r3, r2
 8006432:	460a      	mov	r2, r1
 8006434:	701a      	strb	r2, [r3, #0]
      for (size_t j = 0; j < 4; j++)
 8006436:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006438:	3301      	adds	r3, #1
 800643a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800643c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800643e:	2b03      	cmp	r3, #3
 8006440:	d9ec      	bls.n	800641c <post_process+0x48>

      }

      // Reconstruct the float from the bytes

      outs[i] = *(float *)&temp;
 8006442:	f107 0308 	add.w	r3, r7, #8
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	3350      	adds	r3, #80	@ 0x50
 800644e:	443b      	add	r3, r7
 8006450:	3b38      	subs	r3, #56	@ 0x38
 8006452:	601a      	str	r2, [r3, #0]

      // Convert the float to uint8_t for UART transmission

      outs_uint8[i] = (char)(outs[i] * 255);
 8006454:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	3350      	adds	r3, #80	@ 0x50
 800645a:	443b      	add	r3, r7
 800645c:	3b38      	subs	r3, #56	@ 0x38
 800645e:	edd3 7a00 	vldr	s15, [r3]
 8006462:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80064cc <post_process+0xf8>
 8006466:	ee67 7a87 	vmul.f32	s15, s15, s14
 800646a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800646e:	edc7 7a00 	vstr	s15, [r7]
 8006472:	783b      	ldrb	r3, [r7, #0]
 8006474:	b2d9      	uxtb	r1, r3
 8006476:	f107 020c 	add.w	r2, r7, #12
 800647a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800647c:	4413      	add	r3, r2
 800647e:	460a      	mov	r2, r1
 8006480:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < CLASS_NUMBER; i++)
 8006482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006484:	3301      	adds	r3, #1
 8006486:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006488:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800648a:	2b09      	cmp	r3, #9
 800648c:	d9c1      	bls.n	8006412 <post_process+0x3e>

// Transmit the output data

//

HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, (uint8_t *)outs_uint8, sizeof(outs_uint8), TIMEOUT);
 800648e:	f107 010c 	add.w	r1, r7, #12
 8006492:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006496:	220a      	movs	r2, #10
 8006498:	480d      	ldr	r0, [pc, #52]	@ (80064d0 <post_process+0xfc>)
 800649a:	f7fe fdaa 	bl	8004ff2 <HAL_UART_Transmit>
 800649e:	4603      	mov	r3, r0
 80064a0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

// Check the return status of HAL_UART_Transmit

if (status != HAL_OK)
 80064a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d007      	beq.n	80064bc <post_process+0xe8>

{

printf("Failed to transmit data to UART. Error code: %d\n", status);
 80064ac:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80064b0:	4619      	mov	r1, r3
 80064b2:	4808      	ldr	r0, [pc, #32]	@ (80064d4 <post_process+0x100>)
 80064b4:	f003 f9c2 	bl	800983c <iprintf>

return (1);
 80064b8:	2301      	movs	r3, #1
 80064ba:	e000      	b.n	80064be <post_process+0xea>

}

return 0;
 80064bc:	2300      	movs	r3, #0

}
 80064be:	4618      	mov	r0, r3
 80064c0:	3750      	adds	r7, #80	@ 0x50
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	0800a810 	.word	0x0800a810
 80064cc:	437f0000 	.word	0x437f0000
 80064d0:	200009a8 	.word	0x200009a8
 80064d4:	0800a82c 	.word	0x0800a82c

080064d8 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 80064dc:	4803      	ldr	r0, [pc, #12]	@ (80064ec <MX_X_CUBE_AI_Init+0x14>)
 80064de:	f003 fa15 	bl	800990c <puts>

  ai_boostrap(data_activations0);
 80064e2:	4803      	ldr	r0, [pc, #12]	@ (80064f0 <MX_X_CUBE_AI_Init+0x18>)
 80064e4:	f7ff fe3e 	bl	8006164 <ai_boostrap>
    /* USER CODE END 5 */
}
 80064e8:	bf00      	nop
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	0800a860 	.word	0x0800a860
 80064f0:	2000000c 	.word	0x2000000c

080064f4 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b086      	sub	sp, #24
 80064f8:	af00      	add	r7, sp, #0
void MX_X_CUBE_AI_Process(void)
 80064fa:	f107 0320 	add.w	r3, r7, #32
 80064fe:	60bb      	str	r3, [r7, #8]

    /* USER CODE BEGIN 6 */

  int res = -1;
 8006500:	f04f 33ff 	mov.w	r3, #4294967295
 8006504:	617b      	str	r3, [r7, #20]

  uint8_t *in_data = ai_input[0].data;
 8006506:	4b19      	ldr	r3, [pc, #100]	@ (800656c <MX_X_CUBE_AI_Process+0x78>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	613b      	str	r3, [r7, #16]

  uint8_t *out_data = ai_output[0].data;
 800650e:	4b18      	ldr	r3, [pc, #96]	@ (8006570 <MX_X_CUBE_AI_Process+0x7c>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	60fb      	str	r3, [r7, #12]

      return;

  }

  if (mnist) {
 8006516:	4b17      	ldr	r3, [pc, #92]	@ (8006574 <MX_X_CUBE_AI_Process+0x80>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d013      	beq.n	8006546 <MX_X_CUBE_AI_Process+0x52>

    do {

      /* 1 - acquire and pre-process input data */

      res = acquire_and_process_data(in_data);
 800651e:	6938      	ldr	r0, [r7, #16]
 8006520:	f7ff feae 	bl	8006280 <acquire_and_process_data>
 8006524:	6178      	str	r0, [r7, #20]

      /* 2 - process the data - call inference engine */

      if (res == 0)
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d102      	bne.n	8006532 <MX_X_CUBE_AI_Process+0x3e>

        res = ai_run();
 800652c:	f7ff fe7e 	bl	800622c <ai_run>
 8006530:	6178      	str	r0, [r7, #20]

      /* 3- post-process the predictions */

      if (res == 0)
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d103      	bne.n	8006540 <MX_X_CUBE_AI_Process+0x4c>

        res = post_process(out_data);
 8006538:	68f8      	ldr	r0, [r7, #12]
 800653a:	f7ff ff4b 	bl	80063d4 <post_process>
 800653e:	6178      	str	r0, [r7, #20]

    } while (res==0);
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d0eb      	beq.n	800651e <MX_X_CUBE_AI_Process+0x2a>

  }

  if (res) {
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00a      	beq.n	8006562 <MX_X_CUBE_AI_Process+0x6e>

    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 800654c:	2311      	movs	r3, #17
 800654e:	713b      	strb	r3, [r7, #4]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2210      	movs	r2, #16
 8006554:	f362 231f 	bfi	r3, r2, #8, #24
 8006558:	607b      	str	r3, [r7, #4]

    ai_log_err(err, "Process has FAILED");
 800655a:	4907      	ldr	r1, [pc, #28]	@ (8006578 <MX_X_CUBE_AI_Process+0x84>)
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f7ff fddf 	bl	8006120 <ai_log_err>

  }

    /* USER CODE END 6 */

}
 8006562:	bf00      	nop
 8006564:	3718      	adds	r7, #24
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	20001a60 	.word	0x20001a60
 8006570:	20001a64 	.word	0x20001a64
 8006574:	20001a5c 	.word	0x20001a5c
 8006578:	0800a880 	.word	0x0800a880

0800657c <mnist_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool mnist_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_mnist_activations_map, 1, params)) {
 8006586:	683a      	ldr	r2, [r7, #0]
 8006588:	2101      	movs	r1, #1
 800658a:	4831      	ldr	r0, [pc, #196]	@ (8006650 <mnist_configure_activations+0xd4>)
 800658c:	f000 faee 	bl	8006b6c <ai_platform_get_activations_map>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d051      	beq.n	800663a <mnist_configure_activations+0xbe>
    /* Updating activations (byte) offsets */
    
    input_0_output_array.data = AI_PTR(g_mnist_activations_map[0] + 248);
 8006596:	4b2e      	ldr	r3, [pc, #184]	@ (8006650 <mnist_configure_activations+0xd4>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	33f8      	adds	r3, #248	@ 0xf8
 800659c:	4a2d      	ldr	r2, [pc, #180]	@ (8006654 <mnist_configure_activations+0xd8>)
 800659e:	6093      	str	r3, [r2, #8]
    input_0_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 248);
 80065a0:	4b2b      	ldr	r3, [pc, #172]	@ (8006650 <mnist_configure_activations+0xd4>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	33f8      	adds	r3, #248	@ 0xf8
 80065a6:	4a2b      	ldr	r2, [pc, #172]	@ (8006654 <mnist_configure_activations+0xd8>)
 80065a8:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_scratch0_array.data = AI_PTR(g_mnist_activations_map[0] + 3384);
 80065aa:	4b29      	ldr	r3, [pc, #164]	@ (8006650 <mnist_configure_activations+0xd4>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f603 5338 	addw	r3, r3, #3384	@ 0xd38
 80065b2:	4a29      	ldr	r2, [pc, #164]	@ (8006658 <mnist_configure_activations+0xdc>)
 80065b4:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_scratch0_array.data_start = AI_PTR(g_mnist_activations_map[0] + 3384);
 80065b6:	4b26      	ldr	r3, [pc, #152]	@ (8006650 <mnist_configure_activations+0xd4>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f603 5338 	addw	r3, r3, #3384	@ 0xd38
 80065be:	4a26      	ldr	r2, [pc, #152]	@ (8006658 <mnist_configure_activations+0xdc>)
 80065c0:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_scratch1_array.data = AI_PTR(g_mnist_activations_map[0] + 3420);
 80065c2:	4b23      	ldr	r3, [pc, #140]	@ (8006650 <mnist_configure_activations+0xd4>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f603 535c 	addw	r3, r3, #3420	@ 0xd5c
 80065ca:	4a24      	ldr	r2, [pc, #144]	@ (800665c <mnist_configure_activations+0xe0>)
 80065cc:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_scratch1_array.data_start = AI_PTR(g_mnist_activations_map[0] + 3420);
 80065ce:	4b20      	ldr	r3, [pc, #128]	@ (8006650 <mnist_configure_activations+0xd4>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f603 535c 	addw	r3, r3, #3420	@ 0xd5c
 80065d6:	4a21      	ldr	r2, [pc, #132]	@ (800665c <mnist_configure_activations+0xe0>)
 80065d8:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_output_array.data = AI_PTR(g_mnist_activations_map[0] + 0);
 80065da:	4b1d      	ldr	r3, [pc, #116]	@ (8006650 <mnist_configure_activations+0xd4>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a20      	ldr	r2, [pc, #128]	@ (8006660 <mnist_configure_activations+0xe4>)
 80065e0:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 0);
 80065e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006650 <mnist_configure_activations+0xd4>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006660 <mnist_configure_activations+0xe4>)
 80065e8:	60d3      	str	r3, [r2, #12]
    dense_dense_output_array.data = AI_PTR(g_mnist_activations_map[0] + 1568);
 80065ea:	4b19      	ldr	r3, [pc, #100]	@ (8006650 <mnist_configure_activations+0xd4>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 80065f2:	4a1c      	ldr	r2, [pc, #112]	@ (8006664 <mnist_configure_activations+0xe8>)
 80065f4:	6093      	str	r3, [r2, #8]
    dense_dense_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 1568);
 80065f6:	4b16      	ldr	r3, [pc, #88]	@ (8006650 <mnist_configure_activations+0xd4>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 80065fe:	4a19      	ldr	r2, [pc, #100]	@ (8006664 <mnist_configure_activations+0xe8>)
 8006600:	60d3      	str	r3, [r2, #12]
    dense_output_array.data = AI_PTR(g_mnist_activations_map[0] + 0);
 8006602:	4b13      	ldr	r3, [pc, #76]	@ (8006650 <mnist_configure_activations+0xd4>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a18      	ldr	r2, [pc, #96]	@ (8006668 <mnist_configure_activations+0xec>)
 8006608:	6093      	str	r3, [r2, #8]
    dense_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 0);
 800660a:	4b11      	ldr	r3, [pc, #68]	@ (8006650 <mnist_configure_activations+0xd4>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a16      	ldr	r2, [pc, #88]	@ (8006668 <mnist_configure_activations+0xec>)
 8006610:	60d3      	str	r3, [r2, #12]
    dense_1_dense_output_array.data = AI_PTR(g_mnist_activations_map[0] + 64);
 8006612:	4b0f      	ldr	r3, [pc, #60]	@ (8006650 <mnist_configure_activations+0xd4>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	3340      	adds	r3, #64	@ 0x40
 8006618:	4a14      	ldr	r2, [pc, #80]	@ (800666c <mnist_configure_activations+0xf0>)
 800661a:	6093      	str	r3, [r2, #8]
    dense_1_dense_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 64);
 800661c:	4b0c      	ldr	r3, [pc, #48]	@ (8006650 <mnist_configure_activations+0xd4>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	3340      	adds	r3, #64	@ 0x40
 8006622:	4a12      	ldr	r2, [pc, #72]	@ (800666c <mnist_configure_activations+0xf0>)
 8006624:	60d3      	str	r3, [r2, #12]
    dense_1_output_array.data = AI_PTR(g_mnist_activations_map[0] + 0);
 8006626:	4b0a      	ldr	r3, [pc, #40]	@ (8006650 <mnist_configure_activations+0xd4>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a11      	ldr	r2, [pc, #68]	@ (8006670 <mnist_configure_activations+0xf4>)
 800662c:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 0);
 800662e:	4b08      	ldr	r3, [pc, #32]	@ (8006650 <mnist_configure_activations+0xd4>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a0f      	ldr	r2, [pc, #60]	@ (8006670 <mnist_configure_activations+0xf4>)
 8006634:	60d3      	str	r3, [r2, #12]
    return true;
 8006636:	2301      	movs	r3, #1
 8006638:	e005      	b.n	8006646 <mnist_configure_activations+0xca>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800663a:	2213      	movs	r2, #19
 800663c:	2130      	movs	r1, #48	@ 0x30
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 fb16 	bl	8006c70 <ai_platform_network_set_error>
  return false;
 8006644:	2300      	movs	r3, #0
}
 8006646:	4618      	mov	r0, r3
 8006648:	3708      	adds	r7, #8
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
 800664e:	bf00      	nop
 8006650:	20001a68 	.word	0x20001a68
 8006654:	20000010 	.word	0x20000010
 8006658:	200000d0 	.word	0x200000d0
 800665c:	200000e0 	.word	0x200000e0
 8006660:	20000020 	.word	0x20000020
 8006664:	20000030 	.word	0x20000030
 8006668:	20000040 	.word	0x20000040
 800666c:	20000050 	.word	0x20000050
 8006670:	20000060 	.word	0x20000060

08006674 <mnist_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool mnist_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_mnist_weights_map, 1, params)) {
 800667e:	683a      	ldr	r2, [r7, #0]
 8006680:	2101      	movs	r1, #1
 8006682:	483e      	ldr	r0, [pc, #248]	@ (800677c <mnist_configure_weights+0x108>)
 8006684:	f000 fa1e 	bl	8006ac4 <ai_platform_get_weights_map>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d06b      	beq.n	8006766 <mnist_configure_weights+0xf2>
    /* Updating weights (byte) offsets */
    
    conv2d_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 800668e:	4b3c      	ldr	r3, [pc, #240]	@ (8006780 <mnist_configure_weights+0x10c>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006696:	4a3a      	ldr	r2, [pc, #232]	@ (8006780 <mnist_configure_weights+0x10c>)
 8006698:	6013      	str	r3, [r2, #0]
    conv2d_conv2d_weights_array.data = AI_PTR(g_mnist_weights_map[0] + 0);
 800669a:	4b38      	ldr	r3, [pc, #224]	@ (800677c <mnist_configure_weights+0x108>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a38      	ldr	r2, [pc, #224]	@ (8006780 <mnist_configure_weights+0x10c>)
 80066a0:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_weights_array.data_start = AI_PTR(g_mnist_weights_map[0] + 0);
 80066a2:	4b36      	ldr	r3, [pc, #216]	@ (800677c <mnist_configure_weights+0x108>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a36      	ldr	r2, [pc, #216]	@ (8006780 <mnist_configure_weights+0x10c>)
 80066a8:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 80066aa:	4b36      	ldr	r3, [pc, #216]	@ (8006784 <mnist_configure_weights+0x110>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066b2:	4a34      	ldr	r2, [pc, #208]	@ (8006784 <mnist_configure_weights+0x110>)
 80066b4:	6013      	str	r3, [r2, #0]
    conv2d_conv2d_bias_array.data = AI_PTR(g_mnist_weights_map[0] + 72);
 80066b6:	4b31      	ldr	r3, [pc, #196]	@ (800677c <mnist_configure_weights+0x108>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	3348      	adds	r3, #72	@ 0x48
 80066bc:	4a31      	ldr	r2, [pc, #196]	@ (8006784 <mnist_configure_weights+0x110>)
 80066be:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_bias_array.data_start = AI_PTR(g_mnist_weights_map[0] + 72);
 80066c0:	4b2e      	ldr	r3, [pc, #184]	@ (800677c <mnist_configure_weights+0x108>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	3348      	adds	r3, #72	@ 0x48
 80066c6:	4a2f      	ldr	r2, [pc, #188]	@ (8006784 <mnist_configure_weights+0x110>)
 80066c8:	60d3      	str	r3, [r2, #12]
    dense_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 80066ca:	4b2f      	ldr	r3, [pc, #188]	@ (8006788 <mnist_configure_weights+0x114>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066d2:	4a2d      	ldr	r2, [pc, #180]	@ (8006788 <mnist_configure_weights+0x114>)
 80066d4:	6013      	str	r3, [r2, #0]
    dense_dense_weights_array.data = AI_PTR(g_mnist_weights_map[0] + 80);
 80066d6:	4b29      	ldr	r3, [pc, #164]	@ (800677c <mnist_configure_weights+0x108>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	3350      	adds	r3, #80	@ 0x50
 80066dc:	4a2a      	ldr	r2, [pc, #168]	@ (8006788 <mnist_configure_weights+0x114>)
 80066de:	6093      	str	r3, [r2, #8]
    dense_dense_weights_array.data_start = AI_PTR(g_mnist_weights_map[0] + 80);
 80066e0:	4b26      	ldr	r3, [pc, #152]	@ (800677c <mnist_configure_weights+0x108>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	3350      	adds	r3, #80	@ 0x50
 80066e6:	4a28      	ldr	r2, [pc, #160]	@ (8006788 <mnist_configure_weights+0x114>)
 80066e8:	60d3      	str	r3, [r2, #12]
    dense_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 80066ea:	4b28      	ldr	r3, [pc, #160]	@ (800678c <mnist_configure_weights+0x118>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066f2:	4a26      	ldr	r2, [pc, #152]	@ (800678c <mnist_configure_weights+0x118>)
 80066f4:	6013      	str	r3, [r2, #0]
    dense_dense_bias_array.data = AI_PTR(g_mnist_weights_map[0] + 25168);
 80066f6:	4b21      	ldr	r3, [pc, #132]	@ (800677c <mnist_configure_weights+0x108>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f503 43c4 	add.w	r3, r3, #25088	@ 0x6200
 80066fe:	3350      	adds	r3, #80	@ 0x50
 8006700:	4a22      	ldr	r2, [pc, #136]	@ (800678c <mnist_configure_weights+0x118>)
 8006702:	6093      	str	r3, [r2, #8]
    dense_dense_bias_array.data_start = AI_PTR(g_mnist_weights_map[0] + 25168);
 8006704:	4b1d      	ldr	r3, [pc, #116]	@ (800677c <mnist_configure_weights+0x108>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f503 43c4 	add.w	r3, r3, #25088	@ 0x6200
 800670c:	3350      	adds	r3, #80	@ 0x50
 800670e:	4a1f      	ldr	r2, [pc, #124]	@ (800678c <mnist_configure_weights+0x118>)
 8006710:	60d3      	str	r3, [r2, #12]
    dense_1_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8006712:	4b1f      	ldr	r3, [pc, #124]	@ (8006790 <mnist_configure_weights+0x11c>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800671a:	4a1d      	ldr	r2, [pc, #116]	@ (8006790 <mnist_configure_weights+0x11c>)
 800671c:	6013      	str	r3, [r2, #0]
    dense_1_dense_weights_array.data = AI_PTR(g_mnist_weights_map[0] + 25232);
 800671e:	4b17      	ldr	r3, [pc, #92]	@ (800677c <mnist_configure_weights+0x108>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f503 43c5 	add.w	r3, r3, #25216	@ 0x6280
 8006726:	3310      	adds	r3, #16
 8006728:	4a19      	ldr	r2, [pc, #100]	@ (8006790 <mnist_configure_weights+0x11c>)
 800672a:	6093      	str	r3, [r2, #8]
    dense_1_dense_weights_array.data_start = AI_PTR(g_mnist_weights_map[0] + 25232);
 800672c:	4b13      	ldr	r3, [pc, #76]	@ (800677c <mnist_configure_weights+0x108>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f503 43c5 	add.w	r3, r3, #25216	@ 0x6280
 8006734:	3310      	adds	r3, #16
 8006736:	4a16      	ldr	r2, [pc, #88]	@ (8006790 <mnist_configure_weights+0x11c>)
 8006738:	60d3      	str	r3, [r2, #12]
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800673a:	4b16      	ldr	r3, [pc, #88]	@ (8006794 <mnist_configure_weights+0x120>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006742:	4a14      	ldr	r2, [pc, #80]	@ (8006794 <mnist_configure_weights+0x120>)
 8006744:	6013      	str	r3, [r2, #0]
    dense_1_dense_bias_array.data = AI_PTR(g_mnist_weights_map[0] + 25872);
 8006746:	4b0d      	ldr	r3, [pc, #52]	@ (800677c <mnist_configure_weights+0x108>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f503 43ca 	add.w	r3, r3, #25856	@ 0x6500
 800674e:	3310      	adds	r3, #16
 8006750:	4a10      	ldr	r2, [pc, #64]	@ (8006794 <mnist_configure_weights+0x120>)
 8006752:	6093      	str	r3, [r2, #8]
    dense_1_dense_bias_array.data_start = AI_PTR(g_mnist_weights_map[0] + 25872);
 8006754:	4b09      	ldr	r3, [pc, #36]	@ (800677c <mnist_configure_weights+0x108>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f503 43ca 	add.w	r3, r3, #25856	@ 0x6500
 800675c:	3310      	adds	r3, #16
 800675e:	4a0d      	ldr	r2, [pc, #52]	@ (8006794 <mnist_configure_weights+0x120>)
 8006760:	60d3      	str	r3, [r2, #12]
    return true;
 8006762:	2301      	movs	r3, #1
 8006764:	e005      	b.n	8006772 <mnist_configure_weights+0xfe>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8006766:	2212      	movs	r2, #18
 8006768:	2130      	movs	r1, #48	@ 0x30
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fa80 	bl	8006c70 <ai_platform_network_set_error>
  return false;
 8006770:	2300      	movs	r3, #0
}
 8006772:	4618      	mov	r0, r3
 8006774:	3708      	adds	r7, #8
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop
 800677c:	20001a6c 	.word	0x20001a6c
 8006780:	20000070 	.word	0x20000070
 8006784:	20000080 	.word	0x20000080
 8006788:	20000090 	.word	0x20000090
 800678c:	200000a0 	.word	0x200000a0
 8006790:	200000b0 	.word	0x200000b0
 8006794:	200000c0 	.word	0x200000c0

08006798 <ai_mnist_get_error>:
}


AI_API_ENTRY
ai_error ai_mnist_get_error(ai_handle network)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 fa59 	bl	8006c58 <ai_platform_network_get_error>
 80067a6:	4603      	mov	r3, r0
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3708      	adds	r7, #8
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <ai_mnist_create>:


AI_API_ENTRY
ai_error ai_mnist_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af02      	add	r7, sp, #8
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80067ba:	2300      	movs	r3, #0
 80067bc:	9301      	str	r3, [sp, #4]
 80067be:	2305      	movs	r3, #5
 80067c0:	9300      	str	r3, [sp, #0]
 80067c2:	2301      	movs	r3, #1
 80067c4:	4a04      	ldr	r2, [pc, #16]	@ (80067d8 <ai_mnist_create+0x28>)
 80067c6:	6839      	ldr	r1, [r7, #0]
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 fb41 	bl	8006e50 <ai_platform_network_create>
 80067ce:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3708      	adds	r7, #8
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	2000072c 	.word	0x2000072c

080067dc <ai_mnist_create_and_init>:


AI_API_ENTRY
ai_error ai_mnist_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b094      	sub	sp, #80	@ 0x50
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_mnist_create(network, AI_MNIST_DATA_CONFIG);
 80067e8:	2100      	movs	r1, #0
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f7ff ffe0 	bl	80067b0 <ai_mnist_create>
 80067f0:	4603      	mov	r3, r0
 80067f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 80067f4:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d001      	beq.n	8006800 <ai_mnist_create_and_init+0x24>
    return err;
 80067fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067fe:	e067      	b.n	80068d0 <ai_mnist_create_and_init+0xf4>
  }
  
  if (ai_mnist_data_params_get(&params) != true) {
 8006800:	f107 0310 	add.w	r3, r7, #16
 8006804:	4618      	mov	r0, r3
 8006806:	f000 f8e7 	bl	80069d8 <ai_mnist_data_params_get>
 800680a:	4603      	mov	r3, r0
 800680c:	f083 0301 	eor.w	r3, r3, #1
 8006810:	b2db      	uxtb	r3, r3
 8006812:	2b00      	cmp	r3, #0
 8006814:	d008      	beq.n	8006828 <ai_mnist_create_and_init+0x4c>
    err = ai_mnist_get_error(*network);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4618      	mov	r0, r3
 800681c:	f7ff ffbc 	bl	8006798 <ai_mnist_get_error>
 8006820:	4603      	mov	r3, r0
 8006822:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 8006824:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006826:	e053      	b.n	80068d0 <ai_mnist_create_and_init+0xf4>
  }
#if defined(AI_MNIST_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8006828:	2300      	movs	r3, #0
 800682a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800682e:	e012      	b.n	8006856 <ai_mnist_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8006830:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8006834:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	4413      	add	r3, r2
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	f107 0310 	add.w	r3, r7, #16
 8006844:	330c      	adds	r3, #12
 8006846:	4618      	mov	r0, r3
 8006848:	f000 f92c 	bl	8006aa4 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 800684c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006850:	3301      	adds	r3, #1
 8006852:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d004      	beq.n	8006866 <ai_mnist_create_and_init+0x8a>
 800685c:	8bfb      	ldrh	r3, [r7, #30]
 800685e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8006862:	429a      	cmp	r2, r3
 8006864:	d3e4      	bcc.n	8006830 <ai_mnist_create_and_init+0x54>
  }
#endif
#if defined(AI_MNIST_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 8006866:	2300      	movs	r3, #0
 8006868:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800686c:	e012      	b.n	8006894 <ai_mnist_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 800686e:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8006872:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	4413      	add	r3, r2
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	f107 0310 	add.w	r3, r7, #16
 8006882:	3304      	adds	r3, #4
 8006884:	4618      	mov	r0, r3
 8006886:	f000 f90d 	bl	8006aa4 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800688a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800688e:	3301      	adds	r3, #1
 8006890:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d004      	beq.n	80068a4 <ai_mnist_create_and_init+0xc8>
 800689a:	8afb      	ldrh	r3, [r7, #22]
 800689c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d3e4      	bcc.n	800686e <ai_mnist_create_and_init+0x92>
  }
#endif
  if (ai_mnist_init(*network, &params) != true) {
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f107 0210 	add.w	r2, r7, #16
 80068ac:	4611      	mov	r1, r2
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 f846 	bl	8006940 <ai_mnist_init>
 80068b4:	4603      	mov	r3, r0
 80068b6:	f083 0301 	eor.w	r3, r3, #1
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d006      	beq.n	80068ce <ai_mnist_create_and_init+0xf2>
    err = ai_mnist_get_error(*network);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7ff ff67 	bl	8006798 <ai_mnist_get_error>
 80068ca:	4603      	mov	r3, r0
 80068cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 80068ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3750      	adds	r7, #80	@ 0x50
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <ai_mnist_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_mnist_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d104      	bne.n	80068f2 <ai_mnist_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80068e8:	4b06      	ldr	r3, [pc, #24]	@ (8006904 <ai_mnist_inputs_get+0x2c>)
 80068ea:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a06      	ldr	r2, [pc, #24]	@ (8006908 <ai_mnist_inputs_get+0x30>)
 80068f0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 80068f2:	6839      	ldr	r1, [r7, #0]
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f000 f9c1 	bl	8006c7c <ai_platform_inputs_get>
 80068fa:	4603      	mov	r3, r0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3708      	adds	r7, #8
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}
 8006904:	2000072c 	.word	0x2000072c
 8006908:	a1c00100 	.word	0xa1c00100

0800690c <ai_mnist_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_mnist_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b082      	sub	sp, #8
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d104      	bne.n	8006926 <ai_mnist_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800691c:	4b06      	ldr	r3, [pc, #24]	@ (8006938 <ai_mnist_outputs_get+0x2c>)
 800691e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a06      	ldr	r2, [pc, #24]	@ (800693c <ai_mnist_outputs_get+0x30>)
 8006924:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8006926:	6839      	ldr	r1, [r7, #0]
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f000 fa1d 	bl	8006d68 <ai_platform_outputs_get>
 800692e:	4603      	mov	r3, r0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3708      	adds	r7, #8
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}
 8006938:	2000072c 	.word	0x2000072c
 800693c:	a1c00100 	.word	0xa1c00100

08006940 <ai_mnist_init>:


AI_API_ENTRY
ai_bool ai_mnist_init(
  ai_handle network, const ai_network_params* params)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800694a:	6839      	ldr	r1, [r7, #0]
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 fac1 	bl	8006ed4 <ai_platform_network_init>
 8006952:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8006954:	2301      	movs	r3, #1
 8006956:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d101      	bne.n	8006962 <ai_mnist_init+0x22>
 800695e:	2300      	movs	r3, #0
 8006960:	e026      	b.n	80069b0 <ai_mnist_init+0x70>
  ok &= mnist_configure_weights(net_ctx, params);
 8006962:	6839      	ldr	r1, [r7, #0]
 8006964:	68f8      	ldr	r0, [r7, #12]
 8006966:	f7ff fe85 	bl	8006674 <mnist_configure_weights>
 800696a:	4603      	mov	r3, r0
 800696c:	461a      	mov	r2, r3
 800696e:	7afb      	ldrb	r3, [r7, #11]
 8006970:	4013      	ands	r3, r2
 8006972:	2b00      	cmp	r3, #0
 8006974:	bf14      	ite	ne
 8006976:	2301      	movne	r3, #1
 8006978:	2300      	moveq	r3, #0
 800697a:	72fb      	strb	r3, [r7, #11]
  ok &= mnist_configure_activations(net_ctx, params);
 800697c:	6839      	ldr	r1, [r7, #0]
 800697e:	68f8      	ldr	r0, [r7, #12]
 8006980:	f7ff fdfc 	bl	800657c <mnist_configure_activations>
 8006984:	4603      	mov	r3, r0
 8006986:	461a      	mov	r2, r3
 8006988:	7afb      	ldrb	r3, [r7, #11]
 800698a:	4013      	ands	r3, r2
 800698c:	2b00      	cmp	r3, #0
 800698e:	bf14      	ite	ne
 8006990:	2301      	movne	r3, #1
 8006992:	2300      	moveq	r3, #0
 8006994:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 fb6a 	bl	8007070 <ai_platform_network_post_init>
 800699c:	4603      	mov	r3, r0
 800699e:	461a      	mov	r2, r3
 80069a0:	7afb      	ldrb	r3, [r7, #11]
 80069a2:	4013      	ands	r3, r2
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	bf14      	ite	ne
 80069a8:	2301      	movne	r3, #1
 80069aa:	2300      	moveq	r3, #0
 80069ac:	72fb      	strb	r3, [r7, #11]

  return ok;
 80069ae:	7afb      	ldrb	r3, [r7, #11]
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3710      	adds	r7, #16
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <ai_mnist_run>:


AI_API_ENTRY
ai_i32 ai_mnist_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b084      	sub	sp, #16
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	68b9      	ldr	r1, [r7, #8]
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	f000 fb81 	bl	80070d0 <ai_platform_network_process>
 80069ce:	4603      	mov	r3, r0
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3710      	adds	r7, #16
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <ai_mnist_data_params_get>:
 * @ingroup mnist_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_mnist_data_params_get(ai_network_params* params)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b086      	sub	sp, #24
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d101      	bne.n	80069ea <ai_mnist_data_params_get+0x12>
 80069e6:	2300      	movs	r3, #0
 80069e8:	e016      	b.n	8006a18 <ai_mnist_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 80069ea:	4a0d      	ldr	r2, [pc, #52]	@ (8006a20 <ai_mnist_data_params_get+0x48>)
 80069ec:	f107 0310 	add.w	r3, r7, #16
 80069f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80069f4:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_MNIST_DATA_ACTIVATIONS_COUNT, g_mnist_data_map_activations);
  
  const ai_buffer_array map_weights = 
 80069f8:	4a0a      	ldr	r2, [pc, #40]	@ (8006a24 <ai_mnist_data_params_get+0x4c>)
 80069fa:	f107 0308 	add.w	r3, r7, #8
 80069fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006a02:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_MNIST_DATA_WEIGHTS_COUNT, g_mnist_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8006a06:	f107 0210 	add.w	r2, r7, #16
 8006a0a:	f107 0308 	add.w	r3, r7, #8
 8006a0e:	4619      	mov	r1, r3
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f000 f8ff 	bl	8006c14 <ai_platform_bind_network_params>
 8006a16:	4603      	mov	r3, r0
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	3718      	adds	r7, #24
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}
 8006a20:	0800a8b4 	.word	0x0800a8b4
 8006a24:	0800a8bc 	.word	0x0800a8bc

08006a28 <ai_buffer_get_size>:
 8006a28:	b378      	cbz	r0, 8006a8a <ai_buffer_get_size+0x62>
 8006a2a:	b410      	push	{r4}
 8006a2c:	6803      	ldr	r3, [r0, #0]
 8006a2e:	4a17      	ldr	r2, [pc, #92]	@ (8006a8c <ai_buffer_get_size+0x64>)
 8006a30:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8006a34:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d01e      	beq.n	8006a7a <ai_buffer_get_size+0x52>
 8006a3c:	6984      	ldr	r4, [r0, #24]
 8006a3e:	6862      	ldr	r2, [r4, #4]
 8006a40:	7d03      	ldrb	r3, [r0, #20]
 8006a42:	6941      	ldr	r1, [r0, #20]
 8006a44:	f1a3 0301 	sub.w	r3, r3, #1
 8006a48:	fab3 f383 	clz	r3, r3
 8006a4c:	095b      	lsrs	r3, r3, #5
 8006a4e:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8006a52:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8006a56:	da0b      	bge.n	8006a70 <ai_buffer_get_size+0x48>
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d102      	bne.n	8006a62 <ai_buffer_get_size+0x3a>
 8006a5c:	2802      	cmp	r0, #2
 8006a5e:	d007      	beq.n	8006a70 <ai_buffer_get_size+0x48>
 8006a60:	2302      	movs	r3, #2
 8006a62:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8006a66:	3301      	adds	r3, #1
 8006a68:	4298      	cmp	r0, r3
 8006a6a:	fb01 f202 	mul.w	r2, r1, r2
 8006a6e:	d1f3      	bne.n	8006a58 <ai_buffer_get_size+0x30>
 8006a70:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8006a74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a78:	4770      	bx	lr
 8006a7a:	2900      	cmp	r1, #0
 8006a7c:	d0de      	beq.n	8006a3c <ai_buffer_get_size+0x14>
 8006a7e:	6984      	ldr	r4, [r0, #24]
 8006a80:	6862      	ldr	r2, [r4, #4]
 8006a82:	321f      	adds	r2, #31
 8006a84:	f022 021f 	bic.w	r2, r2, #31
 8006a88:	e7da      	b.n	8006a40 <ai_buffer_get_size+0x18>
 8006a8a:	4770      	bx	lr
 8006a8c:	000400c0 	.word	0x000400c0

08006a90 <ai_buffer_array_sane>:
 8006a90:	b138      	cbz	r0, 8006aa2 <ai_buffer_array_sane+0x12>
 8006a92:	6843      	ldr	r3, [r0, #4]
 8006a94:	b123      	cbz	r3, 8006aa0 <ai_buffer_array_sane+0x10>
 8006a96:	8840      	ldrh	r0, [r0, #2]
 8006a98:	3800      	subs	r0, #0
 8006a9a:	bf18      	it	ne
 8006a9c:	2001      	movne	r0, #1
 8006a9e:	4770      	bx	lr
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	4770      	bx	lr

08006aa4 <ai_buffer_array_item_set_address>:
 8006aa4:	b150      	cbz	r0, 8006abc <ai_buffer_array_item_set_address+0x18>
 8006aa6:	6843      	ldr	r3, [r0, #4]
 8006aa8:	b14b      	cbz	r3, 8006abe <ai_buffer_array_item_set_address+0x1a>
 8006aaa:	8840      	ldrh	r0, [r0, #2]
 8006aac:	b900      	cbnz	r0, 8006ab0 <ai_buffer_array_item_set_address+0xc>
 8006aae:	4770      	bx	lr
 8006ab0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8006ab4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006ab8:	2001      	movs	r0, #1
 8006aba:	605a      	str	r2, [r3, #4]
 8006abc:	4770      	bx	lr
 8006abe:	4618      	mov	r0, r3
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop

08006ac4 <ai_platform_get_weights_map>:
 8006ac4:	2a00      	cmp	r2, #0
 8006ac6:	d037      	beq.n	8006b38 <ai_platform_get_weights_map+0x74>
 8006ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aca:	4604      	mov	r4, r0
 8006acc:	b1a0      	cbz	r0, 8006af8 <ai_platform_get_weights_map+0x34>
 8006ace:	460f      	mov	r7, r1
 8006ad0:	b191      	cbz	r1, 8006af8 <ai_platform_get_weights_map+0x34>
 8006ad2:	4b25      	ldr	r3, [pc, #148]	@ (8006b68 <ai_platform_get_weights_map+0xa4>)
 8006ad4:	6810      	ldr	r0, [r2, #0]
 8006ad6:	4298      	cmp	r0, r3
 8006ad8:	4615      	mov	r5, r2
 8006ada:	d00f      	beq.n	8006afc <ai_platform_get_weights_map+0x38>
 8006adc:	6855      	ldr	r5, [r2, #4]
 8006ade:	b15d      	cbz	r5, 8006af8 <ai_platform_get_weights_map+0x34>
 8006ae0:	682e      	ldr	r6, [r5, #0]
 8006ae2:	429e      	cmp	r6, r3
 8006ae4:	d02a      	beq.n	8006b3c <ai_platform_get_weights_map+0x78>
 8006ae6:	f1a1 0001 	sub.w	r0, r1, #1
 8006aea:	6025      	str	r5, [r4, #0]
 8006aec:	fab0 f080 	clz	r0, r0
 8006af0:	0940      	lsrs	r0, r0, #5
 8006af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006af4:	42a7      	cmp	r7, r4
 8006af6:	d034      	beq.n	8006b62 <ai_platform_get_weights_map+0x9e>
 8006af8:	2000      	movs	r0, #0
 8006afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006afc:	1d10      	adds	r0, r2, #4
 8006afe:	f7ff ffc7 	bl	8006a90 <ai_buffer_array_sane>
 8006b02:	2800      	cmp	r0, #0
 8006b04:	d0f8      	beq.n	8006af8 <ai_platform_get_weights_map+0x34>
 8006b06:	88eb      	ldrh	r3, [r5, #6]
 8006b08:	429f      	cmp	r7, r3
 8006b0a:	d1f5      	bne.n	8006af8 <ai_platform_get_weights_map+0x34>
 8006b0c:	f04f 0c00 	mov.w	ip, #0
 8006b10:	1f20      	subs	r0, r4, #4
 8006b12:	46e6      	mov	lr, ip
 8006b14:	68ab      	ldr	r3, [r5, #8]
 8006b16:	4463      	add	r3, ip
 8006b18:	f10c 0c1c 	add.w	ip, ip, #28
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	b12b      	cbz	r3, 8006b2c <ai_platform_get_weights_map+0x68>
 8006b20:	f10e 0e01 	add.w	lr, lr, #1
 8006b24:	4577      	cmp	r7, lr
 8006b26:	f840 3f04 	str.w	r3, [r0, #4]!
 8006b2a:	d1f3      	bne.n	8006b14 <ai_platform_get_weights_map+0x50>
 8006b2c:	eba7 000e 	sub.w	r0, r7, lr
 8006b30:	fab0 f080 	clz	r0, r0
 8006b34:	0940      	lsrs	r0, r0, #5
 8006b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b38:	2000      	movs	r0, #0
 8006b3a:	4770      	bx	lr
 8006b3c:	1f20      	subs	r0, r4, #4
 8006b3e:	462a      	mov	r2, r5
 8006b40:	2400      	movs	r4, #0
 8006b42:	e000      	b.n	8006b46 <ai_platform_get_weights_map+0x82>
 8006b44:	461c      	mov	r4, r3
 8006b46:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8006b4a:	42b3      	cmp	r3, r6
 8006b4c:	d0d2      	beq.n	8006af4 <ai_platform_get_weights_map+0x30>
 8006b4e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006b52:	1c63      	adds	r3, r4, #1
 8006b54:	429f      	cmp	r7, r3
 8006b56:	d1f5      	bne.n	8006b44 <ai_platform_get_weights_map+0x80>
 8006b58:	3402      	adds	r4, #2
 8006b5a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006b5e:	42b3      	cmp	r3, r6
 8006b60:	d1ca      	bne.n	8006af8 <ai_platform_get_weights_map+0x34>
 8006b62:	2001      	movs	r0, #1
 8006b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b66:	bf00      	nop
 8006b68:	a1facade 	.word	0xa1facade

08006b6c <ai_platform_get_activations_map>:
 8006b6c:	2a00      	cmp	r2, #0
 8006b6e:	d038      	beq.n	8006be2 <ai_platform_get_activations_map+0x76>
 8006b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b72:	4604      	mov	r4, r0
 8006b74:	b1a0      	cbz	r0, 8006ba0 <ai_platform_get_activations_map+0x34>
 8006b76:	460f      	mov	r7, r1
 8006b78:	b191      	cbz	r1, 8006ba0 <ai_platform_get_activations_map+0x34>
 8006b7a:	4b25      	ldr	r3, [pc, #148]	@ (8006c10 <ai_platform_get_activations_map+0xa4>)
 8006b7c:	6810      	ldr	r0, [r2, #0]
 8006b7e:	4298      	cmp	r0, r3
 8006b80:	4615      	mov	r5, r2
 8006b82:	d00f      	beq.n	8006ba4 <ai_platform_get_activations_map+0x38>
 8006b84:	6a15      	ldr	r5, [r2, #32]
 8006b86:	b15d      	cbz	r5, 8006ba0 <ai_platform_get_activations_map+0x34>
 8006b88:	682e      	ldr	r6, [r5, #0]
 8006b8a:	429e      	cmp	r6, r3
 8006b8c:	d02b      	beq.n	8006be6 <ai_platform_get_activations_map+0x7a>
 8006b8e:	f1a1 0001 	sub.w	r0, r1, #1
 8006b92:	6025      	str	r5, [r4, #0]
 8006b94:	fab0 f080 	clz	r0, r0
 8006b98:	0940      	lsrs	r0, r0, #5
 8006b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b9c:	42a7      	cmp	r7, r4
 8006b9e:	d035      	beq.n	8006c0c <ai_platform_get_activations_map+0xa0>
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ba4:	f102 000c 	add.w	r0, r2, #12
 8006ba8:	f7ff ff72 	bl	8006a90 <ai_buffer_array_sane>
 8006bac:	2800      	cmp	r0, #0
 8006bae:	d0f7      	beq.n	8006ba0 <ai_platform_get_activations_map+0x34>
 8006bb0:	89eb      	ldrh	r3, [r5, #14]
 8006bb2:	429f      	cmp	r7, r3
 8006bb4:	d1f4      	bne.n	8006ba0 <ai_platform_get_activations_map+0x34>
 8006bb6:	f04f 0c00 	mov.w	ip, #0
 8006bba:	1f20      	subs	r0, r4, #4
 8006bbc:	46e6      	mov	lr, ip
 8006bbe:	692b      	ldr	r3, [r5, #16]
 8006bc0:	4463      	add	r3, ip
 8006bc2:	f10c 0c1c 	add.w	ip, ip, #28
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	b12b      	cbz	r3, 8006bd6 <ai_platform_get_activations_map+0x6a>
 8006bca:	f10e 0e01 	add.w	lr, lr, #1
 8006bce:	4577      	cmp	r7, lr
 8006bd0:	f840 3f04 	str.w	r3, [r0, #4]!
 8006bd4:	d1f3      	bne.n	8006bbe <ai_platform_get_activations_map+0x52>
 8006bd6:	eba7 000e 	sub.w	r0, r7, lr
 8006bda:	fab0 f080 	clz	r0, r0
 8006bde:	0940      	lsrs	r0, r0, #5
 8006be0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006be2:	2000      	movs	r0, #0
 8006be4:	4770      	bx	lr
 8006be6:	1f20      	subs	r0, r4, #4
 8006be8:	462a      	mov	r2, r5
 8006bea:	2400      	movs	r4, #0
 8006bec:	e000      	b.n	8006bf0 <ai_platform_get_activations_map+0x84>
 8006bee:	461c      	mov	r4, r3
 8006bf0:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8006bf4:	42b3      	cmp	r3, r6
 8006bf6:	d0d1      	beq.n	8006b9c <ai_platform_get_activations_map+0x30>
 8006bf8:	f840 3f04 	str.w	r3, [r0, #4]!
 8006bfc:	1c63      	adds	r3, r4, #1
 8006bfe:	429f      	cmp	r7, r3
 8006c00:	d1f5      	bne.n	8006bee <ai_platform_get_activations_map+0x82>
 8006c02:	3402      	adds	r4, #2
 8006c04:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006c08:	42b3      	cmp	r3, r6
 8006c0a:	d1c9      	bne.n	8006ba0 <ai_platform_get_activations_map+0x34>
 8006c0c:	2001      	movs	r0, #1
 8006c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c10:	a1facade 	.word	0xa1facade

08006c14 <ai_platform_bind_network_params>:
 8006c14:	b1a0      	cbz	r0, 8006c40 <ai_platform_bind_network_params+0x2c>
 8006c16:	b1b1      	cbz	r1, 8006c46 <ai_platform_bind_network_params+0x32>
 8006c18:	b1c2      	cbz	r2, 8006c4c <ai_platform_bind_network_params+0x38>
 8006c1a:	b410      	push	{r4}
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	4c0d      	ldr	r4, [pc, #52]	@ (8006c54 <ai_platform_bind_network_params+0x40>)
 8006c20:	f843 4b04 	str.w	r4, [r3], #4
 8006c24:	f100 0c0c 	add.w	ip, r0, #12
 8006c28:	c903      	ldmia	r1, {r0, r1}
 8006c2a:	e883 0003 	stmia.w	r3, {r0, r1}
 8006c2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006c32:	e88c 0003 	stmia.w	ip, {r0, r1}
 8006c36:	2301      	movs	r3, #1
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c3e:	4770      	bx	lr
 8006c40:	4603      	mov	r3, r0
 8006c42:	4618      	mov	r0, r3
 8006c44:	4770      	bx	lr
 8006c46:	460b      	mov	r3, r1
 8006c48:	4618      	mov	r0, r3
 8006c4a:	4770      	bx	lr
 8006c4c:	4613      	mov	r3, r2
 8006c4e:	4618      	mov	r0, r3
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	a1facade 	.word	0xa1facade

08006c58 <ai_platform_network_get_error>:
 8006c58:	4b04      	ldr	r3, [pc, #16]	@ (8006c6c <ai_platform_network_get_error+0x14>)
 8006c5a:	6802      	ldr	r2, [r0, #0]
 8006c5c:	4393      	bics	r3, r2
 8006c5e:	d102      	bne.n	8006c66 <ai_platform_network_get_error+0xe>
 8006c60:	300c      	adds	r0, #12
 8006c62:	f000 bc77 	b.w	8007554 <core_get_error>
 8006c66:	f241 0010 	movw	r0, #4112	@ 0x1010
 8006c6a:	4770      	bx	lr
 8006c6c:	a1c00100 	.word	0xa1c00100

08006c70 <ai_platform_network_set_error>:
 8006c70:	b110      	cbz	r0, 8006c78 <ai_platform_network_set_error+0x8>
 8006c72:	300c      	adds	r0, #12
 8006c74:	f000 bc74 	b.w	8007560 <core_set_error>
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop

08006c7c <ai_platform_inputs_get>:
 8006c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c80:	4b38      	ldr	r3, [pc, #224]	@ (8006d64 <ai_platform_inputs_get+0xe8>)
 8006c82:	6802      	ldr	r2, [r0, #0]
 8006c84:	b085      	sub	sp, #20
 8006c86:	4393      	bics	r3, r2
 8006c88:	9003      	str	r0, [sp, #12]
 8006c8a:	9102      	str	r1, [sp, #8]
 8006c8c:	d160      	bne.n	8006d50 <ai_platform_inputs_get+0xd4>
 8006c8e:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d04f      	beq.n	8006d34 <ai_platform_inputs_get+0xb8>
 8006c94:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 8006c98:	f1ba 0f00 	cmp.w	sl, #0
 8006c9c:	d04a      	beq.n	8006d34 <ai_platform_inputs_get+0xb8>
 8006c9e:	f04f 0b00 	mov.w	fp, #0
 8006ca2:	465d      	mov	r5, fp
 8006ca4:	e016      	b.n	8006cd4 <ai_platform_inputs_get+0x58>
 8006ca6:	9901      	ldr	r1, [sp, #4]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	507a      	str	r2, [r7, r1]
 8006cac:	69b1      	ldr	r1, [r6, #24]
 8006cae:	684e      	ldr	r6, [r1, #4]
 8006cb0:	60a3      	str	r3, [r4, #8]
 8006cb2:	f04f 0201 	mov.w	r2, #1
 8006cb6:	7522      	strb	r2, [r4, #20]
 8006cb8:	6961      	ldr	r1, [r4, #20]
 8006cba:	6020      	str	r0, [r4, #0]
 8006cbc:	f369 211f 	bfi	r1, r9, #8, #24
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	e9c4 3603 	strd	r3, r6, [r4, #12]
 8006cc6:	e9c4 1805 	strd	r1, r8, [r4, #20]
 8006cca:	f8c4 c004 	str.w	ip, [r4, #4]
 8006cce:	3501      	adds	r5, #1
 8006cd0:	f10b 0b1c 	add.w	fp, fp, #28
 8006cd4:	f8ba 3000 	ldrh.w	r3, [sl]
 8006cd8:	42ab      	cmp	r3, r5
 8006cda:	b2aa      	uxth	r2, r5
 8006cdc:	d93c      	bls.n	8006d58 <ai_platform_inputs_get+0xdc>
 8006cde:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006ce2:	00e9      	lsls	r1, r5, #3
 8006ce4:	9101      	str	r1, [sp, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d036      	beq.n	8006d58 <ai_platform_inputs_get+0xdc>
 8006cea:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8006cee:	2e00      	cmp	r6, #0
 8006cf0:	d032      	beq.n	8006d58 <ai_platform_inputs_get+0xdc>
 8006cf2:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006cf6:	69b2      	ldr	r2, [r6, #24]
 8006cf8:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8006cfc:	6810      	ldr	r0, [r2, #0]
 8006cfe:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8006d02:	68b3      	ldr	r3, [r6, #8]
 8006d04:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8006d08:	f002 fb60 	bl	80093cc <ai_array_to_buffer_fmt>
 8006d0c:	69b1      	ldr	r1, [r6, #24]
 8006d0e:	eb07 03c5 	add.w	r3, r7, r5, lsl #3
 8006d12:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8006d16:	445c      	add	r4, fp
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d0c8      	beq.n	8006cae <ai_platform_inputs_get+0x32>
 8006d1c:	2100      	movs	r1, #0
 8006d1e:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8006d22:	6831      	ldr	r1, [r6, #0]
 8006d24:	6059      	str	r1, [r3, #4]
 8006d26:	b111      	cbz	r1, 8006d2e <ai_platform_inputs_get+0xb2>
 8006d28:	8849      	ldrh	r1, [r1, #2]
 8006d2a:	2900      	cmp	r1, #0
 8006d2c:	d1bb      	bne.n	8006ca6 <ai_platform_inputs_get+0x2a>
 8006d2e:	69b1      	ldr	r1, [r6, #24]
 8006d30:	2300      	movs	r3, #0
 8006d32:	e7bc      	b.n	8006cae <ai_platform_inputs_get+0x32>
 8006d34:	9803      	ldr	r0, [sp, #12]
 8006d36:	2218      	movs	r2, #24
 8006d38:	2111      	movs	r1, #17
 8006d3a:	300c      	adds	r0, #12
 8006d3c:	f000 fc10 	bl	8007560 <core_set_error>
 8006d40:	2200      	movs	r2, #0
 8006d42:	4610      	mov	r0, r2
 8006d44:	9b02      	ldr	r3, [sp, #8]
 8006d46:	b103      	cbz	r3, 8006d4a <ai_platform_inputs_get+0xce>
 8006d48:	801a      	strh	r2, [r3, #0]
 8006d4a:	b005      	add	sp, #20
 8006d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d50:	2000      	movs	r0, #0
 8006d52:	b005      	add	sp, #20
 8006d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d58:	2a00      	cmp	r2, #0
 8006d5a:	d0eb      	beq.n	8006d34 <ai_platform_inputs_get+0xb8>
 8006d5c:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006d60:	6858      	ldr	r0, [r3, #4]
 8006d62:	e7ef      	b.n	8006d44 <ai_platform_inputs_get+0xc8>
 8006d64:	a1c00100 	.word	0xa1c00100

08006d68 <ai_platform_outputs_get>:
 8006d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d6c:	4b37      	ldr	r3, [pc, #220]	@ (8006e4c <ai_platform_outputs_get+0xe4>)
 8006d6e:	6802      	ldr	r2, [r0, #0]
 8006d70:	b085      	sub	sp, #20
 8006d72:	4393      	bics	r3, r2
 8006d74:	9003      	str	r0, [sp, #12]
 8006d76:	9102      	str	r1, [sp, #8]
 8006d78:	d15d      	bne.n	8006e36 <ai_platform_outputs_get+0xce>
 8006d7a:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d94c      	bls.n	8006e1a <ai_platform_outputs_get+0xb2>
 8006d80:	f04f 0b00 	mov.w	fp, #0
 8006d84:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 8006d88:	465d      	mov	r5, fp
 8006d8a:	46d8      	mov	r8, fp
 8006d8c:	e016      	b.n	8006dbc <ai_platform_outputs_get+0x54>
 8006d8e:	9a01      	ldr	r2, [sp, #4]
 8006d90:	2101      	movs	r1, #1
 8006d92:	50b9      	str	r1, [r7, r2]
 8006d94:	69b2      	ldr	r2, [r6, #24]
 8006d96:	6856      	ldr	r6, [r2, #4]
 8006d98:	6020      	str	r0, [r4, #0]
 8006d9a:	f04f 0201 	mov.w	r2, #1
 8006d9e:	7522      	strb	r2, [r4, #20]
 8006da0:	6960      	ldr	r0, [r4, #20]
 8006da2:	f8c4 c004 	str.w	ip, [r4, #4]
 8006da6:	f369 201f 	bfi	r0, r9, #8, #24
 8006daa:	e9c4 6004 	strd	r6, r0, [r4, #16]
 8006dae:	e9c4 3802 	strd	r3, r8, [r4, #8]
 8006db2:	9b00      	ldr	r3, [sp, #0]
 8006db4:	61a3      	str	r3, [r4, #24]
 8006db6:	3501      	adds	r5, #1
 8006db8:	f10b 0b1c 	add.w	fp, fp, #28
 8006dbc:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006dc0:	42ab      	cmp	r3, r5
 8006dc2:	b2aa      	uxth	r2, r5
 8006dc4:	d93b      	bls.n	8006e3e <ai_platform_outputs_get+0xd6>
 8006dc6:	f8da 3010 	ldr.w	r3, [sl, #16]
 8006dca:	00e9      	lsls	r1, r5, #3
 8006dcc:	9101      	str	r1, [sp, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d035      	beq.n	8006e3e <ai_platform_outputs_get+0xd6>
 8006dd2:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8006dd6:	2e00      	cmp	r6, #0
 8006dd8:	d031      	beq.n	8006e3e <ai_platform_outputs_get+0xd6>
 8006dda:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006dde:	69b2      	ldr	r2, [r6, #24]
 8006de0:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8006de4:	68b3      	ldr	r3, [r6, #8]
 8006de6:	6810      	ldr	r0, [r2, #0]
 8006de8:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8006dec:	68f3      	ldr	r3, [r6, #12]
 8006dee:	9300      	str	r3, [sp, #0]
 8006df0:	f002 faec 	bl	80093cc <ai_array_to_buffer_fmt>
 8006df4:	69b2      	ldr	r2, [r6, #24]
 8006df6:	eb07 03c5 	add.w	r3, r7, r5, lsl #3
 8006dfa:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8006dfe:	445c      	add	r4, fp
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d0c8      	beq.n	8006d96 <ai_platform_outputs_get+0x2e>
 8006e04:	f847 8035 	str.w	r8, [r7, r5, lsl #3]
 8006e08:	6832      	ldr	r2, [r6, #0]
 8006e0a:	605a      	str	r2, [r3, #4]
 8006e0c:	b112      	cbz	r2, 8006e14 <ai_platform_outputs_get+0xac>
 8006e0e:	8852      	ldrh	r2, [r2, #2]
 8006e10:	2a00      	cmp	r2, #0
 8006e12:	d1bc      	bne.n	8006d8e <ai_platform_outputs_get+0x26>
 8006e14:	69b2      	ldr	r2, [r6, #24]
 8006e16:	2300      	movs	r3, #0
 8006e18:	e7bd      	b.n	8006d96 <ai_platform_outputs_get+0x2e>
 8006e1a:	9803      	ldr	r0, [sp, #12]
 8006e1c:	2218      	movs	r2, #24
 8006e1e:	2111      	movs	r1, #17
 8006e20:	300c      	adds	r0, #12
 8006e22:	f000 fb9d 	bl	8007560 <core_set_error>
 8006e26:	2200      	movs	r2, #0
 8006e28:	4610      	mov	r0, r2
 8006e2a:	9b02      	ldr	r3, [sp, #8]
 8006e2c:	b103      	cbz	r3, 8006e30 <ai_platform_outputs_get+0xc8>
 8006e2e:	801a      	strh	r2, [r3, #0]
 8006e30:	b005      	add	sp, #20
 8006e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e36:	2000      	movs	r0, #0
 8006e38:	b005      	add	sp, #20
 8006e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e3e:	2a00      	cmp	r2, #0
 8006e40:	d0eb      	beq.n	8006e1a <ai_platform_outputs_get+0xb2>
 8006e42:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006e46:	6858      	ldr	r0, [r3, #4]
 8006e48:	e7ef      	b.n	8006e2a <ai_platform_outputs_get+0xc2>
 8006e4a:	bf00      	nop
 8006e4c:	a1c00100 	.word	0xa1c00100

08006e50 <ai_platform_network_create>:
 8006e50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006e54:	b083      	sub	sp, #12
 8006e56:	f89d 9028 	ldrb.w	r9, [sp, #40]	@ 0x28
 8006e5a:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 8006e5e:	b320      	cbz	r0, 8006eaa <ai_platform_network_create+0x5a>
 8006e60:	6002      	str	r2, [r0, #0]
 8006e62:	4616      	mov	r6, r2
 8006e64:	461f      	mov	r7, r3
 8006e66:	4604      	mov	r4, r0
 8006e68:	f000 fb72 	bl	8007550 <core_init>
 8006e6c:	b970      	cbnz	r0, 8006e8c <ai_platform_network_create+0x3c>
 8006e6e:	2530      	movs	r5, #48	@ 0x30
 8006e70:	2300      	movs	r3, #0
 8006e72:	6023      	str	r3, [r4, #0]
 8006e74:	2410      	movs	r4, #16
 8006e76:	4642      	mov	r2, r8
 8006e78:	4649      	mov	r1, r9
 8006e7a:	4638      	mov	r0, r7
 8006e7c:	f002 fb50 	bl	8009520 <ai_version_get>
 8006e80:	60b0      	str	r0, [r6, #8]
 8006e82:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8006e86:	b003      	add	sp, #12
 8006e88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	4649      	mov	r1, r9
 8006e90:	4638      	mov	r0, r7
 8006e92:	f002 fb45 	bl	8009520 <ai_version_get>
 8006e96:	2200      	movs	r2, #0
 8006e98:	4605      	mov	r5, r0
 8006e9a:	2105      	movs	r1, #5
 8006e9c:	2001      	movs	r0, #1
 8006e9e:	f002 fb3f 	bl	8009520 <ai_version_get>
 8006ea2:	4285      	cmp	r5, r0
 8006ea4:	d008      	beq.n	8006eb8 <ai_platform_network_create+0x68>
 8006ea6:	2501      	movs	r5, #1
 8006ea8:	e7e2      	b.n	8006e70 <ai_platform_network_create+0x20>
 8006eaa:	2510      	movs	r5, #16
 8006eac:	462c      	mov	r4, r5
 8006eae:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8006eb2:	b003      	add	sp, #12
 8006eb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006eb8:	4b05      	ldr	r3, [pc, #20]	@ (8006ed0 <ai_platform_network_create+0x80>)
 8006eba:	9301      	str	r3, [sp, #4]
 8006ebc:	a801      	add	r0, sp, #4
 8006ebe:	f000 fb5b 	bl	8007578 <ai_check_custom_types>
 8006ec2:	b110      	cbz	r0, 8006eca <ai_platform_network_create+0x7a>
 8006ec4:	2400      	movs	r4, #0
 8006ec6:	4625      	mov	r5, r4
 8006ec8:	e7d5      	b.n	8006e76 <ai_platform_network_create+0x26>
 8006eca:	2502      	movs	r5, #2
 8006ecc:	e7d0      	b.n	8006e70 <ai_platform_network_create+0x20>
 8006ece:	bf00      	nop
 8006ed0:	84048403 	.word	0x84048403

08006ed4 <ai_platform_network_init>:
 8006ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed8:	4b63      	ldr	r3, [pc, #396]	@ (8007068 <ai_platform_network_init+0x194>)
 8006eda:	6802      	ldr	r2, [r0, #0]
 8006edc:	4393      	bics	r3, r2
 8006ede:	b083      	sub	sp, #12
 8006ee0:	d156      	bne.n	8006f90 <ai_platform_network_init+0xbc>
 8006ee2:	4604      	mov	r4, r0
 8006ee4:	460f      	mov	r7, r1
 8006ee6:	2900      	cmp	r1, #0
 8006ee8:	f000 80a9 	beq.w	800703e <ai_platform_network_init+0x16a>
 8006eec:	680b      	ldr	r3, [r1, #0]
 8006eee:	495f      	ldr	r1, [pc, #380]	@ (800706c <ai_platform_network_init+0x198>)
 8006ef0:	428b      	cmp	r3, r1
 8006ef2:	d113      	bne.n	8006f1c <ai_platform_network_init+0x48>
 8006ef4:	495c      	ldr	r1, [pc, #368]	@ (8007068 <ai_platform_network_init+0x194>)
 8006ef6:	89bd      	ldrh	r5, [r7, #12]
 8006ef8:	f8b7 a00e 	ldrh.w	sl, [r7, #14]
 8006efc:	f8d7 8010 	ldr.w	r8, [r7, #16]
 8006f00:	f8b7 b004 	ldrh.w	fp, [r7, #4]
 8006f04:	f8b7 9006 	ldrh.w	r9, [r7, #6]
 8006f08:	68be      	ldr	r6, [r7, #8]
 8006f0a:	428a      	cmp	r2, r1
 8006f0c:	d02c      	beq.n	8006f68 <ai_platform_network_init+0x94>
 8006f0e:	2303      	movs	r3, #3
 8006f10:	6123      	str	r3, [r4, #16]
 8006f12:	4627      	mov	r7, r4
 8006f14:	4638      	mov	r0, r7
 8006f16:	b003      	add	sp, #12
 8006f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f1c:	2101      	movs	r1, #1
 8006f1e:	4638      	mov	r0, r7
 8006f20:	9301      	str	r3, [sp, #4]
 8006f22:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8006f26:	f7ff fd7f 	bl	8006a28 <ai_buffer_get_size>
 8006f2a:	f107 081c 	add.w	r8, r7, #28
 8006f2e:	4605      	mov	r5, r0
 8006f30:	2101      	movs	r1, #1
 8006f32:	4640      	mov	r0, r8
 8006f34:	463e      	mov	r6, r7
 8006f36:	6a3f      	ldr	r7, [r7, #32]
 8006f38:	f7ff fd76 	bl	8006a28 <ai_buffer_get_size>
 8006f3c:	2d00      	cmp	r5, #0
 8006f3e:	9b01      	ldr	r3, [sp, #4]
 8006f40:	bf0a      	itet	eq
 8006f42:	46a9      	moveq	r9, r5
 8006f44:	f04f 0901 	movne.w	r9, #1
 8006f48:	462e      	moveq	r6, r5
 8006f4a:	b330      	cbz	r0, 8006f9a <ai_platform_network_init+0xc6>
 8006f4c:	2f00      	cmp	r7, #0
 8006f4e:	f000 8084 	beq.w	800705a <ai_platform_network_init+0x186>
 8006f52:	f04f 0a01 	mov.w	sl, #1
 8006f56:	f1bb 0f00 	cmp.w	fp, #0
 8006f5a:	d021      	beq.n	8006fa0 <ai_platform_network_init+0xcc>
 8006f5c:	2500      	movs	r5, #0
 8006f5e:	6822      	ldr	r2, [r4, #0]
 8006f60:	4941      	ldr	r1, [pc, #260]	@ (8007068 <ai_platform_network_init+0x194>)
 8006f62:	428a      	cmp	r2, r1
 8006f64:	46ab      	mov	fp, r5
 8006f66:	d1d2      	bne.n	8006f0e <ai_platform_network_init+0x3a>
 8006f68:	8c62      	ldrh	r2, [r4, #34]	@ 0x22
 8006f6a:	454a      	cmp	r2, r9
 8006f6c:	4a3f      	ldr	r2, [pc, #252]	@ (800706c <ai_platform_network_init+0x198>)
 8006f6e:	d221      	bcs.n	8006fb4 <ai_platform_network_init+0xe0>
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d15c      	bne.n	800702e <ai_platform_network_init+0x15a>
 8006f74:	6266      	str	r6, [r4, #36]	@ 0x24
 8006f76:	f8a4 9022 	strh.w	r9, [r4, #34]	@ 0x22
 8006f7a:	f8a4 b020 	strh.w	fp, [r4, #32]
 8006f7e:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
 8006f82:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
 8006f86:	8525      	strh	r5, [r4, #40]	@ 0x28
 8006f88:	4620      	mov	r0, r4
 8006f8a:	f000 fb1f 	bl	80075cc <ai_layers_init_all>
 8006f8e:	e7be      	b.n	8006f0e <ai_platform_network_init+0x3a>
 8006f90:	2700      	movs	r7, #0
 8006f92:	4638      	mov	r0, r7
 8006f94:	b003      	add	sp, #12
 8006f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f9a:	4680      	mov	r8, r0
 8006f9c:	4682      	mov	sl, r0
 8006f9e:	e7da      	b.n	8006f56 <ai_platform_network_init+0x82>
 8006fa0:	2d00      	cmp	r5, #0
 8006fa2:	d0dc      	beq.n	8006f5e <ai_platform_network_init+0x8a>
 8006fa4:	2212      	movs	r2, #18
 8006fa6:	2110      	movs	r1, #16
 8006fa8:	f104 000c 	add.w	r0, r4, #12
 8006fac:	f000 fad8 	bl	8007560 <core_set_error>
 8006fb0:	465f      	mov	r7, fp
 8006fb2:	e7af      	b.n	8006f14 <ai_platform_network_init+0x40>
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d0dd      	beq.n	8006f74 <ai_platform_network_init+0xa0>
 8006fb8:	f1b9 0f00 	cmp.w	r9, #0
 8006fbc:	d018      	beq.n	8006ff0 <ai_platform_network_init+0x11c>
 8006fbe:	ebc9 03c9 	rsb	r3, r9, r9, lsl #3
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	f8cd 9004 	str.w	r9, [sp, #4]
 8006fc8:	2700      	movs	r7, #0
 8006fca:	4699      	mov	r9, r3
 8006fcc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006fce:	eb06 0e07 	add.w	lr, r6, r7
 8006fd2:	eb03 0c07 	add.w	ip, r3, r7
 8006fd6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8006fda:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8006fde:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8006fe2:	371c      	adds	r7, #28
 8006fe4:	45b9      	cmp	r9, r7
 8006fe6:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8006fea:	d1ef      	bne.n	8006fcc <ai_platform_network_init+0xf8>
 8006fec:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006ff0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006ff2:	f8a4 9022 	strh.w	r9, [r4, #34]	@ 0x22
 8006ff6:	4553      	cmp	r3, sl
 8006ff8:	f8a4 b020 	strh.w	fp, [r4, #32]
 8006ffc:	d325      	bcc.n	800704a <ai_platform_network_init+0x176>
 8006ffe:	f1ba 0f00 	cmp.w	sl, #0
 8007002:	d0be      	beq.n	8006f82 <ai_platform_network_init+0xae>
 8007004:	ebca 0eca 	rsb	lr, sl, sl, lsl #3
 8007008:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800700c:	f04f 0c00 	mov.w	ip, #0
 8007010:	eb08 070c 	add.w	r7, r8, ip
 8007014:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8007016:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007018:	4466      	add	r6, ip
 800701a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800701c:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8007020:	f10c 0c1c 	add.w	ip, ip, #28
 8007024:	45f4      	cmp	ip, lr
 8007026:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800702a:	d1f1      	bne.n	8007010 <ai_platform_network_init+0x13c>
 800702c:	e7a9      	b.n	8006f82 <ai_platform_network_init+0xae>
 800702e:	2212      	movs	r2, #18
 8007030:	2116      	movs	r1, #22
 8007032:	f104 000c 	add.w	r0, r4, #12
 8007036:	f000 fa93 	bl	8007560 <core_set_error>
 800703a:	2700      	movs	r7, #0
 800703c:	e76a      	b.n	8006f14 <ai_platform_network_init+0x40>
 800703e:	2211      	movs	r2, #17
 8007040:	2110      	movs	r1, #16
 8007042:	300c      	adds	r0, #12
 8007044:	f000 fa8c 	bl	8007560 <core_set_error>
 8007048:	e764      	b.n	8006f14 <ai_platform_network_init+0x40>
 800704a:	2213      	movs	r2, #19
 800704c:	2116      	movs	r1, #22
 800704e:	f104 000c 	add.w	r0, r4, #12
 8007052:	f000 fa85 	bl	8007560 <core_set_error>
 8007056:	2700      	movs	r7, #0
 8007058:	e75c      	b.n	8006f14 <ai_platform_network_init+0x40>
 800705a:	2213      	movs	r2, #19
 800705c:	2110      	movs	r1, #16
 800705e:	f104 000c 	add.w	r0, r4, #12
 8007062:	f000 fa7d 	bl	8007560 <core_set_error>
 8007066:	e755      	b.n	8006f14 <ai_platform_network_init+0x40>
 8007068:	a1c00100 	.word	0xa1c00100
 800706c:	a1facade 	.word	0xa1facade

08007070 <ai_platform_network_post_init>:
 8007070:	b538      	push	{r3, r4, r5, lr}
 8007072:	4b16      	ldr	r3, [pc, #88]	@ (80070cc <ai_platform_network_post_init+0x5c>)
 8007074:	6802      	ldr	r2, [r0, #0]
 8007076:	ea02 0103 	and.w	r1, r2, r3
 800707a:	4393      	bics	r3, r2
 800707c:	d108      	bne.n	8007090 <ai_platform_network_post_init+0x20>
 800707e:	6903      	ldr	r3, [r0, #16]
 8007080:	f013 0502 	ands.w	r5, r3, #2
 8007084:	4604      	mov	r4, r0
 8007086:	d005      	beq.n	8007094 <ai_platform_network_post_init+0x24>
 8007088:	428a      	cmp	r2, r1
 800708a:	d00a      	beq.n	80070a2 <ai_platform_network_post_init+0x32>
 800708c:	2001      	movs	r0, #1
 800708e:	bd38      	pop	{r3, r4, r5, pc}
 8007090:	2000      	movs	r0, #0
 8007092:	bd38      	pop	{r3, r4, r5, pc}
 8007094:	2210      	movs	r2, #16
 8007096:	2111      	movs	r1, #17
 8007098:	300c      	adds	r0, #12
 800709a:	f000 fa61 	bl	8007560 <core_set_error>
 800709e:	4628      	mov	r0, r5
 80070a0:	bd38      	pop	{r3, r4, r5, pc}
 80070a2:	f000 faa1 	bl	80075e8 <ai_layers_post_init_all>
 80070a6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d0ef      	beq.n	800708c <ai_platform_network_post_init+0x1c>
 80070ac:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 80070ae:	e008      	b.n	80070c2 <ai_platform_network_post_init+0x52>
 80070b0:	e9d4 3210 	ldrd	r3, r2, [r4, #64]	@ 0x40
 80070b4:	4798      	blx	r3
 80070b6:	692b      	ldr	r3, [r5, #16]
 80070b8:	42ab      	cmp	r3, r5
 80070ba:	d0e7      	beq.n	800708c <ai_platform_network_post_init+0x1c>
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d0e5      	beq.n	800708c <ai_platform_network_post_init+0x1c>
 80070c0:	461d      	mov	r5, r3
 80070c2:	4629      	mov	r1, r5
 80070c4:	2000      	movs	r0, #0
 80070c6:	2d00      	cmp	r5, #0
 80070c8:	d1f2      	bne.n	80070b0 <ai_platform_network_post_init+0x40>
 80070ca:	e7df      	b.n	800708c <ai_platform_network_post_init+0x1c>
 80070cc:	a1c00100 	.word	0xa1c00100

080070d0 <ai_platform_network_process>:
 80070d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070d4:	4bb5      	ldr	r3, [pc, #724]	@ (80073ac <ai_platform_network_process+0x2dc>)
 80070d6:	4605      	mov	r5, r0
 80070d8:	6800      	ldr	r0, [r0, #0]
 80070da:	b085      	sub	sp, #20
 80070dc:	4383      	bics	r3, r0
 80070de:	9202      	str	r2, [sp, #8]
 80070e0:	f040 8140 	bne.w	8007364 <ai_platform_network_process+0x294>
 80070e4:	8e2b      	ldrh	r3, [r5, #48]	@ 0x30
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 8125 	beq.w	8007336 <ai_platform_network_process+0x266>
 80070ec:	692b      	ldr	r3, [r5, #16]
 80070ee:	f8d5 a034 	ldr.w	sl, [r5, #52]	@ 0x34
 80070f2:	f003 0303 	and.w	r3, r3, #3
 80070f6:	2700      	movs	r7, #0
 80070f8:	2b03      	cmp	r3, #3
 80070fa:	61af      	str	r7, [r5, #24]
 80070fc:	f040 8137 	bne.w	800736e <ai_platform_network_process+0x29e>
 8007100:	2900      	cmp	r1, #0
 8007102:	f000 811e 	beq.w	8007342 <ai_platform_network_process+0x272>
 8007106:	f1ba 0f00 	cmp.w	sl, #0
 800710a:	f000 811a 	beq.w	8007342 <ai_platform_network_process+0x272>
 800710e:	f8ba 3000 	ldrh.w	r3, [sl]
 8007112:	2b00      	cmp	r3, #0
 8007114:	f000 8115 	beq.w	8007342 <ai_platform_network_process+0x272>
 8007118:	698b      	ldr	r3, [r1, #24]
 800711a:	9503      	str	r5, [sp, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	9301      	str	r3, [sp, #4]
 8007120:	460e      	mov	r6, r1
 8007122:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d072      	beq.n	8007210 <ai_platform_network_process+0x140>
 800712a:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 800712e:	2c00      	cmp	r4, #0
 8007130:	d06e      	beq.n	8007210 <ai_platform_network_process+0x140>
 8007132:	f8da 3008 	ldr.w	r3, [sl, #8]
 8007136:	f8d3 9000 	ldr.w	r9, [r3]
 800713a:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 800713e:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8007142:	f000 81d3 	beq.w	80074ec <ai_platform_network_process+0x41c>
 8007146:	69a3      	ldr	r3, [r4, #24]
 8007148:	2101      	movs	r1, #1
 800714a:	4630      	mov	r0, r6
 800714c:	685d      	ldr	r5, [r3, #4]
 800714e:	f7ff fc6b 	bl	8006a28 <ai_buffer_get_size>
 8007152:	4285      	cmp	r5, r0
 8007154:	f0c0 8116 	bcc.w	8007384 <ai_platform_network_process+0x2b4>
 8007158:	68e0      	ldr	r0, [r4, #12]
 800715a:	69b1      	ldr	r1, [r6, #24]
 800715c:	68c2      	ldr	r2, [r0, #12]
 800715e:	68cb      	ldr	r3, [r1, #12]
 8007160:	429a      	cmp	r2, r3
 8007162:	f040 810f 	bne.w	8007384 <ai_platform_network_process+0x2b4>
 8007166:	6882      	ldr	r2, [r0, #8]
 8007168:	688b      	ldr	r3, [r1, #8]
 800716a:	429a      	cmp	r2, r3
 800716c:	f040 810a 	bne.w	8007384 <ai_platform_network_process+0x2b4>
 8007170:	6842      	ldr	r2, [r0, #4]
 8007172:	684b      	ldr	r3, [r1, #4]
 8007174:	429a      	cmp	r2, r3
 8007176:	f040 8105 	bne.w	8007384 <ai_platform_network_process+0x2b4>
 800717a:	69a3      	ldr	r3, [r4, #24]
 800717c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007180:	f002 f9bc 	bl	80094fc <ai_array_get_data_byte_size>
 8007184:	4605      	mov	r5, r0
 8007186:	4620      	mov	r0, r4
 8007188:	f002 f9d0 	bl	800952c <get_tensor_byte_size>
 800718c:	4285      	cmp	r5, r0
 800718e:	f0c0 80f9 	bcc.w	8007384 <ai_platform_network_process+0x2b4>
 8007192:	69a3      	ldr	r3, [r4, #24]
 8007194:	6818      	ldr	r0, [r3, #0]
 8007196:	f002 f919 	bl	80093cc <ai_array_to_buffer_fmt>
 800719a:	6833      	ldr	r3, [r6, #0]
 800719c:	4058      	eors	r0, r3
 800719e:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 80071a2:	f040 81a5 	bne.w	80074f0 <ai_platform_network_process+0x420>
 80071a6:	6873      	ldr	r3, [r6, #4]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	f000 819f 	beq.w	80074ec <ai_platform_network_process+0x41c>
 80071ae:	69b3      	ldr	r3, [r6, #24]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f000 81a5 	beq.w	8007502 <ai_platform_network_process+0x432>
 80071b8:	9a01      	ldr	r2, [sp, #4]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	bf38      	it	cc
 80071be:	461a      	movcc	r2, r3
 80071c0:	4620      	mov	r0, r4
 80071c2:	9201      	str	r2, [sp, #4]
 80071c4:	f002 f9b2 	bl	800952c <get_tensor_byte_size>
 80071c8:	f8c8 0008 	str.w	r0, [r8, #8]
 80071cc:	69b3      	ldr	r3, [r6, #24]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	fb00 f303 	mul.w	r3, r0, r3
 80071d4:	f8c8 300c 	str.w	r3, [r8, #12]
 80071d8:	6871      	ldr	r1, [r6, #4]
 80071da:	f8c8 1004 	str.w	r1, [r8, #4]
 80071de:	440b      	add	r3, r1
 80071e0:	f849 300b 	str.w	r3, [r9, fp]
 80071e4:	69a0      	ldr	r0, [r4, #24]
 80071e6:	6803      	ldr	r3, [r0, #0]
 80071e8:	009a      	lsls	r2, r3, #2
 80071ea:	f107 0701 	add.w	r7, r7, #1
 80071ee:	f106 061c 	add.w	r6, r6, #28
 80071f2:	f100 80b1 	bmi.w	8007358 <ai_platform_network_process+0x288>
 80071f6:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80071fa:	1a9b      	subs	r3, r3, r2
 80071fc:	4419      	add	r1, r3
 80071fe:	6081      	str	r1, [r0, #8]
 8007200:	69a3      	ldr	r3, [r4, #24]
 8007202:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007206:	60da      	str	r2, [r3, #12]
 8007208:	f8ba 3000 	ldrh.w	r3, [sl]
 800720c:	42bb      	cmp	r3, r7
 800720e:	d888      	bhi.n	8007122 <ai_platform_network_process+0x52>
 8007210:	9d03      	ldr	r5, [sp, #12]
 8007212:	9b02      	ldr	r3, [sp, #8]
 8007214:	8e2a      	ldrh	r2, [r5, #48]	@ 0x30
 8007216:	2b00      	cmp	r3, #0
 8007218:	f000 817c 	beq.w	8007514 <ai_platform_network_process+0x444>
 800721c:	2a01      	cmp	r2, #1
 800721e:	f240 80bd 	bls.w	800739c <ai_platform_network_process+0x2cc>
 8007222:	f8d5 8034 	ldr.w	r8, [r5, #52]	@ 0x34
 8007226:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800722a:	2b00      	cmp	r3, #0
 800722c:	f000 80b6 	beq.w	800739c <ai_platform_network_process+0x2cc>
 8007230:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007234:	2700      	movs	r7, #0
 8007236:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800723a:	2b00      	cmp	r3, #0
 800723c:	f000 80bd 	beq.w	80073ba <ai_platform_network_process+0x2ea>
 8007240:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 8007244:	2e00      	cmp	r6, #0
 8007246:	f000 80b8 	beq.w	80073ba <ai_platform_network_process+0x2ea>
 800724a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800724e:	681c      	ldr	r4, [r3, #0]
 8007250:	eb14 1907 	adds.w	r9, r4, r7, lsl #4
 8007254:	ea4f 1a07 	mov.w	sl, r7, lsl #4
 8007258:	f000 8160 	beq.w	800751c <ai_platform_network_process+0x44c>
 800725c:	69b3      	ldr	r3, [r6, #24]
 800725e:	2101      	movs	r1, #1
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	9302      	str	r3, [sp, #8]
 8007264:	4658      	mov	r0, fp
 8007266:	f7ff fbdf 	bl	8006a28 <ai_buffer_get_size>
 800726a:	9b02      	ldr	r3, [sp, #8]
 800726c:	4283      	cmp	r3, r0
 800726e:	f0c0 8095 	bcc.w	800739c <ai_platform_network_process+0x2cc>
 8007272:	68f0      	ldr	r0, [r6, #12]
 8007274:	f8db 1018 	ldr.w	r1, [fp, #24]
 8007278:	68c2      	ldr	r2, [r0, #12]
 800727a:	68cb      	ldr	r3, [r1, #12]
 800727c:	429a      	cmp	r2, r3
 800727e:	f040 808d 	bne.w	800739c <ai_platform_network_process+0x2cc>
 8007282:	6882      	ldr	r2, [r0, #8]
 8007284:	688b      	ldr	r3, [r1, #8]
 8007286:	429a      	cmp	r2, r3
 8007288:	f040 8088 	bne.w	800739c <ai_platform_network_process+0x2cc>
 800728c:	6842      	ldr	r2, [r0, #4]
 800728e:	684b      	ldr	r3, [r1, #4]
 8007290:	429a      	cmp	r2, r3
 8007292:	f040 8083 	bne.w	800739c <ai_platform_network_process+0x2cc>
 8007296:	69b3      	ldr	r3, [r6, #24]
 8007298:	e9d3 0100 	ldrd	r0, r1, [r3]
 800729c:	f002 f92e 	bl	80094fc <ai_array_get_data_byte_size>
 80072a0:	9002      	str	r0, [sp, #8]
 80072a2:	4630      	mov	r0, r6
 80072a4:	f002 f942 	bl	800952c <get_tensor_byte_size>
 80072a8:	9b02      	ldr	r3, [sp, #8]
 80072aa:	4283      	cmp	r3, r0
 80072ac:	d376      	bcc.n	800739c <ai_platform_network_process+0x2cc>
 80072ae:	69b3      	ldr	r3, [r6, #24]
 80072b0:	6818      	ldr	r0, [r3, #0]
 80072b2:	f002 f88b 	bl	80093cc <ai_array_to_buffer_fmt>
 80072b6:	f8db 3000 	ldr.w	r3, [fp]
 80072ba:	4058      	eors	r0, r3
 80072bc:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 80072c0:	f040 8134 	bne.w	800752c <ai_platform_network_process+0x45c>
 80072c4:	f8db 3004 	ldr.w	r3, [fp, #4]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 8127 	beq.w	800751c <ai_platform_network_process+0x44c>
 80072ce:	f8db 3018 	ldr.w	r3, [fp, #24]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f000 8133 	beq.w	8007540 <ai_platform_network_process+0x470>
 80072da:	9a01      	ldr	r2, [sp, #4]
 80072dc:	429a      	cmp	r2, r3
 80072de:	bf38      	it	cc
 80072e0:	461a      	movcc	r2, r3
 80072e2:	4630      	mov	r0, r6
 80072e4:	9201      	str	r2, [sp, #4]
 80072e6:	f002 f921 	bl	800952c <get_tensor_byte_size>
 80072ea:	f8c9 0008 	str.w	r0, [r9, #8]
 80072ee:	f8db 3018 	ldr.w	r3, [fp, #24]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	fb00 f303 	mul.w	r3, r0, r3
 80072f8:	f8c9 300c 	str.w	r3, [r9, #12]
 80072fc:	f8db 1004 	ldr.w	r1, [fp, #4]
 8007300:	f8c9 1004 	str.w	r1, [r9, #4]
 8007304:	440b      	add	r3, r1
 8007306:	f844 300a 	str.w	r3, [r4, sl]
 800730a:	69b0      	ldr	r0, [r6, #24]
 800730c:	6803      	ldr	r3, [r0, #0]
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	f107 0701 	add.w	r7, r7, #1
 8007314:	f10b 0b1c 	add.w	fp, fp, #28
 8007318:	d44a      	bmi.n	80073b0 <ai_platform_network_process+0x2e0>
 800731a:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800731e:	1a9b      	subs	r3, r3, r2
 8007320:	4419      	add	r1, r3
 8007322:	6081      	str	r1, [r0, #8]
 8007324:	69b3      	ldr	r3, [r6, #24]
 8007326:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800732a:	60da      	str	r2, [r3, #12]
 800732c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007330:	42bb      	cmp	r3, r7
 8007332:	d880      	bhi.n	8007236 <ai_platform_network_process+0x166>
 8007334:	e041      	b.n	80073ba <ai_platform_network_process+0x2ea>
 8007336:	692a      	ldr	r2, [r5, #16]
 8007338:	61ab      	str	r3, [r5, #24]
 800733a:	f002 0203 	and.w	r2, r2, #3
 800733e:	2a03      	cmp	r2, #3
 8007340:	d115      	bne.n	800736e <ai_platform_network_process+0x29e>
 8007342:	2217      	movs	r2, #23
 8007344:	2112      	movs	r1, #18
 8007346:	f105 000c 	add.w	r0, r5, #12
 800734a:	f000 f909 	bl	8007560 <core_set_error>
 800734e:	2400      	movs	r4, #0
 8007350:	4620      	mov	r0, r4
 8007352:	b005      	add	sp, #20
 8007354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007358:	f8ba 3000 	ldrh.w	r3, [sl]
 800735c:	429f      	cmp	r7, r3
 800735e:	f4ff aee0 	bcc.w	8007122 <ai_platform_network_process+0x52>
 8007362:	e755      	b.n	8007210 <ai_platform_network_process+0x140>
 8007364:	2400      	movs	r4, #0
 8007366:	4620      	mov	r0, r4
 8007368:	b005      	add	sp, #20
 800736a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736e:	2230      	movs	r2, #48	@ 0x30
 8007370:	2111      	movs	r1, #17
 8007372:	f105 000c 	add.w	r0, r5, #12
 8007376:	f000 f8f3 	bl	8007560 <core_set_error>
 800737a:	2400      	movs	r4, #0
 800737c:	4620      	mov	r0, r4
 800737e:	b005      	add	sp, #20
 8007380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007384:	9d03      	ldr	r5, [sp, #12]
 8007386:	2218      	movs	r2, #24
 8007388:	2112      	movs	r1, #18
 800738a:	f105 000c 	add.w	r0, r5, #12
 800738e:	f000 f8e7 	bl	8007560 <core_set_error>
 8007392:	2400      	movs	r4, #0
 8007394:	4620      	mov	r0, r4
 8007396:	b005      	add	sp, #20
 8007398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800739c:	2218      	movs	r2, #24
 800739e:	2113      	movs	r1, #19
 80073a0:	f105 000c 	add.w	r0, r5, #12
 80073a4:	f000 f8dc 	bl	8007560 <core_set_error>
 80073a8:	2400      	movs	r4, #0
 80073aa:	e7d1      	b.n	8007350 <ai_platform_network_process+0x280>
 80073ac:	a1c00100 	.word	0xa1c00100
 80073b0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80073b4:	429f      	cmp	r7, r3
 80073b6:	f4ff af3e 	bcc.w	8007236 <ai_platform_network_process+0x166>
 80073ba:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80073be:	8e2a      	ldrh	r2, [r5, #48]	@ 0x30
 80073c0:	832b      	strh	r3, [r5, #24]
 80073c2:	2a00      	cmp	r2, #0
 80073c4:	f040 808c 	bne.w	80074e0 <ai_platform_network_process+0x410>
 80073c8:	4616      	mov	r6, r2
 80073ca:	4617      	mov	r7, r2
 80073cc:	8b6c      	ldrh	r4, [r5, #26]
 80073ce:	429c      	cmp	r4, r3
 80073d0:	bf38      	it	cc
 80073d2:	46ab      	movcc	fp, r5
 80073d4:	d2bc      	bcs.n	8007350 <ai_platform_network_process+0x280>
 80073d6:	2e00      	cmp	r6, #0
 80073d8:	d030      	beq.n	800743c <ai_platform_network_process+0x36c>
 80073da:	f04f 0800 	mov.w	r8, #0
 80073de:	e014      	b.n	800740a <ai_platform_network_process+0x33a>
 80073e0:	6882      	ldr	r2, [r0, #8]
 80073e2:	68c5      	ldr	r5, [r0, #12]
 80073e4:	6863      	ldr	r3, [r4, #4]
 80073e6:	1b52      	subs	r2, r2, r5
 80073e8:	4413      	add	r3, r2
 80073ea:	6083      	str	r3, [r0, #8]
 80073ec:	698b      	ldr	r3, [r1, #24]
 80073ee:	6862      	ldr	r2, [r4, #4]
 80073f0:	60da      	str	r2, [r3, #12]
 80073f2:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 80073f6:	f859 200a 	ldr.w	r2, [r9, sl]
 80073fa:	440b      	add	r3, r1
 80073fc:	4293      	cmp	r3, r2
 80073fe:	bf24      	itt	cs
 8007400:	68e3      	ldrcs	r3, [r4, #12]
 8007402:	1ad3      	subcs	r3, r2, r3
 8007404:	6063      	str	r3, [r4, #4]
 8007406:	f108 0801 	add.w	r8, r8, #1
 800740a:	8833      	ldrh	r3, [r6, #0]
 800740c:	4543      	cmp	r3, r8
 800740e:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8007412:	d913      	bls.n	800743c <ai_platform_network_process+0x36c>
 8007414:	6873      	ldr	r3, [r6, #4]
 8007416:	b18b      	cbz	r3, 800743c <ai_platform_network_process+0x36c>
 8007418:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 800741c:	b171      	cbz	r1, 800743c <ai_platform_network_process+0x36c>
 800741e:	6988      	ldr	r0, [r1, #24]
 8007420:	68b2      	ldr	r2, [r6, #8]
 8007422:	6803      	ldr	r3, [r0, #0]
 8007424:	f8d2 9000 	ldr.w	r9, [r2]
 8007428:	009d      	lsls	r5, r3, #2
 800742a:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800742e:	d5d7      	bpl.n	80073e0 <ai_platform_network_process+0x310>
 8007430:	6881      	ldr	r1, [r0, #8]
 8007432:	68a2      	ldr	r2, [r4, #8]
 8007434:	6860      	ldr	r0, [r4, #4]
 8007436:	f001 ff27 	bl	8009288 <st_int8_copy>
 800743a:	e7da      	b.n	80073f2 <ai_platform_network_process+0x322>
 800743c:	4658      	mov	r0, fp
 800743e:	f000 f8e7 	bl	8007610 <ai_layers_forward_all>
 8007442:	2f00      	cmp	r7, #0
 8007444:	d03d      	beq.n	80074c2 <ai_platform_network_process+0x3f2>
 8007446:	2400      	movs	r4, #0
 8007448:	e016      	b.n	8007478 <ai_platform_network_process+0x3a8>
 800744a:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 800744e:	f859 100a 	ldr.w	r1, [r9, sl]
 8007452:	4413      	add	r3, r2
 8007454:	428b      	cmp	r3, r1
 8007456:	bf24      	itt	cs
 8007458:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800745c:	1acb      	subcs	r3, r1, r3
 800745e:	f8c8 3004 	str.w	r3, [r8, #4]
 8007462:	6981      	ldr	r1, [r0, #24]
 8007464:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8007468:	1b52      	subs	r2, r2, r5
 800746a:	4413      	add	r3, r2
 800746c:	608b      	str	r3, [r1, #8]
 800746e:	6983      	ldr	r3, [r0, #24]
 8007470:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007474:	60da      	str	r2, [r3, #12]
 8007476:	3401      	adds	r4, #1
 8007478:	883b      	ldrh	r3, [r7, #0]
 800747a:	42a3      	cmp	r3, r4
 800747c:	d921      	bls.n	80074c2 <ai_platform_network_process+0x3f2>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	b1fb      	cbz	r3, 80074c2 <ai_platform_network_process+0x3f2>
 8007482:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007486:	b1e0      	cbz	r0, 80074c2 <ai_platform_network_process+0x3f2>
 8007488:	68ba      	ldr	r2, [r7, #8]
 800748a:	6983      	ldr	r3, [r0, #24]
 800748c:	f8d2 9000 	ldr.w	r9, [r2]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	0092      	lsls	r2, r2, #2
 8007494:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8007498:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 800749c:	d5d5      	bpl.n	800744a <ai_platform_network_process+0x37a>
 800749e:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 80074a2:	6898      	ldr	r0, [r3, #8]
 80074a4:	f001 fef0 	bl	8009288 <st_int8_copy>
 80074a8:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 80074ac:	f859 200a 	ldr.w	r2, [r9, sl]
 80074b0:	440b      	add	r3, r1
 80074b2:	4293      	cmp	r3, r2
 80074b4:	bf24      	itt	cs
 80074b6:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 80074ba:	1ad3      	subcs	r3, r2, r3
 80074bc:	f8c8 3004 	str.w	r3, [r8, #4]
 80074c0:	e7d9      	b.n	8007476 <ai_platform_network_process+0x3a6>
 80074c2:	f8bb 401a 	ldrh.w	r4, [fp, #26]
 80074c6:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 80074ca:	3401      	adds	r4, #1
 80074cc:	b2a4      	uxth	r4, r4
 80074ce:	42a3      	cmp	r3, r4
 80074d0:	f8ab 401a 	strh.w	r4, [fp, #26]
 80074d4:	f63f af7f 	bhi.w	80073d6 <ai_platform_network_process+0x306>
 80074d8:	4620      	mov	r0, r4
 80074da:	b005      	add	sp, #20
 80074dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e0:	2a01      	cmp	r2, #1
 80074e2:	6b6e      	ldr	r6, [r5, #52]	@ 0x34
 80074e4:	d02a      	beq.n	800753c <ai_platform_network_process+0x46c>
 80074e6:	f106 070c 	add.w	r7, r6, #12
 80074ea:	e76f      	b.n	80073cc <ai_platform_network_process+0x2fc>
 80074ec:	9d03      	ldr	r5, [sp, #12]
 80074ee:	e728      	b.n	8007342 <ai_platform_network_process+0x272>
 80074f0:	9d03      	ldr	r5, [sp, #12]
 80074f2:	2219      	movs	r2, #25
 80074f4:	2112      	movs	r1, #18
 80074f6:	f105 000c 	add.w	r0, r5, #12
 80074fa:	f000 f831 	bl	8007560 <core_set_error>
 80074fe:	2400      	movs	r4, #0
 8007500:	e726      	b.n	8007350 <ai_platform_network_process+0x280>
 8007502:	9d03      	ldr	r5, [sp, #12]
 8007504:	4604      	mov	r4, r0
 8007506:	2221      	movs	r2, #33	@ 0x21
 8007508:	2112      	movs	r1, #18
 800750a:	f105 000c 	add.w	r0, r5, #12
 800750e:	f000 f827 	bl	8007560 <core_set_error>
 8007512:	e71d      	b.n	8007350 <ai_platform_network_process+0x280>
 8007514:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8007518:	832b      	strh	r3, [r5, #24]
 800751a:	e752      	b.n	80073c2 <ai_platform_network_process+0x2f2>
 800751c:	2217      	movs	r2, #23
 800751e:	2113      	movs	r1, #19
 8007520:	f105 000c 	add.w	r0, r5, #12
 8007524:	f000 f81c 	bl	8007560 <core_set_error>
 8007528:	2400      	movs	r4, #0
 800752a:	e711      	b.n	8007350 <ai_platform_network_process+0x280>
 800752c:	2219      	movs	r2, #25
 800752e:	2113      	movs	r1, #19
 8007530:	f105 000c 	add.w	r0, r5, #12
 8007534:	f000 f814 	bl	8007560 <core_set_error>
 8007538:	2400      	movs	r4, #0
 800753a:	e709      	b.n	8007350 <ai_platform_network_process+0x280>
 800753c:	2700      	movs	r7, #0
 800753e:	e745      	b.n	80073cc <ai_platform_network_process+0x2fc>
 8007540:	4604      	mov	r4, r0
 8007542:	2221      	movs	r2, #33	@ 0x21
 8007544:	2113      	movs	r1, #19
 8007546:	f105 000c 	add.w	r0, r5, #12
 800754a:	f000 f809 	bl	8007560 <core_set_error>
 800754e:	e6ff      	b.n	8007350 <ai_platform_network_process+0x280>

08007550 <core_init>:
 8007550:	2001      	movs	r0, #1
 8007552:	4770      	bx	lr

08007554 <core_get_error>:
 8007554:	4603      	mov	r3, r0
 8007556:	2200      	movs	r2, #0
 8007558:	6800      	ldr	r0, [r0, #0]
 800755a:	601a      	str	r2, [r3, #0]
 800755c:	4770      	bx	lr
 800755e:	bf00      	nop

08007560 <core_set_error>:
 8007560:	4603      	mov	r3, r0
 8007562:	7800      	ldrb	r0, [r0, #0]
 8007564:	b108      	cbz	r0, 800756a <core_set_error+0xa>
 8007566:	2000      	movs	r0, #0
 8007568:	4770      	bx	lr
 800756a:	7019      	strb	r1, [r3, #0]
 800756c:	6819      	ldr	r1, [r3, #0]
 800756e:	f362 211f 	bfi	r1, r2, #8, #24
 8007572:	2001      	movs	r0, #1
 8007574:	6019      	str	r1, [r3, #0]
 8007576:	4770      	bx	lr

08007578 <ai_check_custom_types>:
 8007578:	b082      	sub	sp, #8
 800757a:	4b13      	ldr	r3, [pc, #76]	@ (80075c8 <ai_check_custom_types+0x50>)
 800757c:	9301      	str	r3, [sp, #4]
 800757e:	b118      	cbz	r0, 8007588 <ai_check_custom_types+0x10>
 8007580:	7803      	ldrb	r3, [r0, #0]
 8007582:	2b03      	cmp	r3, #3
 8007584:	d002      	beq.n	800758c <ai_check_custom_types+0x14>
 8007586:	2000      	movs	r0, #0
 8007588:	b002      	add	sp, #8
 800758a:	4770      	bx	lr
 800758c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007590:	4293      	cmp	r3, r2
 8007592:	d004      	beq.n	800759e <ai_check_custom_types+0x26>
 8007594:	2001      	movs	r0, #1
 8007596:	f080 0001 	eor.w	r0, r0, #1
 800759a:	b002      	add	sp, #8
 800759c:	4770      	bx	lr
 800759e:	7842      	ldrb	r2, [r0, #1]
 80075a0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	f100 0001 	add.w	r0, r0, #1
 80075aa:	d1f3      	bne.n	8007594 <ai_check_custom_types+0x1c>
 80075ac:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80075b0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d1ed      	bne.n	8007594 <ai_check_custom_types+0x1c>
 80075b8:	7842      	ldrb	r2, [r0, #1]
 80075ba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d1e8      	bne.n	8007594 <ai_check_custom_types+0x1c>
 80075c2:	2000      	movs	r0, #0
 80075c4:	e7e7      	b.n	8007596 <ai_check_custom_types+0x1e>
 80075c6:	bf00      	nop
 80075c8:	84048403 	.word	0x84048403

080075cc <ai_layers_init_all>:
 80075cc:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80075ce:	2100      	movs	r1, #0
 80075d0:	b143      	cbz	r3, 80075e4 <ai_layers_init_all+0x18>
 80075d2:	691a      	ldr	r2, [r3, #16]
 80075d4:	60d8      	str	r0, [r3, #12]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	f101 0101 	add.w	r1, r1, #1
 80075dc:	d002      	beq.n	80075e4 <ai_layers_init_all+0x18>
 80075de:	b10a      	cbz	r2, 80075e4 <ai_layers_init_all+0x18>
 80075e0:	4613      	mov	r3, r2
 80075e2:	e7f5      	b.n	80075d0 <ai_layers_init_all+0x4>
 80075e4:	4608      	mov	r0, r1
 80075e6:	4770      	bx	lr

080075e8 <ai_layers_post_init_all>:
 80075e8:	b538      	push	{r3, r4, r5, lr}
 80075ea:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80075ec:	2500      	movs	r5, #0
 80075ee:	b16c      	cbz	r4, 800760c <ai_layers_post_init_all+0x24>
 80075f0:	6863      	ldr	r3, [r4, #4]
 80075f2:	07db      	lsls	r3, r3, #31
 80075f4:	d504      	bpl.n	8007600 <ai_layers_post_init_all+0x18>
 80075f6:	6a23      	ldr	r3, [r4, #32]
 80075f8:	4620      	mov	r0, r4
 80075fa:	b10b      	cbz	r3, 8007600 <ai_layers_post_init_all+0x18>
 80075fc:	4798      	blx	r3
 80075fe:	3501      	adds	r5, #1
 8007600:	6923      	ldr	r3, [r4, #16]
 8007602:	42a3      	cmp	r3, r4
 8007604:	d002      	beq.n	800760c <ai_layers_post_init_all+0x24>
 8007606:	b10b      	cbz	r3, 800760c <ai_layers_post_init_all+0x24>
 8007608:	461c      	mov	r4, r3
 800760a:	e7f0      	b.n	80075ee <ai_layers_post_init_all+0x6>
 800760c:	4628      	mov	r0, r5
 800760e:	bd38      	pop	{r3, r4, r5, pc}

08007610 <ai_layers_forward_all>:
 8007610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007614:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8007618:	4604      	mov	r4, r0
 800761a:	f1b8 0f00 	cmp.w	r8, #0
 800761e:	d02b      	beq.n	8007678 <ai_layers_forward_all+0x68>
 8007620:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8007622:	63c1      	str	r1, [r0, #60]	@ 0x3c
 8007624:	b321      	cbz	r1, 8007670 <ai_layers_forward_all+0x60>
 8007626:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8007628:	2001      	movs	r0, #1
 800762a:	47c0      	blx	r8
 800762c:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 800762e:	b1fe      	cbz	r6, 8007670 <ai_layers_forward_all+0x60>
 8007630:	2700      	movs	r7, #0
 8007632:	4631      	mov	r1, r6
 8007634:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007636:	2002      	movs	r0, #2
 8007638:	47c0      	blx	r8
 800763a:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800763c:	4628      	mov	r0, r5
 800763e:	696b      	ldr	r3, [r5, #20]
 8007640:	4798      	blx	r3
 8007642:	692e      	ldr	r6, [r5, #16]
 8007644:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007646:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8007648:	42b5      	cmp	r5, r6
 800764a:	f04f 0003 	mov.w	r0, #3
 800764e:	d007      	beq.n	8007660 <ai_layers_forward_all+0x50>
 8007650:	47c0      	blx	r8
 8007652:	3701      	adds	r7, #1
 8007654:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8007656:	2e00      	cmp	r6, #0
 8007658:	d1eb      	bne.n	8007632 <ai_layers_forward_all+0x22>
 800765a:	4638      	mov	r0, r7
 800765c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007660:	2003      	movs	r0, #3
 8007662:	47c0      	blx	r8
 8007664:	2300      	movs	r3, #0
 8007666:	3701      	adds	r7, #1
 8007668:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800766a:	4638      	mov	r0, r7
 800766c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007670:	2700      	movs	r7, #0
 8007672:	4638      	mov	r0, r7
 8007674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007678:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 800767a:	63c5      	str	r5, [r0, #60]	@ 0x3c
 800767c:	2d00      	cmp	r5, #0
 800767e:	d0f7      	beq.n	8007670 <ai_layers_forward_all+0x60>
 8007680:	4647      	mov	r7, r8
 8007682:	696b      	ldr	r3, [r5, #20]
 8007684:	4628      	mov	r0, r5
 8007686:	4798      	blx	r3
 8007688:	462b      	mov	r3, r5
 800768a:	692d      	ldr	r5, [r5, #16]
 800768c:	429d      	cmp	r5, r3
 800768e:	d004      	beq.n	800769a <ai_layers_forward_all+0x8a>
 8007690:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8007692:	3701      	adds	r7, #1
 8007694:	2d00      	cmp	r5, #0
 8007696:	d1f4      	bne.n	8007682 <ai_layers_forward_all+0x72>
 8007698:	e7df      	b.n	800765a <ai_layers_forward_all+0x4a>
 800769a:	2300      	movs	r3, #0
 800769c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800769e:	3701      	adds	r7, #1
 80076a0:	e7db      	b.n	800765a <ai_layers_forward_all+0x4a>
 80076a2:	bf00      	nop

080076a4 <forward_conv2d_if32of32wf32_nl_pool>:
 80076a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076a8:	f8d0 c018 	ldr.w	ip, [r0, #24]
 80076ac:	b0c3      	sub	sp, #268	@ 0x10c
 80076ae:	f8bc 3000 	ldrh.w	r3, [ip]
 80076b2:	9321      	str	r3, [sp, #132]	@ 0x84
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f000 8139 	beq.w	800792c <forward_conv2d_if32of32wf32_nl_pool+0x288>
 80076ba:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80076be:	f8d3 a004 	ldr.w	sl, [r3, #4]
 80076c2:	4604      	mov	r4, r0
 80076c4:	f1ba 0f00 	cmp.w	sl, #0
 80076c8:	d001      	beq.n	80076ce <forward_conv2d_if32of32wf32_nl_pool+0x2a>
 80076ca:	f8da a000 	ldr.w	sl, [sl]
 80076ce:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80076d0:	2a01      	cmp	r2, #1
 80076d2:	f000 812a 	beq.w	800792a <forward_conv2d_if32of32wf32_nl_pool+0x286>
 80076d6:	f8d3 9010 	ldr.w	r9, [r3, #16]
 80076da:	f1b9 0f00 	cmp.w	r9, #0
 80076de:	d001      	beq.n	80076e4 <forward_conv2d_if32of32wf32_nl_pool+0x40>
 80076e0:	f8d9 9000 	ldr.w	r9, [r9]
 80076e4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80076e6:	2a02      	cmp	r2, #2
 80076e8:	f000 811f 	beq.w	800792a <forward_conv2d_if32of32wf32_nl_pool+0x286>
 80076ec:	f8d3 801c 	ldr.w	r8, [r3, #28]
 80076f0:	8b1b      	ldrh	r3, [r3, #24]
 80076f2:	f1b8 0f00 	cmp.w	r8, #0
 80076f6:	f000 812d 	beq.w	8007954 <forward_conv2d_if32of32wf32_nl_pool+0x2b0>
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	f8d8 b000 	ldr.w	fp, [r8]
 8007700:	f240 812e 	bls.w	8007960 <forward_conv2d_if32of32wf32_nl_pool+0x2bc>
 8007704:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007708:	9341      	str	r3, [sp, #260]	@ 0x104
 800770a:	f8d8 8008 	ldr.w	r8, [r8, #8]
 800770e:	f8da 200c 	ldr.w	r2, [sl, #12]
 8007712:	f8d9 100c 	ldr.w	r1, [r9, #12]
 8007716:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007718:	f8db e00c 	ldr.w	lr, [fp, #12]
 800771c:	9022      	str	r0, [sp, #136]	@ 0x88
 800771e:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
 8007722:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007724:	9031      	str	r0, [sp, #196]	@ 0xc4
 8007726:	f9b1 0004 	ldrsh.w	r0, [r1, #4]
 800772a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 800772c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800772e:	f8de 7004 	ldr.w	r7, [lr, #4]
 8007732:	9032      	str	r0, [sp, #200]	@ 0xc8
 8007734:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8007738:	f9b1 1008 	ldrsh.w	r1, [r1, #8]
 800773c:	9527      	str	r5, [sp, #156]	@ 0x9c
 800773e:	9628      	str	r6, [sp, #160]	@ 0xa0
 8007740:	681d      	ldr	r5, [r3, #0]
 8007742:	685e      	ldr	r6, [r3, #4]
 8007744:	972b      	str	r7, [sp, #172]	@ 0xac
 8007746:	9134      	str	r1, [sp, #208]	@ 0xd0
 8007748:	f8de 7008 	ldr.w	r7, [lr, #8]
 800774c:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 8007750:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8007754:	9529      	str	r5, [sp, #164]	@ 0xa4
 8007756:	962a      	str	r6, [sp, #168]	@ 0xa8
 8007758:	9730      	str	r7, [sp, #192]	@ 0xc0
 800775a:	e9d4 560c 	ldrd	r5, r6, [r4, #48]	@ 0x30
 800775e:	9033      	str	r0, [sp, #204]	@ 0xcc
 8007760:	9123      	str	r1, [sp, #140]	@ 0x8c
 8007762:	9224      	str	r2, [sp, #144]	@ 0x90
 8007764:	689a      	ldr	r2, [r3, #8]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	932f      	str	r3, [sp, #188]	@ 0xbc
 800776a:	f9b4 301c 	ldrsh.w	r3, [r4, #28]
 800776e:	9339      	str	r3, [sp, #228]	@ 0xe4
 8007770:	f9b4 3044 	ldrsh.w	r3, [r4, #68]	@ 0x44
 8007774:	922e      	str	r2, [sp, #184]	@ 0xb8
 8007776:	933c      	str	r3, [sp, #240]	@ 0xf0
 8007778:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800777a:	f9b4 304c 	ldrsh.w	r3, [r4, #76]	@ 0x4c
 800777e:	933d      	str	r3, [sp, #244]	@ 0xf4
 8007780:	f9b4 3050 	ldrsh.w	r3, [r4, #80]	@ 0x50
 8007784:	933e      	str	r3, [sp, #248]	@ 0xf8
 8007786:	f9b2 3000 	ldrsh.w	r3, [r2]
 800778a:	933f      	str	r3, [sp, #252]	@ 0xfc
 800778c:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 8007790:	9340      	str	r3, [sp, #256]	@ 0x100
 8007792:	6a23      	ldr	r3, [r4, #32]
 8007794:	9322      	str	r3, [sp, #136]	@ 0x88
 8007796:	f8bd 309c 	ldrh.w	r3, [sp, #156]	@ 0x9c
 800779a:	9335      	str	r3, [sp, #212]	@ 0xd4
 800779c:	f8bd 30a0 	ldrh.w	r3, [sp, #160]	@ 0xa0
 80077a0:	9336      	str	r3, [sp, #216]	@ 0xd8
 80077a2:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	@ 0xa4
 80077a6:	9337      	str	r3, [sp, #220]	@ 0xdc
 80077a8:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 80077ac:	9338      	str	r3, [sp, #224]	@ 0xe0
 80077ae:	b2ab      	uxth	r3, r5
 80077b0:	933a      	str	r3, [sp, #232]	@ 0xe8
 80077b2:	b2b3      	uxth	r3, r6
 80077b4:	933b      	str	r3, [sp, #236]	@ 0xec
 80077b6:	f9bd 30ac 	ldrsh.w	r3, [sp, #172]	@ 0xac
 80077ba:	9325      	str	r3, [sp, #148]	@ 0x94
 80077bc:	b23b      	sxth	r3, r7
 80077be:	9326      	str	r3, [sp, #152]	@ 0x98
 80077c0:	f1b8 0f00 	cmp.w	r8, #0
 80077c4:	f000 80b4 	beq.w	8007930 <forward_conv2d_if32of32wf32_nl_pool+0x28c>
 80077c8:	f8d8 3018 	ldr.w	r3, [r8, #24]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f000 80b8 	beq.w	8007942 <forward_conv2d_if32of32wf32_nl_pool+0x29e>
 80077d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	9322      	str	r3, [sp, #136]	@ 0x88
 80077da:	f001 fe67 	bl	80094ac <ai_array_get_byte_size>
 80077de:	f8d8 3018 	ldr.w	r3, [r8, #24]
 80077e2:	902d      	str	r0, [sp, #180]	@ 0xb4
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	f000 80be 	beq.w	8007966 <forward_conv2d_if32of32wf32_nl_pool+0x2c2>
 80077ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80077ee:	f001 fe5d 	bl	80094ac <ai_array_get_byte_size>
 80077f2:	f8d4 c018 	ldr.w	ip, [r4, #24]
 80077f6:	902c      	str	r0, [sp, #176]	@ 0xb0
 80077f8:	f8bc 3000 	ldrh.w	r3, [ip]
 80077fc:	9321      	str	r3, [sp, #132]	@ 0x84
 80077fe:	f8da 1018 	ldr.w	r1, [sl, #24]
 8007802:	f8d9 8018 	ldr.w	r8, [r9, #24]
 8007806:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8007808:	6888      	ldr	r0, [r1, #8]
 800780a:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800780e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007810:	f8bd 909c 	ldrh.w	r9, [sp, #156]	@ 0x9c
 8007814:	699b      	ldr	r3, [r3, #24]
 8007816:	f8db 2018 	ldr.w	r2, [fp, #24]
 800781a:	f8d3 b008 	ldr.w	fp, [r3, #8]
 800781e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007820:	f8bd e0a0 	ldrh.w	lr, [sp, #160]	@ 0xa0
 8007824:	f8d4 a05c 	ldr.w	sl, [r4, #92]	@ 0x5c
 8007828:	6892      	ldr	r2, [r2, #8]
 800782a:	f107 38ff 	add.w	r8, r7, #4294967295
 800782e:	b2ad      	uxth	r5, r5
 8007830:	9f2b      	ldr	r7, [sp, #172]	@ 0xac
 8007832:	3d01      	subs	r5, #1
 8007834:	fb15 7508 	smlabb	r5, r5, r8, r7
 8007838:	fa0f f885 	sxth.w	r8, r5
 800783c:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 800783e:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 8007840:	b2b6      	uxth	r6, r6
 8007842:	3d01      	subs	r5, #1
 8007844:	3e01      	subs	r6, #1
 8007846:	fb16 7605 	smlabb	r6, r6, r5, r7
 800784a:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 800784c:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 800784e:	eba5 0508 	sub.w	r5, r5, r8
 8007852:	fa15 f587 	uxtah	r5, r5, r7
 8007856:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 8007858:	fa15 f587 	uxtah	r5, r5, r7
 800785c:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 800785e:	fb95 f5f9 	sdiv	r5, r5, r9
 8007862:	b236      	sxth	r6, r6
 8007864:	eba7 0906 	sub.w	r9, r7, r6
 8007868:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800786a:	fa19 f987 	uxtah	r9, r9, r7
 800786e:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 8007870:	3501      	adds	r5, #1
 8007872:	2b03      	cmp	r3, #3
 8007874:	fa19 f987 	uxtah	r9, r9, r7
 8007878:	b22d      	sxth	r5, r5
 800787a:	fb99 f9fe 	sdiv	r9, r9, lr
 800787e:	f109 0e01 	add.w	lr, r9, #1
 8007882:	f8d4 9024 	ldr.w	r9, [r4, #36]	@ 0x24
 8007886:	f9b4 4048 	ldrsh.w	r4, [r4, #72]	@ 0x48
 800788a:	d94e      	bls.n	800792a <forward_conv2d_if32of32wf32_nl_pool+0x286>
 800788c:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8007890:	f8d7 c028 	ldr.w	ip, [r7, #40]	@ 0x28
 8007894:	f1bc 0f00 	cmp.w	ip, #0
 8007898:	d070      	beq.n	800797c <forward_conv2d_if32of32wf32_nl_pool+0x2d8>
 800789a:	f8dc 7000 	ldr.w	r7, [ip]
 800789e:	b10f      	cbz	r7, 80078a4 <forward_conv2d_if32of32wf32_nl_pool+0x200>
 80078a0:	69bf      	ldr	r7, [r7, #24]
 80078a2:	68bf      	ldr	r7, [r7, #8]
 80078a4:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 80078a6:	931f      	str	r3, [sp, #124]	@ 0x7c
 80078a8:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 80078aa:	931e      	str	r3, [sp, #120]	@ 0x78
 80078ac:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 80078ae:	931d      	str	r3, [sp, #116]	@ 0x74
 80078b0:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 80078b2:	9513      	str	r5, [sp, #76]	@ 0x4c
 80078b4:	e9cd 431b 	strd	r4, r3, [sp, #108]	@ 0x6c
 80078b8:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 80078ba:	960e      	str	r6, [sp, #56]	@ 0x38
 80078bc:	e9cd a319 	strd	sl, r3, [sp, #100]	@ 0x64
 80078c0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80078c2:	9318      	str	r3, [sp, #96]	@ 0x60
 80078c4:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 80078c6:	9317      	str	r3, [sp, #92]	@ 0x5c
 80078c8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80078ca:	e9cd 9315 	strd	r9, r3, [sp, #84]	@ 0x54
 80078ce:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 80078d0:	9312      	str	r3, [sp, #72]	@ 0x48
 80078d2:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 80078d4:	9311      	str	r3, [sp, #68]	@ 0x44
 80078d6:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 80078d8:	e9cd 830f 	strd	r8, r3, [sp, #60]	@ 0x3c
 80078dc:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 80078de:	930d      	str	r3, [sp, #52]	@ 0x34
 80078e0:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 80078e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80078e4:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 80078e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078e8:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 80078ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80078ec:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80078ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80078f0:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80078f2:	9308      	str	r3, [sp, #32]
 80078f4:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 80078f6:	9307      	str	r3, [sp, #28]
 80078f8:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 80078fa:	9306      	str	r3, [sp, #24]
 80078fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80078fe:	9305      	str	r3, [sp, #20]
 8007900:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007902:	9304      	str	r3, [sp, #16]
 8007904:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8007906:	9303      	str	r3, [sp, #12]
 8007908:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800790a:	e9cd 7301 	strd	r7, r3, [sp, #4]
 800790e:	fa0f f48e 	sxth.w	r4, lr
 8007912:	9414      	str	r4, [sp, #80]	@ 0x50
 8007914:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8007918:	69a4      	ldr	r4, [r4, #24]
 800791a:	68a4      	ldr	r4, [r4, #8]
 800791c:	9400      	str	r4, [sp, #0]
 800791e:	465b      	mov	r3, fp
 8007920:	f000 f98c 	bl	8007c3c <forward_lite_conv2d_if32of32wf32_pool>
 8007924:	b043      	add	sp, #268	@ 0x10c
 8007926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800792a:	2300      	movs	r3, #0
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	deff      	udf	#255	@ 0xff
 8007930:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007932:	b10b      	cbz	r3, 8007938 <forward_conv2d_if32of32wf32_nl_pool+0x294>
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	9322      	str	r3, [sp, #136]	@ 0x88
 8007938:	2301      	movs	r3, #1
 800793a:	f8cd 80b4 	str.w	r8, [sp, #180]	@ 0xb4
 800793e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007940:	e75d      	b.n	80077fe <forward_conv2d_if32of32wf32_nl_pool+0x15a>
 8007942:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007944:	b10b      	cbz	r3, 800794a <forward_conv2d_if32of32wf32_nl_pool+0x2a6>
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	9322      	str	r3, [sp, #136]	@ 0x88
 800794a:	2301      	movs	r3, #1
 800794c:	2200      	movs	r2, #0
 800794e:	e9cd 322c 	strd	r3, r2, [sp, #176]	@ 0xb0
 8007952:	e754      	b.n	80077fe <forward_conv2d_if32of32wf32_nl_pool+0x15a>
 8007954:	2b01      	cmp	r3, #1
 8007956:	d90e      	bls.n	8007976 <forward_conv2d_if32of32wf32_nl_pool+0x2d2>
 8007958:	f8cd 8104 	str.w	r8, [sp, #260]	@ 0x104
 800795c:	46c3      	mov	fp, r8
 800795e:	e6d6      	b.n	800770e <forward_conv2d_if32of32wf32_nl_pool+0x6a>
 8007960:	2300      	movs	r3, #0
 8007962:	9341      	str	r3, [sp, #260]	@ 0x104
 8007964:	e6d1      	b.n	800770a <forward_conv2d_if32of32wf32_nl_pool+0x66>
 8007966:	2301      	movs	r3, #1
 8007968:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800796c:	932c      	str	r3, [sp, #176]	@ 0xb0
 800796e:	f8bc 3000 	ldrh.w	r3, [ip]
 8007972:	9321      	str	r3, [sp, #132]	@ 0x84
 8007974:	e743      	b.n	80077fe <forward_conv2d_if32of32wf32_nl_pool+0x15a>
 8007976:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800797a:	deff      	udf	#255	@ 0xff
 800797c:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8007980:	deff      	udf	#255	@ 0xff
 8007982:	bf00      	nop

08007984 <forward_dense>:
 8007984:	6982      	ldr	r2, [r0, #24]
 8007986:	8813      	ldrh	r3, [r2, #0]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d043      	beq.n	8007a14 <forward_dense+0x90>
 800798c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007990:	6855      	ldr	r5, [r2, #4]
 8007992:	6869      	ldr	r1, [r5, #4]
 8007994:	b08e      	sub	sp, #56	@ 0x38
 8007996:	b101      	cbz	r1, 800799a <forward_dense+0x16>
 8007998:	6809      	ldr	r1, [r1, #0]
 800799a:	2b01      	cmp	r3, #1
 800799c:	d069      	beq.n	8007a72 <forward_dense+0xee>
 800799e:	692a      	ldr	r2, [r5, #16]
 80079a0:	b102      	cbz	r2, 80079a4 <forward_dense+0x20>
 80079a2:	6812      	ldr	r2, [r2, #0]
 80079a4:	2b02      	cmp	r3, #2
 80079a6:	d061      	beq.n	8007a6c <forward_dense+0xe8>
 80079a8:	69ec      	ldr	r4, [r5, #28]
 80079aa:	2c00      	cmp	r4, #0
 80079ac:	d057      	beq.n	8007a5e <forward_dense+0xda>
 80079ae:	8b2e      	ldrh	r6, [r5, #24]
 80079b0:	6820      	ldr	r0, [r4, #0]
 80079b2:	2e01      	cmp	r6, #1
 80079b4:	d955      	bls.n	8007a62 <forward_dense+0xde>
 80079b6:	6864      	ldr	r4, [r4, #4]
 80079b8:	f8d0 9018 	ldr.w	r9, [r0, #24]
 80079bc:	68cf      	ldr	r7, [r1, #12]
 80079be:	68d0      	ldr	r0, [r2, #12]
 80079c0:	f8d7 a004 	ldr.w	sl, [r7, #4]
 80079c4:	f8d0 e004 	ldr.w	lr, [r0, #4]
 80079c8:	e9d0 7602 	ldrd	r7, r6, [r0, #8]
 80079cc:	f8d9 0000 	ldr.w	r0, [r9]
 80079d0:	2b03      	cmp	r3, #3
 80079d2:	fb06 f807 	mul.w	r8, r6, r7
 80079d6:	f020 4c7e 	bic.w	ip, r0, #4261412864	@ 0xfe000000
 80079da:	d044      	beq.n	8007a66 <forward_dense+0xe2>
 80079dc:	6aad      	ldr	r5, [r5, #40]	@ 0x28
 80079de:	b11d      	cbz	r5, 80079e8 <forward_dense+0x64>
 80079e0:	682d      	ldr	r5, [r5, #0]
 80079e2:	b10d      	cbz	r5, 80079e8 <forward_dense+0x64>
 80079e4:	69ab      	ldr	r3, [r5, #24]
 80079e6:	689d      	ldr	r5, [r3, #8]
 80079e8:	6992      	ldr	r2, [r2, #24]
 80079ea:	698b      	ldr	r3, [r1, #24]
 80079ec:	6890      	ldr	r0, [r2, #8]
 80079ee:	6899      	ldr	r1, [r3, #8]
 80079f0:	b10c      	cbz	r4, 80079f6 <forward_dense+0x72>
 80079f2:	69a3      	ldr	r3, [r4, #24]
 80079f4:	689c      	ldr	r4, [r3, #8]
 80079f6:	4b20      	ldr	r3, [pc, #128]	@ (8007a78 <forward_dense+0xf4>)
 80079f8:	459c      	cmp	ip, r3
 80079fa:	e9d9 2902 	ldrd	r2, r9, [r9, #8]
 80079fe:	d023      	beq.n	8007a48 <forward_dense+0xc4>
 8007a00:	4e1e      	ldr	r6, [pc, #120]	@ (8007a7c <forward_dense+0xf8>)
 8007a02:	45b4      	cmp	ip, r6
 8007a04:	d015      	beq.n	8007a32 <forward_dense+0xae>
 8007a06:	f5a3 039c 	sub.w	r3, r3, #5111808	@ 0x4e0000
 8007a0a:	459c      	cmp	ip, r3
 8007a0c:	d004      	beq.n	8007a18 <forward_dense+0x94>
 8007a0e:	b00e      	add	sp, #56	@ 0x38
 8007a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	deff      	udf	#255	@ 0xff
 8007a18:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8007a1c:	a807      	add	r0, sp, #28
 8007a1e:	e9cd 4a0a 	strd	r4, sl, [sp, #40]	@ 0x28
 8007a22:	e9cd e80c 	strd	lr, r8, [sp, #48]	@ 0x30
 8007a26:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a28:	f001 f826 	bl	8008a78 <forward_lite_dense_if32of32wf32>
 8007a2c:	b00e      	add	sp, #56	@ 0x38
 8007a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a32:	e9cd e803 	strd	lr, r8, [sp, #12]
 8007a36:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8007a3a:	9500      	str	r5, [sp, #0]
 8007a3c:	464b      	mov	r3, r9
 8007a3e:	f001 f975 	bl	8008d2c <forward_lite_dense_if32of32wf32_lut4>
 8007a42:	b00e      	add	sp, #56	@ 0x38
 8007a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a48:	e9cd e803 	strd	lr, r8, [sp, #12]
 8007a4c:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8007a50:	9500      	str	r5, [sp, #0]
 8007a52:	464b      	mov	r3, r9
 8007a54:	f001 fa92 	bl	8008f7c <forward_lite_dense_if32of32wf32_lut8>
 8007a58:	b00e      	add	sp, #56	@ 0x38
 8007a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a5e:	4620      	mov	r0, r4
 8007a60:	e7aa      	b.n	80079b8 <forward_dense+0x34>
 8007a62:	2400      	movs	r4, #0
 8007a64:	e7a8      	b.n	80079b8 <forward_dense+0x34>
 8007a66:	2300      	movs	r3, #0
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	deff      	udf	#255	@ 0xff
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	deff      	udf	#255	@ 0xff
 8007a72:	2300      	movs	r3, #0
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	deff      	udf	#255	@ 0xff
 8007a78:	00d01040 	.word	0x00d01040
 8007a7c:	00f01040 	.word	0x00f01040

08007a80 <forward_relu>:
 8007a80:	6982      	ldr	r2, [r0, #24]
 8007a82:	8813      	ldrh	r3, [r2, #0]
 8007a84:	b323      	cbz	r3, 8007ad0 <forward_relu+0x50>
 8007a86:	6851      	ldr	r1, [r2, #4]
 8007a88:	684a      	ldr	r2, [r1, #4]
 8007a8a:	b102      	cbz	r2, 8007a8e <forward_relu+0xe>
 8007a8c:	6812      	ldr	r2, [r2, #0]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	f000 808d 	beq.w	8007bae <forward_relu+0x12e>
 8007a94:	b470      	push	{r4, r5, r6}
 8007a96:	6909      	ldr	r1, [r1, #16]
 8007a98:	b101      	cbz	r1, 8007a9c <forward_relu+0x1c>
 8007a9a:	6809      	ldr	r1, [r1, #0]
 8007a9c:	69c6      	ldr	r6, [r0, #28]
 8007a9e:	b1ce      	cbz	r6, 8007ad4 <forward_relu+0x54>
 8007aa0:	6873      	ldr	r3, [r6, #4]
 8007aa2:	6988      	ldr	r0, [r1, #24]
 8007aa4:	6991      	ldr	r1, [r2, #24]
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d044      	beq.n	8007b34 <forward_relu+0xb4>
 8007aaa:	6893      	ldr	r3, [r2, #8]
 8007aac:	6880      	ldr	r0, [r0, #8]
 8007aae:	6889      	ldr	r1, [r1, #8]
 8007ab0:	0a1b      	lsrs	r3, r3, #8
 8007ab2:	d073      	beq.n	8007b9c <forward_relu+0x11c>
 8007ab4:	68d5      	ldr	r5, [r2, #12]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007abc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8007ac0:	429d      	cmp	r5, r3
 8007ac2:	fb04 f202 	mul.w	r2, r4, r2
 8007ac6:	d1f9      	bne.n	8007abc <forward_relu+0x3c>
 8007ac8:	68b3      	ldr	r3, [r6, #8]
 8007aca:	bc70      	pop	{r4, r5, r6}
 8007acc:	f000 bd2e 	b.w	800852c <forward_lite_nl_relu_generic_if32of32_kernel>
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	deff      	udf	#255	@ 0xff
 8007ad4:	6893      	ldr	r3, [r2, #8]
 8007ad6:	6989      	ldr	r1, [r1, #24]
 8007ad8:	6990      	ldr	r0, [r2, #24]
 8007ada:	6889      	ldr	r1, [r1, #8]
 8007adc:	6884      	ldr	r4, [r0, #8]
 8007ade:	0a1b      	lsrs	r3, r3, #8
 8007ae0:	d05e      	beq.n	8007ba0 <forward_relu+0x120>
 8007ae2:	68d5      	ldr	r5, [r2, #12]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007aea:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8007aee:	429d      	cmp	r5, r3
 8007af0:	fb00 f202 	mul.w	r2, r0, r2
 8007af4:	d1f9      	bne.n	8007aea <forward_relu+0x6a>
 8007af6:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 8007afa:	3b01      	subs	r3, #1
 8007afc:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8007b00:	4294      	cmp	r4, r2
 8007b02:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8007b06:	d813      	bhi.n	8007b30 <forward_relu+0xb0>
 8007b08:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8007bb4 <forward_relu+0x134>
 8007b0c:	3204      	adds	r2, #4
 8007b0e:	3104      	adds	r1, #4
 8007b10:	4613      	mov	r3, r2
 8007b12:	ed72 7a01 	vldmdb	r2!, {s15}
 8007b16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b1e:	f1a3 0308 	sub.w	r3, r3, #8
 8007b22:	bfb8      	it	lt
 8007b24:	eef0 7a47 	vmovlt.f32	s15, s14
 8007b28:	429c      	cmp	r4, r3
 8007b2a:	ed61 7a01 	vstmdb	r1!, {s15}
 8007b2e:	d9ef      	bls.n	8007b10 <forward_relu+0x90>
 8007b30:	bc70      	pop	{r4, r5, r6}
 8007b32:	4770      	bx	lr
 8007b34:	688c      	ldr	r4, [r1, #8]
 8007b36:	6891      	ldr	r1, [r2, #8]
 8007b38:	6880      	ldr	r0, [r0, #8]
 8007b3a:	0a09      	lsrs	r1, r1, #8
 8007b3c:	d032      	beq.n	8007ba4 <forward_relu+0x124>
 8007b3e:	68d5      	ldr	r5, [r2, #12]
 8007b40:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 8007b44:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007b48:	4295      	cmp	r5, r2
 8007b4a:	fb01 f303 	mul.w	r3, r1, r3
 8007b4e:	d1f9      	bne.n	8007b44 <forward_relu+0xc4>
 8007b50:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8007b54:	3a01      	subs	r2, #1
 8007b56:	68b1      	ldr	r1, [r6, #8]
 8007b58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007b5c:	429c      	cmp	r4, r3
 8007b5e:	ed91 7a00 	vldr	s14, [r1]
 8007b62:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8007b66:	d8e3      	bhi.n	8007b30 <forward_relu+0xb0>
 8007b68:	2500      	movs	r5, #0
 8007b6a:	3304      	adds	r3, #4
 8007b6c:	1d02      	adds	r2, r0, #4
 8007b6e:	ed53 7a01 	vldr	s15, [r3, #-4]
 8007b72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b7a:	f1a3 0104 	sub.w	r1, r3, #4
 8007b7e:	f1a3 0308 	sub.w	r3, r3, #8
 8007b82:	d405      	bmi.n	8007b90 <forward_relu+0x110>
 8007b84:	429c      	cmp	r4, r3
 8007b86:	f842 5d04 	str.w	r5, [r2, #-4]!
 8007b8a:	d8d1      	bhi.n	8007b30 <forward_relu+0xb0>
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	e7ee      	b.n	8007b6e <forward_relu+0xee>
 8007b90:	429c      	cmp	r4, r3
 8007b92:	ed62 7a01 	vstmdb	r2!, {s15}
 8007b96:	d8cb      	bhi.n	8007b30 <forward_relu+0xb0>
 8007b98:	460b      	mov	r3, r1
 8007b9a:	e7e8      	b.n	8007b6e <forward_relu+0xee>
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	e793      	b.n	8007ac8 <forward_relu+0x48>
 8007ba0:	4622      	mov	r2, r4
 8007ba2:	e7b1      	b.n	8007b08 <forward_relu+0x88>
 8007ba4:	68b2      	ldr	r2, [r6, #8]
 8007ba6:	4623      	mov	r3, r4
 8007ba8:	ed92 7a00 	vldr	s14, [r2]
 8007bac:	e7dc      	b.n	8007b68 <forward_relu+0xe8>
 8007bae:	2300      	movs	r3, #0
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	deff      	udf	#255	@ 0xff
 8007bb4:	00000000 	.word	0x00000000

08007bb8 <forward_sm>:
 8007bb8:	6982      	ldr	r2, [r0, #24]
 8007bba:	8813      	ldrh	r3, [r2, #0]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d036      	beq.n	8007c2e <forward_sm+0x76>
 8007bc0:	b570      	push	{r4, r5, r6, lr}
 8007bc2:	6852      	ldr	r2, [r2, #4]
 8007bc4:	6855      	ldr	r5, [r2, #4]
 8007bc6:	b082      	sub	sp, #8
 8007bc8:	b105      	cbz	r5, 8007bcc <forward_sm+0x14>
 8007bca:	682d      	ldr	r5, [r5, #0]
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d032      	beq.n	8007c36 <forward_sm+0x7e>
 8007bd0:	6916      	ldr	r6, [r2, #16]
 8007bd2:	b106      	cbz	r6, 8007bd6 <forward_sm+0x1e>
 8007bd4:	6836      	ldr	r6, [r6, #0]
 8007bd6:	68ab      	ldr	r3, [r5, #8]
 8007bd8:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 8007bdc:	d029      	beq.n	8007c32 <forward_sm+0x7a>
 8007bde:	68ec      	ldr	r4, [r5, #12]
 8007be0:	2201      	movs	r2, #1
 8007be2:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 8007be6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bea:	429c      	cmp	r4, r3
 8007bec:	fb01 f202 	mul.w	r2, r1, r2
 8007bf0:	d1f9      	bne.n	8007be6 <forward_sm+0x2e>
 8007bf2:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 8007bf6:	69b0      	ldr	r0, [r6, #24]
 8007bf8:	4563      	cmp	r3, ip
 8007bfa:	bfb8      	it	lt
 8007bfc:	68e9      	ldrlt	r1, [r5, #12]
 8007bfe:	6880      	ldr	r0, [r0, #8]
 8007c00:	bfb8      	it	lt
 8007c02:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 8007c06:	6929      	ldr	r1, [r5, #16]
 8007c08:	bfa8      	it	ge
 8007c0a:	2401      	movge	r4, #1
 8007c0c:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8007c10:	bfbc      	itt	lt
 8007c12:	6969      	ldrlt	r1, [r5, #20]
 8007c14:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 8007c18:	69a9      	ldr	r1, [r5, #24]
 8007c1a:	bfb8      	it	lt
 8007c1c:	089b      	lsrlt	r3, r3, #2
 8007c1e:	6889      	ldr	r1, [r1, #8]
 8007c20:	9400      	str	r4, [sp, #0]
 8007c22:	bfa8      	it	ge
 8007c24:	2300      	movge	r3, #0
 8007c26:	f001 faf9 	bl	800921c <forward_lite_nl_softmax_if32of32>
 8007c2a:	b002      	add	sp, #8
 8007c2c:	bd70      	pop	{r4, r5, r6, pc}
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	deff      	udf	#255	@ 0xff
 8007c32:	2201      	movs	r2, #1
 8007c34:	e7dd      	b.n	8007bf2 <forward_sm+0x3a>
 8007c36:	2300      	movs	r3, #0
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	deff      	udf	#255	@ 0xff

08007c3c <forward_lite_conv2d_if32of32wf32_pool>:
 8007c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c40:	ed2d 8b02 	vpush	{d8}
 8007c44:	b0c9      	sub	sp, #292	@ 0x124
 8007c46:	4696      	mov	lr, r2
 8007c48:	f9bd 519c 	ldrsh.w	r5, [sp, #412]	@ 0x19c
 8007c4c:	9323      	str	r3, [sp, #140]	@ 0x8c
 8007c4e:	f9bd 31bc 	ldrsh.w	r3, [sp, #444]	@ 0x1bc
 8007c52:	9137      	str	r1, [sp, #220]	@ 0xdc
 8007c54:	f9bd 115c 	ldrsh.w	r1, [sp, #348]	@ 0x15c
 8007c58:	9238      	str	r2, [sp, #224]	@ 0xe0
 8007c5a:	fb05 f203 	mul.w	r2, r5, r3
 8007c5e:	9129      	str	r1, [sp, #164]	@ 0xa4
 8007c60:	460e      	mov	r6, r1
 8007c62:	fb01 f202 	mul.w	r2, r1, r2
 8007c66:	f9bd 1164 	ldrsh.w	r1, [sp, #356]	@ 0x164
 8007c6a:	f9bd 416c 	ldrsh.w	r4, [sp, #364]	@ 0x16c
 8007c6e:	f8bd c180 	ldrh.w	ip, [sp, #384]	@ 0x180
 8007c72:	9142      	str	r1, [sp, #264]	@ 0x108
 8007c74:	f9bd 1170 	ldrsh.w	r1, [sp, #368]	@ 0x170
 8007c78:	f9bd 7160 	ldrsh.w	r7, [sp, #352]	@ 0x160
 8007c7c:	932d      	str	r3, [sp, #180]	@ 0xb4
 8007c7e:	942a      	str	r4, [sp, #168]	@ 0xa8
 8007c80:	f9bd 3168 	ldrsh.w	r3, [sp, #360]	@ 0x168
 8007c84:	f9bd 4158 	ldrsh.w	r4, [sp, #344]	@ 0x158
 8007c88:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007c8a:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 8007c8e:	f8bd 1178 	ldrh.w	r1, [sp, #376]	@ 0x178
 8007c92:	f8bd c184 	ldrh.w	ip, [sp, #388]	@ 0x184
 8007c96:	9041      	str	r0, [sp, #260]	@ 0x104
 8007c98:	9339      	str	r3, [sp, #228]	@ 0xe4
 8007c9a:	912b      	str	r1, [sp, #172]	@ 0xac
 8007c9c:	f9bd 9174 	ldrsh.w	r9, [sp, #372]	@ 0x174
 8007ca0:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007ca2:	4680      	mov	r8, r0
 8007ca4:	9418      	str	r4, [sp, #96]	@ 0x60
 8007ca6:	f8bd 017c 	ldrh.w	r0, [sp, #380]	@ 0x17c
 8007caa:	9714      	str	r7, [sp, #80]	@ 0x50
 8007cac:	f8cd c0b0 	str.w	ip, [sp, #176]	@ 0xb0
 8007cb0:	f9bd c188 	ldrsh.w	ip, [sp, #392]	@ 0x188
 8007cb4:	f8cd c10c 	str.w	ip, [sp, #268]	@ 0x10c
 8007cb8:	f9bd c1b8 	ldrsh.w	ip, [sp, #440]	@ 0x1b8
 8007cbc:	f8cd c110 	str.w	ip, [sp, #272]	@ 0x110
 8007cc0:	4243      	negs	r3, r0
 8007cc2:	f9bd c1c0 	ldrsh.w	ip, [sp, #448]	@ 0x1c0
 8007cc6:	f8cd c114 	str.w	ip, [sp, #276]	@ 0x114
 8007cca:	931e      	str	r3, [sp, #120]	@ 0x78
 8007ccc:	f9bd c1c4 	ldrsh.w	ip, [sp, #452]	@ 0x1c4
 8007cd0:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8007cd2:	f8cd c0b8 	str.w	ip, [sp, #184]	@ 0xb8
 8007cd6:	f9bd c1c8 	ldrsh.w	ip, [sp, #456]	@ 0x1c8
 8007cda:	f8cd c118 	str.w	ip, [sp, #280]	@ 0x118
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	f9bd c1cc 	ldrsh.w	ip, [sp, #460]	@ 0x1cc
 8007ce4:	f9bd 11a0 	ldrsh.w	r1, [sp, #416]	@ 0x1a0
 8007ce8:	f8cd c074 	str.w	ip, [sp, #116]	@ 0x74
 8007cec:	f340 80a7 	ble.w	8007e3e <forward_lite_conv2d_if32of32wf32_pool+0x202>
 8007cf0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007cf2:	ed9f 8a55 	vldr	s16, [pc, #340]	@ 8007e48 <forward_lite_conv2d_if32of32wf32_pool+0x20c>
 8007cf6:	fb03 f309 	mul.w	r3, r3, r9
 8007cfa:	fb04 f303 	mul.w	r3, r4, r3
 8007cfe:	3901      	subs	r1, #1
 8007d00:	009b      	lsls	r3, r3, #2
 8007d02:	fa1f fc81 	uxth.w	ip, r1
 8007d06:	4631      	mov	r1, r6
 8007d08:	b2b6      	uxth	r6, r6
 8007d0a:	9324      	str	r3, [sp, #144]	@ 0x90
 8007d0c:	1e73      	subs	r3, r6, #1
 8007d0e:	e9cd 0c20 	strd	r0, ip, [sp, #128]	@ 0x80
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 8007d16:	963f      	str	r6, [sp, #252]	@ 0xfc
 8007d18:	3301      	adds	r3, #1
 8007d1a:	009e      	lsls	r6, r3, #2
 8007d1c:	fb00 f301 	mul.w	r3, r0, r1
 8007d20:	fb05 f303 	mul.w	r3, r5, r3
 8007d24:	0098      	lsls	r0, r3, #2
 8007d26:	903d      	str	r0, [sp, #244]	@ 0xf4
 8007d28:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 8007d2a:	9635      	str	r6, [sp, #212]	@ 0xd4
 8007d2c:	fb00 f307 	mul.w	r3, r0, r7
 8007d30:	fb04 f303 	mul.w	r3, r4, r3
 8007d34:	0098      	lsls	r0, r3, #2
 8007d36:	9034      	str	r0, [sp, #208]	@ 0xd0
 8007d38:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8007d3a:	0090      	lsls	r0, r2, #2
 8007d3c:	9033      	str	r0, [sp, #204]	@ 0xcc
 8007d3e:	9854      	ldr	r0, [sp, #336]	@ 0x150
 8007d40:	fb01 f303 	mul.w	r3, r1, r3
 8007d44:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007d48:	0098      	lsls	r0, r3, #2
 8007d4a:	00a6      	lsls	r6, r4, #2
 8007d4c:	903b      	str	r0, [sp, #236]	@ 0xec
 8007d4e:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8007d50:	9616      	str	r6, [sp, #88]	@ 0x58
 8007d52:	fb07 f306 	mul.w	r3, r7, r6
 8007d56:	fb00 8703 	mla	r7, r0, r3, r8
 8007d5a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007d5c:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 8007d5e:	9722      	str	r7, [sp, #136]	@ 0x88
 8007d60:	425f      	negs	r7, r3
 8007d62:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007d64:	921f      	str	r2, [sp, #124]	@ 0x7c
 8007d66:	fb05 f501 	mul.w	r5, r5, r1
 8007d6a:	0089      	lsls	r1, r1, #2
 8007d6c:	fb03 f304 	mul.w	r3, r3, r4
 8007d70:	9112      	str	r1, [sp, #72]	@ 0x48
 8007d72:	4241      	negs	r1, r0
 8007d74:	009c      	lsls	r4, r3, #2
 8007d76:	9125      	str	r1, [sp, #148]	@ 0x94
 8007d78:	fb06 f107 	mul.w	r1, r6, r7
 8007d7c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007d7e:	9417      	str	r4, [sp, #92]	@ 0x5c
 8007d80:	953c      	str	r5, [sp, #240]	@ 0xf0
 8007d82:	2400      	movs	r4, #0
 8007d84:	9136      	str	r1, [sp, #216]	@ 0xd8
 8007d86:	f10e 4578 	add.w	r5, lr, #4160749568	@ 0xf8000000
 8007d8a:	9954      	ldr	r1, [sp, #336]	@ 0x150
 8007d8c:	9731      	str	r7, [sp, #196]	@ 0xc4
 8007d8e:	9428      	str	r4, [sp, #160]	@ 0xa0
 8007d90:	953a      	str	r5, [sp, #232]	@ 0xe8
 8007d92:	911b      	str	r1, [sp, #108]	@ 0x6c
 8007d94:	9332      	str	r3, [sp, #200]	@ 0xc8
 8007d96:	9b6a      	ldr	r3, [sp, #424]	@ 0x1a8
 8007d98:	932f      	str	r3, [sp, #188]	@ 0xbc
 8007d9a:	1e53      	subs	r3, r2, #1
 8007d9c:	9427      	str	r4, [sp, #156]	@ 0x9c
 8007d9e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007da0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007da2:	3301      	adds	r3, #1
 8007da4:	b21b      	sxth	r3, r3
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	dc68      	bgt.n	8007e7c <forward_lite_conv2d_if32of32wf32_pool+0x240>
 8007daa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007dac:	041b      	lsls	r3, r3, #16
 8007dae:	f100 81d4 	bmi.w	800815a <forward_lite_conv2d_if32of32wf32_pool+0x51e>
 8007db2:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8007db4:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8007db6:	4282      	cmp	r2, r0
 8007db8:	dc48      	bgt.n	8007e4c <forward_lite_conv2d_if32of32wf32_pool+0x210>
 8007dba:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007dbc:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 8007dbe:	9108      	str	r1, [sp, #32]
 8007dc0:	3301      	adds	r3, #1
 8007dc2:	b21c      	sxth	r4, r3
 8007dc4:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 8007dc6:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 8007dc8:	9e32      	ldr	r6, [sp, #200]	@ 0xc8
 8007dca:	9427      	str	r4, [sp, #156]	@ 0x9c
 8007dcc:	18cb      	adds	r3, r1, r3
 8007dce:	9337      	str	r3, [sp, #220]	@ 0xdc
 8007dd0:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 8007dd2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007dd4:	440b      	add	r3, r1
 8007dd6:	931e      	str	r3, [sp, #120]	@ 0x78
 8007dd8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007dda:	1a5b      	subs	r3, r3, r1
 8007ddc:	9320      	str	r3, [sp, #128]	@ 0x80
 8007dde:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 8007de0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007de2:	440b      	add	r3, r1
 8007de4:	9322      	str	r3, [sp, #136]	@ 0x88
 8007de6:	b293      	uxth	r3, r2
 8007de8:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8007dea:	9301      	str	r3, [sp, #4]
 8007dec:	1a9b      	subs	r3, r3, r2
 8007dee:	b29a      	uxth	r2, r3
 8007df0:	b2bb      	uxth	r3, r7
 8007df2:	1ac1      	subs	r1, r0, r3
 8007df4:	9305      	str	r3, [sp, #20]
 8007df6:	b20b      	sxth	r3, r1
 8007df8:	931d      	str	r3, [sp, #116]	@ 0x74
 8007dfa:	b2b3      	uxth	r3, r6
 8007dfc:	9303      	str	r3, [sp, #12]
 8007dfe:	2301      	movs	r3, #1
 8007e00:	9307      	str	r3, [sp, #28]
 8007e02:	f8bd 30e4 	ldrh.w	r3, [sp, #228]	@ 0xe4
 8007e06:	9306      	str	r3, [sp, #24]
 8007e08:	f8bd 3114 	ldrh.w	r3, [sp, #276]	@ 0x114
 8007e0c:	9304      	str	r3, [sp, #16]
 8007e0e:	f8bd 3118 	ldrh.w	r3, [sp, #280]	@ 0x118
 8007e12:	9302      	str	r3, [sp, #8]
 8007e14:	f8bd 3110 	ldrh.w	r3, [sp, #272]	@ 0x110
 8007e18:	f8bd 103c 	ldrh.w	r1, [sp, #60]	@ 0x3c
 8007e1c:	9300      	str	r3, [sp, #0]
 8007e1e:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 8007e20:	9854      	ldr	r0, [sp, #336]	@ 0x150
 8007e22:	9d6d      	ldr	r5, [sp, #436]	@ 0x1b4
 8007e24:	47a8      	blx	r5
 8007e26:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007e28:	1bf3      	subs	r3, r6, r7
 8007e2a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007e2e:	b21b      	sxth	r3, r3
 8007e30:	3a01      	subs	r2, #1
 8007e32:	9332      	str	r3, [sp, #200]	@ 0xc8
 8007e34:	b293      	uxth	r3, r2
 8007e36:	9321      	str	r3, [sp, #132]	@ 0x84
 8007e38:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8007e3a:	42a3      	cmp	r3, r4
 8007e3c:	dcb0      	bgt.n	8007da0 <forward_lite_conv2d_if32of32wf32_pool+0x164>
 8007e3e:	b049      	add	sp, #292	@ 0x124
 8007e40:	ecbd 8b02 	vpop	{d8}
 8007e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e48:	00000000 	.word	0x00000000
 8007e4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e4e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8007e50:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 8007e52:	3b01      	subs	r3, #1
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	9321      	str	r3, [sp, #132]	@ 0x84
 8007e58:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e5a:	440a      	add	r2, r1
 8007e5c:	1a5b      	subs	r3, r3, r1
 8007e5e:	921e      	str	r2, [sp, #120]	@ 0x78
 8007e60:	9320      	str	r3, [sp, #128]	@ 0x80
 8007e62:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8007e64:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007e66:	4413      	add	r3, r2
 8007e68:	9322      	str	r3, [sp, #136]	@ 0x88
 8007e6a:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8007e6c:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	dde5      	ble.n	8007e3e <forward_lite_conv2d_if32of32wf32_pool+0x202>
 8007e72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e74:	3301      	adds	r3, #1
 8007e76:	b21b      	sxth	r3, r3
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	dd96      	ble.n	8007daa <forward_lite_conv2d_if32of32wf32_pool+0x16e>
 8007e7c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f2c0 82cc 	blt.w	800841c <forward_lite_conv2d_if32of32wf32_pool+0x7e0>
 8007e84:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007e86:	931c      	str	r3, [sp, #112]	@ 0x70
 8007e88:	2300      	movs	r3, #0
 8007e8a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8007e8c:	9a42      	ldr	r2, [sp, #264]	@ 0x108
 8007e8e:	440a      	add	r2, r1
 8007e90:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 8007e92:	428a      	cmp	r2, r1
 8007e94:	bfd4      	ite	le
 8007e96:	ebc3 0b02 	rsble	fp, r3, r2
 8007e9a:	ebc3 0b01 	rsbgt	fp, r3, r1
 8007e9e:	9a55      	ldr	r2, [sp, #340]	@ 0x154
 8007ea0:	2a00      	cmp	r2, #0
 8007ea2:	f000 819c 	beq.w	80081de <forward_lite_conv2d_if32of32wf32_pool+0x5a2>
 8007ea6:	9a3a      	ldr	r2, [sp, #232]	@ 0xe8
 8007ea8:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 8007eac:	f0c0 8197 	bcc.w	80081de <forward_lite_conv2d_if32of32wf32_pool+0x5a2>
 8007eb0:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 8007eb2:	2a00      	cmp	r2, #0
 8007eb4:	f340 8117 	ble.w	80080e6 <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 8007eb8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007eba:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 8007ebc:	fb02 f303 	mul.w	r3, r2, r3
 8007ec0:	9319      	str	r3, [sp, #100]	@ 0x64
 8007ec2:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 8007ec4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007ec6:	9326      	str	r3, [sp, #152]	@ 0x98
 8007ec8:	189a      	adds	r2, r3, r2
 8007eca:	923e      	str	r2, [sp, #248]	@ 0xf8
 8007ecc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007ece:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ed0:	9330      	str	r3, [sp, #192]	@ 0xc0
 8007ed2:	440a      	add	r2, r1
 8007ed4:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 8007ed6:	9240      	str	r2, [sp, #256]	@ 0x100
 8007ed8:	931a      	str	r3, [sp, #104]	@ 0x68
 8007eda:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007edc:	9955      	ldr	r1, [sp, #340]	@ 0x154
 8007ede:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8007ee0:	f001 f9d2 	bl	8009288 <st_int8_copy>
 8007ee4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	f000 8134 	beq.w	8008154 <forward_lite_conv2d_if32of32wf32_pool+0x518>
 8007eec:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8007eee:	ecf3 1a01 	vldmia	r3!, {s3}
 8007ef2:	9330      	str	r3, [sp, #192]	@ 0xc0
 8007ef4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	f000 80ea 	beq.w	80080d0 <forward_lite_conv2d_if32of32wf32_pool+0x494>
 8007efc:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007efe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007f00:	189a      	adds	r2, r3, r2
 8007f02:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f04:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 8007f06:	e9cd 230d 	strd	r2, r3, [sp, #52]	@ 0x34
 8007f0a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8007f0c:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f0e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8007f10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f12:	2300      	movs	r3, #0
 8007f14:	9311      	str	r3, [sp, #68]	@ 0x44
 8007f16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f2c0 8115 	blt.w	8008148 <forward_lite_conv2d_if32of32wf32_pool+0x50c>
 8007f1e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007f20:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007f22:	2600      	movs	r6, #0
 8007f24:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8007f26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f28:	9c55      	ldr	r4, [sp, #340]	@ 0x154
 8007f2a:	4298      	cmp	r0, r3
 8007f2c:	bf94      	ite	ls
 8007f2e:	ebc6 0600 	rsbls	r6, r6, r0
 8007f32:	ebc6 0603 	rsbhi	r6, r6, r3
 8007f36:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007f38:	eba0 0906 	sub.w	r9, r0, r6
 8007f3c:	fb02 4203 	mla	r2, r2, r3, r4
 8007f40:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8007f42:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 8007f44:	f1bb 0f00 	cmp.w	fp, #0
 8007f48:	eba4 0a06 	sub.w	sl, r4, r6
 8007f4c:	eeb0 7a61 	vmov.f32	s14, s3
 8007f50:	fb00 f606 	mul.w	r6, r0, r6
 8007f54:	f340 80a1 	ble.w	800809a <forward_lite_conv2d_if32of32wf32_pool+0x45e>
 8007f58:	f026 070f 	bic.w	r7, r6, #15
 8007f5c:	f107 38ff 	add.w	r8, r7, #4294967295
 8007f60:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8007f64:	f108 0801 	add.w	r8, r8, #1
 8007f68:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 8007f6c:	fb0a fa03 	mul.w	sl, sl, r3
 8007f70:	fb09 f903 	mul.w	r9, r9, r3
 8007f74:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8007f78:	f04f 0c00 	mov.w	ip, #0
 8007f7c:	2f00      	cmp	r7, #0
 8007f7e:	bfd8      	it	le
 8007f80:	2500      	movle	r5, #0
 8007f82:	dd70      	ble.n	8008066 <forward_lite_conv2d_if32of32wf32_pool+0x42a>
 8007f84:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 8007f88:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 8007f8c:	2400      	movs	r4, #0
 8007f8e:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 8007f92:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 8007f96:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 8007f9a:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 8007f9e:	ed50 4a0d 	vldr	s9, [r0, #-52]	@ 0xffffffcc
 8007fa2:	ed10 5a0c 	vldr	s10, [r0, #-48]	@ 0xffffffd0
 8007fa6:	ed10 3a0a 	vldr	s6, [r0, #-40]	@ 0xffffffd8
 8007faa:	ed53 3a0a 	vldr	s7, [r3, #-40]	@ 0xffffffd8
 8007fae:	ed10 4a09 	vldr	s8, [r0, #-36]	@ 0xffffffdc
 8007fb2:	ed50 0a06 	vldr	s1, [r0, #-24]	@ 0xffffffe8
 8007fb6:	ed13 1a06 	vldr	s2, [r3, #-24]	@ 0xffffffe8
 8007fba:	ed10 2a05 	vldr	s4, [r0, #-20]	@ 0xffffffec
 8007fbe:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 8007fc2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007fc6:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 8007fca:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007fce:	3410      	adds	r4, #16
 8007fd0:	42bc      	cmp	r4, r7
 8007fd2:	ed13 6a0e 	vldr	s12, [r3, #-56]	@ 0xffffffc8
 8007fd6:	ed53 6a0d 	vldr	s13, [r3, #-52]	@ 0xffffffcc
 8007fda:	eee5 7a86 	vfma.f32	s15, s11, s12
 8007fde:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 8007fe2:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8007fe6:	ed53 5a1c 	vldr	s11, [r3, #-112]	@ 0xffffff90
 8007fea:	ed10 6a1b 	vldr	s12, [r0, #-108]	@ 0xffffff94
 8007fee:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8007ff2:	ed53 6a1b 	vldr	s13, [r3, #-108]	@ 0xffffff94
 8007ff6:	ed53 4a19 	vldr	s9, [r3, #-100]	@ 0xffffff9c
 8007ffa:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007ffe:	ed10 5a18 	vldr	s10, [r0, #-96]	@ 0xffffffa0
 8008002:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 8008006:	eee6 7a26 	vfma.f32	s15, s12, s13
 800800a:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 800800e:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 8008012:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008016:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 800801a:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800801e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008022:	ed10 4a13 	vldr	s8, [r0, #-76]	@ 0xffffffb4
 8008026:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 800802a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800802e:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 8008032:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 8008036:	eee6 7a26 	vfma.f32	s15, s12, s13
 800803a:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800803e:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 8008042:	eee0 7a81 	vfma.f32	s15, s1, s2
 8008046:	eee2 7a22 	vfma.f32	s15, s4, s5
 800804a:	eee3 7a23 	vfma.f32	s15, s6, s7
 800804e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008052:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008056:	eee6 7a26 	vfma.f32	s15, s12, s13
 800805a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800805e:	db96      	blt.n	8007f8e <forward_lite_conv2d_if32of32wf32_pool+0x352>
 8008060:	4471      	add	r1, lr
 8008062:	4472      	add	r2, lr
 8008064:	4645      	mov	r5, r8
 8008066:	42ae      	cmp	r6, r5
 8008068:	dd10      	ble.n	800808c <forward_lite_conv2d_if32of32wf32_pool+0x450>
 800806a:	462b      	mov	r3, r5
 800806c:	460c      	mov	r4, r1
 800806e:	4610      	mov	r0, r2
 8008070:	ecf0 6a01 	vldmia	r0!, {s13}
 8008074:	ecf4 7a01 	vldmia	r4!, {s15}
 8008078:	3301      	adds	r3, #1
 800807a:	429e      	cmp	r6, r3
 800807c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008080:	d1f6      	bne.n	8008070 <forward_lite_conv2d_if32of32wf32_pool+0x434>
 8008082:	1b75      	subs	r5, r6, r5
 8008084:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8008088:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800808c:	f10c 0c01 	add.w	ip, ip, #1
 8008090:	45e3      	cmp	fp, ip
 8008092:	4451      	add	r1, sl
 8008094:	444a      	add	r2, r9
 8008096:	f47f af71 	bne.w	8007f7c <forward_lite_conv2d_if32of32wf32_pool+0x340>
 800809a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800809c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800809e:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80080a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80080a2:	ed81 7a00 	vstr	s14, [r1]
 80080a6:	4410      	add	r0, r2
 80080a8:	900b      	str	r0, [sp, #44]	@ 0x2c
 80080aa:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80080ac:	4401      	add	r1, r0
 80080ae:	9110      	str	r1, [sp, #64]	@ 0x40
 80080b0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80080b2:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80080b4:	1a89      	subs	r1, r1, r2
 80080b6:	910e      	str	r1, [sp, #56]	@ 0x38
 80080b8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80080ba:	4401      	add	r1, r0
 80080bc:	910d      	str	r1, [sp, #52]	@ 0x34
 80080be:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80080c0:	1a8a      	subs	r2, r1, r2
 80080c2:	920c      	str	r2, [sp, #48]	@ 0x30
 80080c4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80080c6:	3301      	adds	r3, #1
 80080c8:	429a      	cmp	r2, r3
 80080ca:	9311      	str	r3, [sp, #68]	@ 0x44
 80080cc:	f47f af23 	bne.w	8007f16 <forward_lite_conv2d_if32of32wf32_pool+0x2da>
 80080d0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80080d2:	9924      	ldr	r1, [sp, #144]	@ 0x90
 80080d4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80080d6:	440a      	add	r2, r1
 80080d8:	921a      	str	r2, [sp, #104]	@ 0x68
 80080da:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 80080dc:	3304      	adds	r3, #4
 80080de:	4293      	cmp	r3, r2
 80080e0:	9326      	str	r3, [sp, #152]	@ 0x98
 80080e2:	f47f aefa 	bne.w	8007eda <forward_lite_conv2d_if32of32wf32_pool+0x29e>
 80080e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	dd28      	ble.n	800813e <forward_lite_conv2d_if32of32wf32_pool+0x502>
 80080ec:	9b69      	ldr	r3, [sp, #420]	@ 0x1a4
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	f000 8198 	beq.w	8008424 <forward_lite_conv2d_if32of32wf32_pool+0x7e8>
 80080f4:	e9dd 6a6a 	ldrd	r6, sl, [sp, #424]	@ 0x1a8
 80080f8:	9d2f      	ldr	r5, [sp, #188]	@ 0xbc
 80080fa:	f8dd 806c 	ldr.w	r8, [sp, #108]	@ 0x6c
 80080fe:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 8008100:	f8dd b1b0 	ldr.w	fp, [sp, #432]	@ 0x1b0
 8008104:	4699      	mov	r9, r3
 8008106:	2400      	movs	r4, #0
 8008108:	462b      	mov	r3, r5
 800810a:	463a      	mov	r2, r7
 800810c:	4455      	add	r5, sl
 800810e:	4641      	mov	r1, r8
 8008110:	4640      	mov	r0, r8
 8008112:	47c8      	blx	r9
 8008114:	1bab      	subs	r3, r5, r6
 8008116:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008118:	455b      	cmp	r3, fp
 800811a:	bfa8      	it	ge
 800811c:	4635      	movge	r5, r6
 800811e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008120:	4490      	add	r8, r2
 8008122:	4543      	cmp	r3, r8
 8008124:	bf98      	it	ls
 8008126:	9b25      	ldrls	r3, [sp, #148]	@ 0x94
 8008128:	f104 0401 	add.w	r4, r4, #1
 800812c:	bf98      	it	ls
 800812e:	4498      	addls	r8, r3
 8008130:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008132:	b224      	sxth	r4, r4
 8008134:	42a3      	cmp	r3, r4
 8008136:	d1e7      	bne.n	8008108 <forward_lite_conv2d_if32of32wf32_pool+0x4cc>
 8008138:	952f      	str	r5, [sp, #188]	@ 0xbc
 800813a:	f8cd 806c 	str.w	r8, [sp, #108]	@ 0x6c
 800813e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008140:	3301      	adds	r3, #1
 8008142:	b21b      	sxth	r3, r3
 8008144:	931d      	str	r3, [sp, #116]	@ 0x74
 8008146:	e634      	b.n	8007db2 <forward_lite_conv2d_if32of32wf32_pool+0x176>
 8008148:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800814a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800814c:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800814e:	4616      	mov	r6, r2
 8008150:	189a      	adds	r2, r3, r2
 8008152:	e6e7      	b.n	8007f24 <forward_lite_conv2d_if32of32wf32_pool+0x2e8>
 8008154:	eef0 1a48 	vmov.f32	s3, s16
 8008158:	e6cc      	b.n	8007ef4 <forward_lite_conv2d_if32of32wf32_pool+0x2b8>
 800815a:	9a3c      	ldr	r2, [sp, #240]	@ 0xf0
 800815c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800815e:	fb02 f303 	mul.w	r3, r2, r3
 8008162:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008164:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 8008168:	9a54      	ldr	r2, [sp, #336]	@ 0x150
 800816a:	429a      	cmp	r2, r3
 800816c:	bf84      	itt	hi
 800816e:	9a33      	ldrhi	r2, [sp, #204]	@ 0xcc
 8008170:	189b      	addhi	r3, r3, r2
 8008172:	9a54      	ldr	r2, [sp, #336]	@ 0x150
 8008174:	429a      	cmp	r2, r3
 8008176:	d217      	bcs.n	80081a8 <forward_lite_conv2d_if32of32wf32_pool+0x56c>
 8008178:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800817a:	991d      	ldr	r1, [sp, #116]	@ 0x74
 800817c:	428a      	cmp	r2, r1
 800817e:	d013      	beq.n	80081a8 <forward_lite_conv2d_if32of32wf32_pool+0x56c>
 8008180:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8008182:	429a      	cmp	r2, r3
 8008184:	d910      	bls.n	80081a8 <forward_lite_conv2d_if32of32wf32_pool+0x56c>
 8008186:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8008188:	461a      	mov	r2, r3
 800818a:	f852 0b04 	ldr.w	r0, [r2], #4
 800818e:	f841 0b04 	str.w	r0, [r1], #4
 8008192:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 8008194:	4290      	cmp	r0, r2
 8008196:	d8f8      	bhi.n	800818a <forward_lite_conv2d_if32of32wf32_pool+0x54e>
 8008198:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800819a:	1ad3      	subs	r3, r2, r3
 800819c:	f023 0303 	bic.w	r3, r3, #3
 80081a0:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80081a2:	3304      	adds	r3, #4
 80081a4:	441a      	add	r2, r3
 80081a6:	921b      	str	r2, [sp, #108]	@ 0x6c
 80081a8:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80081aa:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 80081ac:	f8bd 3074 	ldrh.w	r3, [sp, #116]	@ 0x74
 80081b0:	983d      	ldr	r0, [sp, #244]	@ 0xf4
 80081b2:	440a      	add	r2, r1
 80081b4:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 80081b6:	1ad2      	subs	r2, r2, r3
 80081b8:	b212      	sxth	r2, r2
 80081ba:	440b      	add	r3, r1
 80081bc:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 80081be:	9228      	str	r2, [sp, #160]	@ 0xa0
 80081c0:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 80081c2:	4401      	add	r1, r0
 80081c4:	b21b      	sxth	r3, r3
 80081c6:	428a      	cmp	r2, r1
 80081c8:	931d      	str	r3, [sp, #116]	@ 0x74
 80081ca:	911b      	str	r1, [sp, #108]	@ 0x6c
 80081cc:	460b      	mov	r3, r1
 80081ce:	f63f adf0 	bhi.w	8007db2 <forward_lite_conv2d_if32of32wf32_pool+0x176>
 80081d2:	9925      	ldr	r1, [sp, #148]	@ 0x94
 80081d4:	440b      	add	r3, r1
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d9fc      	bls.n	80081d4 <forward_lite_conv2d_if32of32wf32_pool+0x598>
 80081da:	931b      	str	r3, [sp, #108]	@ 0x6c
 80081dc:	e5e9      	b.n	8007db2 <forward_lite_conv2d_if32of32wf32_pool+0x176>
 80081de:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 80081e0:	2a00      	cmp	r2, #0
 80081e2:	dd80      	ble.n	80080e6 <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 80081e4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80081e6:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 80081e8:	fb02 f303 	mul.w	r3, r2, r3
 80081ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80081ee:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 80081f0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80081f2:	9326      	str	r3, [sp, #152]	@ 0x98
 80081f4:	189a      	adds	r2, r3, r2
 80081f6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80081f8:	923e      	str	r2, [sp, #248]	@ 0xf8
 80081fa:	9330      	str	r3, [sp, #192]	@ 0xc0
 80081fc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80081fe:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 8008200:	9319      	str	r3, [sp, #100]	@ 0x64
 8008202:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008204:	440a      	add	r2, r1
 8008206:	9240      	str	r2, [sp, #256]	@ 0x100
 8008208:	2b00      	cmp	r3, #0
 800820a:	f000 80fe 	beq.w	800840a <forward_lite_conv2d_if32of32wf32_pool+0x7ce>
 800820e:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8008210:	ecf3 1a01 	vldmia	r3!, {s3}
 8008214:	9330      	str	r3, [sp, #192]	@ 0xc0
 8008216:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008218:	2b00      	cmp	r3, #0
 800821a:	f000 80e7 	beq.w	80083ec <forward_lite_conv2d_if32of32wf32_pool+0x7b0>
 800821e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008220:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008222:	189a      	adds	r2, r3, r2
 8008224:	920c      	str	r2, [sp, #48]	@ 0x30
 8008226:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 8008228:	e9cd 230d 	strd	r2, r3, [sp, #52]	@ 0x34
 800822c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800822e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008230:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8008232:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008234:	2300      	movs	r3, #0
 8008236:	9311      	str	r3, [sp, #68]	@ 0x44
 8008238:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800823a:	2b00      	cmp	r3, #0
 800823c:	f2c0 80e8 	blt.w	8008410 <forward_lite_conv2d_if32of32wf32_pool+0x7d4>
 8008240:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008242:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008244:	2000      	movs	r0, #0
 8008246:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8008248:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800824a:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800824c:	428c      	cmp	r4, r1
 800824e:	bf94      	ite	ls
 8008250:	ebc0 0004 	rsbls	r0, r0, r4
 8008254:	ebc0 0001 	rsbhi	r0, r0, r1
 8008258:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800825a:	eba4 0900 	sub.w	r9, r4, r0
 800825e:	fb03 5301 	mla	r3, r3, r1, r5
 8008262:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 8008264:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008266:	f1bb 0f00 	cmp.w	fp, #0
 800826a:	eba5 0a00 	sub.w	sl, r5, r0
 800826e:	eeb0 7a61 	vmov.f32	s14, s3
 8008272:	fb04 f000 	mul.w	r0, r4, r0
 8008276:	f340 809e 	ble.w	80083b6 <forward_lite_conv2d_if32of32wf32_pool+0x77a>
 800827a:	f020 080f 	bic.w	r8, r0, #15
 800827e:	f108 37ff 	add.w	r7, r8, #4294967295
 8008282:	093f      	lsrs	r7, r7, #4
 8008284:	3701      	adds	r7, #1
 8008286:	01be      	lsls	r6, r7, #6
 8008288:	fb0a fa01 	mul.w	sl, sl, r1
 800828c:	fb09 f901 	mul.w	r9, r9, r1
 8008290:	013f      	lsls	r7, r7, #4
 8008292:	2400      	movs	r4, #0
 8008294:	f1b8 0f00 	cmp.w	r8, #0
 8008298:	bfd8      	it	le
 800829a:	2100      	movle	r1, #0
 800829c:	dd72      	ble.n	8008384 <forward_lite_conv2d_if32of32wf32_pool+0x748>
 800829e:	f102 0540 	add.w	r5, r2, #64	@ 0x40
 80082a2:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 80082a6:	f04f 0c00 	mov.w	ip, #0
 80082aa:	ed51 5a0f 	vldr	s11, [r1, #-60]	@ 0xffffffc4
 80082ae:	ed55 7a0f 	vldr	s15, [r5, #-60]	@ 0xffffffc4
 80082b2:	ed15 6a10 	vldr	s12, [r5, #-64]	@ 0xffffffc0
 80082b6:	ed51 6a10 	vldr	s13, [r1, #-64]	@ 0xffffffc0
 80082ba:	ed55 4a0d 	vldr	s9, [r5, #-52]	@ 0xffffffcc
 80082be:	ed15 5a0c 	vldr	s10, [r5, #-48]	@ 0xffffffd0
 80082c2:	ed15 3a0a 	vldr	s6, [r5, #-40]	@ 0xffffffd8
 80082c6:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 80082ca:	ed15 4a09 	vldr	s8, [r5, #-36]	@ 0xffffffdc
 80082ce:	ed55 0a06 	vldr	s1, [r5, #-24]	@ 0xffffffe8
 80082d2:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 80082d6:	ed15 2a05 	vldr	s4, [r5, #-20]	@ 0xffffffec
 80082da:	ed51 2a05 	vldr	s5, [r1, #-20]	@ 0xffffffec
 80082de:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80082e2:	ed55 5a0e 	vldr	s11, [r5, #-56]	@ 0xffffffc8
 80082e6:	eee6 7a26 	vfma.f32	s15, s12, s13
 80082ea:	f10c 0c10 	add.w	ip, ip, #16
 80082ee:	45e0      	cmp	r8, ip
 80082f0:	ed11 6a0e 	vldr	s12, [r1, #-56]	@ 0xffffffc8
 80082f4:	ed51 6a0d 	vldr	s13, [r1, #-52]	@ 0xffffffcc
 80082f8:	eee5 7a86 	vfma.f32	s15, s11, s12
 80082fc:	f105 0540 	add.w	r5, r5, #64	@ 0x40
 8008300:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 8008304:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 8008308:	ed15 6a1b 	vldr	s12, [r5, #-108]	@ 0xffffff94
 800830c:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8008310:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 8008314:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 8008318:	eee5 7a25 	vfma.f32	s15, s10, s11
 800831c:	ed15 5a18 	vldr	s10, [r5, #-96]	@ 0xffffffa0
 8008320:	ed51 5a18 	vldr	s11, [r1, #-96]	@ 0xffffffa0
 8008324:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008328:	ed15 6a17 	vldr	s12, [r5, #-92]	@ 0xffffffa4
 800832c:	ed51 6a17 	vldr	s13, [r1, #-92]	@ 0xffffffa4
 8008330:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008334:	ed15 3a14 	vldr	s6, [r5, #-80]	@ 0xffffffb0
 8008338:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 800833c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008340:	ed15 4a13 	vldr	s8, [r5, #-76]	@ 0xffffffb4
 8008344:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 8008348:	eee5 7a25 	vfma.f32	s15, s10, s11
 800834c:	ed15 5a12 	vldr	s10, [r5, #-72]	@ 0xffffffb8
 8008350:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 8008354:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008358:	ed15 6a11 	vldr	s12, [r5, #-68]	@ 0xffffffbc
 800835c:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 8008360:	eee0 7a81 	vfma.f32	s15, s1, s2
 8008364:	eee2 7a22 	vfma.f32	s15, s4, s5
 8008368:	eee3 7a23 	vfma.f32	s15, s6, s7
 800836c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008370:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008374:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008378:	ee37 7a27 	vadd.f32	s14, s14, s15
 800837c:	dc95      	bgt.n	80082aa <forward_lite_conv2d_if32of32wf32_pool+0x66e>
 800837e:	4432      	add	r2, r6
 8008380:	4433      	add	r3, r6
 8008382:	4639      	mov	r1, r7
 8008384:	4288      	cmp	r0, r1
 8008386:	dd10      	ble.n	80083aa <forward_lite_conv2d_if32of32wf32_pool+0x76e>
 8008388:	460d      	mov	r5, r1
 800838a:	4696      	mov	lr, r2
 800838c:	469c      	mov	ip, r3
 800838e:	ecfc 6a01 	vldmia	ip!, {s13}
 8008392:	ecfe 7a01 	vldmia	lr!, {s15}
 8008396:	3501      	adds	r5, #1
 8008398:	42a8      	cmp	r0, r5
 800839a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800839e:	d1f6      	bne.n	800838e <forward_lite_conv2d_if32of32wf32_pool+0x752>
 80083a0:	1a41      	subs	r1, r0, r1
 80083a2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80083a6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80083aa:	3401      	adds	r4, #1
 80083ac:	45a3      	cmp	fp, r4
 80083ae:	4452      	add	r2, sl
 80083b0:	444b      	add	r3, r9
 80083b2:	f47f af6f 	bne.w	8008294 <forward_lite_conv2d_if32of32wf32_pool+0x658>
 80083b6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80083b8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80083ba:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80083bc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80083be:	ed81 7a00 	vstr	s14, [r1]
 80083c2:	4410      	add	r0, r2
 80083c4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80083c6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80083c8:	4401      	add	r1, r0
 80083ca:	9110      	str	r1, [sp, #64]	@ 0x40
 80083cc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80083ce:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80083d0:	1a89      	subs	r1, r1, r2
 80083d2:	910e      	str	r1, [sp, #56]	@ 0x38
 80083d4:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80083d6:	4401      	add	r1, r0
 80083d8:	910d      	str	r1, [sp, #52]	@ 0x34
 80083da:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80083dc:	1a8a      	subs	r2, r1, r2
 80083de:	920c      	str	r2, [sp, #48]	@ 0x30
 80083e0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80083e2:	3301      	adds	r3, #1
 80083e4:	429a      	cmp	r2, r3
 80083e6:	9311      	str	r3, [sp, #68]	@ 0x44
 80083e8:	f47f af26 	bne.w	8008238 <forward_lite_conv2d_if32of32wf32_pool+0x5fc>
 80083ec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80083ee:	9924      	ldr	r1, [sp, #144]	@ 0x90
 80083f0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80083f2:	440a      	add	r2, r1
 80083f4:	9219      	str	r2, [sp, #100]	@ 0x64
 80083f6:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 80083f8:	3304      	adds	r3, #4
 80083fa:	4293      	cmp	r3, r2
 80083fc:	9326      	str	r3, [sp, #152]	@ 0x98
 80083fe:	f43f ae72 	beq.w	80080e6 <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 8008402:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008404:	2b00      	cmp	r3, #0
 8008406:	f47f af02 	bne.w	800820e <forward_lite_conv2d_if32of32wf32_pool+0x5d2>
 800840a:	eef0 1a48 	vmov.f32	s3, s16
 800840e:	e702      	b.n	8008216 <forward_lite_conv2d_if32of32wf32_pool+0x5da>
 8008410:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008412:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008414:	4610      	mov	r0, r2
 8008416:	4413      	add	r3, r2
 8008418:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800841a:	e714      	b.n	8008246 <forward_lite_conv2d_if32of32wf32_pool+0x60a>
 800841c:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800841e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008420:	921c      	str	r2, [sp, #112]	@ 0x70
 8008422:	e532      	b.n	8007e8a <forward_lite_conv2d_if32of32wf32_pool+0x24e>
 8008424:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008426:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8008428:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 800842a:	440a      	add	r2, r1
 800842c:	4290      	cmp	r0, r2
 800842e:	bf98      	it	ls
 8008430:	9825      	ldrls	r0, [sp, #148]	@ 0x94
 8008432:	f103 0301 	add.w	r3, r3, #1
 8008436:	bf98      	it	ls
 8008438:	1812      	addls	r2, r2, r0
 800843a:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800843c:	b219      	sxth	r1, r3
 800843e:	4281      	cmp	r1, r0
 8008440:	dbf1      	blt.n	8008426 <forward_lite_conv2d_if32of32wf32_pool+0x7ea>
 8008442:	921b      	str	r2, [sp, #108]	@ 0x6c
 8008444:	e67b      	b.n	800813e <forward_lite_conv2d_if32of32wf32_pool+0x502>
 8008446:	bf00      	nop

08008448 <forward_lite_nl_softmax_if32of32_kernel>:
 8008448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800844c:	2a01      	cmp	r2, #1
 800844e:	ed2d 8b02 	vpush	{d8}
 8008452:	4691      	mov	r9, r2
 8008454:	ed91 8a00 	vldr	s16, [r1]
 8008458:	4698      	mov	r8, r3
 800845a:	d960      	bls.n	800851e <forward_lite_nl_softmax_if32of32_kernel+0xd6>
 800845c:	2b01      	cmp	r3, #1
 800845e:	d14a      	bne.n	80084f6 <forward_lite_nl_softmax_if32of32_kernel+0xae>
 8008460:	1d0c      	adds	r4, r1, #4
 8008462:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8008466:	ecf4 7a01 	vldmia	r4!, {s15}
 800846a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800846e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008472:	bfb8      	it	lt
 8008474:	eeb0 8a67 	vmovlt.f32	s16, s15
 8008478:	429c      	cmp	r4, r3
 800847a:	d1f4      	bne.n	8008466 <forward_lite_nl_softmax_if32of32_kernel+0x1e>
 800847c:	f04f 0a04 	mov.w	sl, #4
 8008480:	eddf 8a29 	vldr	s17, [pc, #164]	@ 8008528 <forward_lite_nl_softmax_if32of32_kernel+0xe0>
 8008484:	4607      	mov	r7, r0
 8008486:	460c      	mov	r4, r1
 8008488:	4606      	mov	r6, r0
 800848a:	2500      	movs	r5, #0
 800848c:	ed94 0a00 	vldr	s0, [r4]
 8008490:	ee30 0a48 	vsub.f32	s0, s0, s16
 8008494:	f001 fff0 	bl	800a478 <expf>
 8008498:	3501      	adds	r5, #1
 800849a:	45a9      	cmp	r9, r5
 800849c:	ed86 0a00 	vstr	s0, [r6]
 80084a0:	ee78 8a80 	vadd.f32	s17, s17, s0
 80084a4:	4454      	add	r4, sl
 80084a6:	4456      	add	r6, sl
 80084a8:	d8f0      	bhi.n	800848c <forward_lite_nl_softmax_if32of32_kernel+0x44>
 80084aa:	eef5 8a40 	vcmp.f32	s17, #0.0
 80084ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084b2:	d011      	beq.n	80084d8 <forward_lite_nl_softmax_if32of32_kernel+0x90>
 80084b4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80084b8:	f1b8 0f01 	cmp.w	r8, #1
 80084bc:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 80084c0:	f04f 0300 	mov.w	r3, #0
 80084c4:	d10c      	bne.n	80084e0 <forward_lite_nl_softmax_if32of32_kernel+0x98>
 80084c6:	3301      	adds	r3, #1
 80084c8:	4599      	cmp	r9, r3
 80084ca:	edd7 7a00 	vldr	s15, [r7]
 80084ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084d2:	ece7 7a01 	vstmia	r7!, {s15}
 80084d6:	d8f6      	bhi.n	80084c6 <forward_lite_nl_softmax_if32of32_kernel+0x7e>
 80084d8:	ecbd 8b02 	vpop	{d8}
 80084dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084e0:	edd7 7a00 	vldr	s15, [r7]
 80084e4:	3301      	adds	r3, #1
 80084e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084ea:	4599      	cmp	r9, r3
 80084ec:	edc7 7a00 	vstr	s15, [r7]
 80084f0:	4457      	add	r7, sl
 80084f2:	d8f5      	bhi.n	80084e0 <forward_lite_nl_softmax_if32of32_kernel+0x98>
 80084f4:	e7f0      	b.n	80084d8 <forward_lite_nl_softmax_if32of32_kernel+0x90>
 80084f6:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 80084fa:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 80084fe:	2301      	movs	r3, #1
 8008500:	edd2 7a00 	vldr	s15, [r2]
 8008504:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800850c:	f103 0301 	add.w	r3, r3, #1
 8008510:	bfb8      	it	lt
 8008512:	eeb0 8a67 	vmovlt.f32	s16, s15
 8008516:	4599      	cmp	r9, r3
 8008518:	4452      	add	r2, sl
 800851a:	d1f1      	bne.n	8008500 <forward_lite_nl_softmax_if32of32_kernel+0xb8>
 800851c:	e7b0      	b.n	8008480 <forward_lite_nl_softmax_if32of32_kernel+0x38>
 800851e:	2a00      	cmp	r2, #0
 8008520:	d0da      	beq.n	80084d8 <forward_lite_nl_softmax_if32of32_kernel+0x90>
 8008522:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8008526:	e7ab      	b.n	8008480 <forward_lite_nl_softmax_if32of32_kernel+0x38>
 8008528:	00000000 	.word	0x00000000

0800852c <forward_lite_nl_relu_generic_if32of32_kernel>:
 800852c:	edd3 6a02 	vldr	s13, [r3, #8]
 8008530:	ed93 7a00 	vldr	s14, [r3]
 8008534:	ed93 6a01 	vldr	s12, [r3, #4]
 8008538:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800853c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008540:	d42a      	bmi.n	8008598 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 8008542:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8008546:	3a01      	subs	r2, #1
 8008548:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 800854c:	4561      	cmp	r1, ip
 800854e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8008552:	d85d      	bhi.n	8008610 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 8008554:	1d11      	adds	r1, r2, #4
 8008556:	f10c 0304 	add.w	r3, ip, #4
 800855a:	4408      	add	r0, r1
 800855c:	ebac 0202 	sub.w	r2, ip, r2
 8008560:	e00c      	b.n	800857c <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 8008562:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800856a:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800856e:	db01      	blt.n	8008574 <forward_lite_nl_relu_generic_if32of32_kernel+0x48>
 8008570:	ee65 7a86 	vmul.f32	s15, s11, s12
 8008574:	4293      	cmp	r3, r2
 8008576:	ed60 7a01 	vstmdb	r0!, {s15}
 800857a:	d00c      	beq.n	8008596 <forward_lite_nl_relu_generic_if32of32_kernel+0x6a>
 800857c:	ed73 7a01 	vldmdb	r3!, {s15}
 8008580:	eef4 6ae7 	vcmpe.f32	s13, s15
 8008584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008588:	daeb      	bge.n	8008562 <forward_lite_nl_relu_generic_if32of32_kernel+0x36>
 800858a:	eef0 7a66 	vmov.f32	s15, s13
 800858e:	4293      	cmp	r3, r2
 8008590:	ed60 7a01 	vstmdb	r0!, {s15}
 8008594:	d1f2      	bne.n	800857c <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 8008596:	4770      	bx	lr
 8008598:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800859c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80085a0:	3a01      	subs	r2, #1
 80085a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085a6:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 80085aa:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80085ae:	d017      	beq.n	80085e0 <forward_lite_nl_relu_generic_if32of32_kernel+0xb4>
 80085b0:	4561      	cmp	r1, ip
 80085b2:	d82d      	bhi.n	8008610 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 80085b4:	1d11      	adds	r1, r2, #4
 80085b6:	f10c 0304 	add.w	r3, ip, #4
 80085ba:	4401      	add	r1, r0
 80085bc:	ebac 0202 	sub.w	r2, ip, r2
 80085c0:	ed73 7a01 	vldmdb	r3!, {s15}
 80085c4:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80085c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085d0:	ee66 6a86 	vmul.f32	s13, s13, s12
 80085d4:	d81d      	bhi.n	8008612 <forward_lite_nl_relu_generic_if32of32_kernel+0xe6>
 80085d6:	4293      	cmp	r3, r2
 80085d8:	ed61 6a01 	vstmdb	r1!, {s13}
 80085dc:	d1f0      	bne.n	80085c0 <forward_lite_nl_relu_generic_if32of32_kernel+0x94>
 80085de:	4770      	bx	lr
 80085e0:	4561      	cmp	r1, ip
 80085e2:	d815      	bhi.n	8008610 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 80085e4:	1d11      	adds	r1, r2, #4
 80085e6:	b500      	push	{lr}
 80085e8:	f10c 0304 	add.w	r3, ip, #4
 80085ec:	f04f 0e00 	mov.w	lr, #0
 80085f0:	4401      	add	r1, r0
 80085f2:	ebac 0202 	sub.w	r2, ip, r2
 80085f6:	ed73 7a01 	vldmdb	r3!, {s15}
 80085fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80085fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008602:	d40b      	bmi.n	800861c <forward_lite_nl_relu_generic_if32of32_kernel+0xf0>
 8008604:	4293      	cmp	r3, r2
 8008606:	f841 ed04 	str.w	lr, [r1, #-4]!
 800860a:	d1f4      	bne.n	80085f6 <forward_lite_nl_relu_generic_if32of32_kernel+0xca>
 800860c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008610:	4770      	bx	lr
 8008612:	4293      	cmp	r3, r2
 8008614:	ed61 7a01 	vstmdb	r1!, {s15}
 8008618:	d1d2      	bne.n	80085c0 <forward_lite_nl_relu_generic_if32of32_kernel+0x94>
 800861a:	4770      	bx	lr
 800861c:	4293      	cmp	r3, r2
 800861e:	ed61 7a01 	vstmdb	r1!, {s15}
 8008622:	d1e8      	bne.n	80085f6 <forward_lite_nl_relu_generic_if32of32_kernel+0xca>
 8008624:	e7f2      	b.n	800860c <forward_lite_nl_relu_generic_if32of32_kernel+0xe0>
 8008626:	bf00      	nop

08008628 <pool_func_mp_array_f32>:
 8008628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800862c:	b093      	sub	sp, #76	@ 0x4c
 800862e:	468b      	mov	fp, r1
 8008630:	f8bd 1074 	ldrh.w	r1, [sp, #116]	@ 0x74
 8008634:	9101      	str	r1, [sp, #4]
 8008636:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 800863a:	9105      	str	r1, [sp, #20]
 800863c:	4691      	mov	r9, r2
 800863e:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 8008642:	f8bd 207c 	ldrh.w	r2, [sp, #124]	@ 0x7c
 8008646:	f8bd 4070 	ldrh.w	r4, [sp, #112]	@ 0x70
 800864a:	9106      	str	r1, [sp, #24]
 800864c:	4698      	mov	r8, r3
 800864e:	f8bd 3078 	ldrh.w	r3, [sp, #120]	@ 0x78
 8008652:	f8bd 1088 	ldrh.w	r1, [sp, #136]	@ 0x88
 8008656:	9404      	str	r4, [sp, #16]
 8008658:	9102      	str	r1, [sp, #8]
 800865a:	ea52 0403 	orrs.w	r4, r2, r3
 800865e:	f8bd 108c 	ldrh.w	r1, [sp, #140]	@ 0x8c
 8008662:	9103      	str	r1, [sp, #12]
 8008664:	4682      	mov	sl, r0
 8008666:	d10b      	bne.n	8008680 <pool_func_mp_array_f32+0x58>
 8008668:	9904      	ldr	r1, [sp, #16]
 800866a:	9d02      	ldr	r5, [sp, #8]
 800866c:	9e05      	ldr	r6, [sp, #20]
 800866e:	eba1 000b 	sub.w	r0, r1, fp
 8008672:	3801      	subs	r0, #1
 8008674:	1e69      	subs	r1, r5, #1
 8008676:	fb11 0106 	smlabb	r1, r1, r6, r0
 800867a:	0408      	lsls	r0, r1, #16
 800867c:	f100 8083 	bmi.w	8008786 <pool_func_mp_array_f32+0x15e>
 8008680:	9903      	ldr	r1, [sp, #12]
 8008682:	2900      	cmp	r1, #0
 8008684:	d07c      	beq.n	8008780 <pool_func_mp_array_f32+0x158>
 8008686:	9902      	ldr	r1, [sp, #8]
 8008688:	2900      	cmp	r1, #0
 800868a:	d079      	beq.n	8008780 <pool_func_mp_array_f32+0x158>
 800868c:	f1b8 0f00 	cmp.w	r8, #0
 8008690:	d076      	beq.n	8008780 <pool_func_mp_array_f32+0x158>
 8008692:	f1b8 0f01 	cmp.w	r8, #1
 8008696:	9901      	ldr	r1, [sp, #4]
 8008698:	f040 80e3 	bne.w	8008862 <pool_func_mp_array_f32+0x23a>
 800869c:	1a8a      	subs	r2, r1, r2
 800869e:	9904      	ldr	r1, [sp, #16]
 80086a0:	1ac9      	subs	r1, r1, r3
 80086a2:	425b      	negs	r3, r3
 80086a4:	b292      	uxth	r2, r2
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	9207      	str	r2, [sp, #28]
 80086aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80086ac:	b28a      	uxth	r2, r1
 80086ae:	2300      	movs	r3, #0
 80086b0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80086b2:	9308      	str	r3, [sp, #32]
 80086b4:	9a02      	ldr	r2, [sp, #8]
 80086b6:	fb02 f303 	mul.w	r3, r2, r3
 80086ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80086bc:	9a07      	ldr	r2, [sp, #28]
 80086be:	9b01      	ldr	r3, [sp, #4]
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	b21b      	sxth	r3, r3
 80086c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80086c6:	e9dd 830b 	ldrd	r8, r3, [sp, #44]	@ 0x2c
 80086ca:	f04f 0c00 	mov.w	ip, #0
 80086ce:	9304      	str	r3, [sp, #16]
 80086d0:	b217      	sxth	r7, r2
 80086d2:	46e6      	mov	lr, ip
 80086d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80086d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086d8:	f9bd 6010 	ldrsh.w	r6, [sp, #16]
 80086dc:	eddf 7aac 	vldr	s15, [pc, #688]	@ 8008990 <pool_func_mp_array_f32+0x368>
 80086e0:	428f      	cmp	r7, r1
 80086e2:	449e      	add	lr, r3
 80086e4:	fa0f f088 	sxth.w	r0, r8
 80086e8:	dd28      	ble.n	800873c <pool_func_mp_array_f32+0x114>
 80086ea:	ea00 75e0 	and.w	r5, r0, r0, asr #31
 80086ee:	4286      	cmp	r6, r0
 80086f0:	da20      	bge.n	8008734 <pool_func_mp_array_f32+0x10c>
 80086f2:	2900      	cmp	r1, #0
 80086f4:	fb0b f401 	mul.w	r4, fp, r1
 80086f8:	db1c      	blt.n	8008734 <pool_func_mp_array_f32+0x10c>
 80086fa:	4549      	cmp	r1, r9
 80086fc:	da1a      	bge.n	8008734 <pool_func_mp_array_f32+0x10c>
 80086fe:	2e00      	cmp	r6, #0
 8008700:	4633      	mov	r3, r6
 8008702:	da05      	bge.n	8008710 <pool_func_mp_array_f32+0xe8>
 8008704:	3301      	adds	r3, #1
 8008706:	b21b      	sxth	r3, r3
 8008708:	429d      	cmp	r5, r3
 800870a:	dcfb      	bgt.n	8008704 <pool_func_mp_array_f32+0xdc>
 800870c:	4283      	cmp	r3, r0
 800870e:	da11      	bge.n	8008734 <pool_func_mp_array_f32+0x10c>
 8008710:	18e2      	adds	r2, r4, r3
 8008712:	459b      	cmp	fp, r3
 8008714:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008718:	dd08      	ble.n	800872c <pool_func_mp_array_f32+0x104>
 800871a:	ed92 7a00 	vldr	s14, [r2]
 800871e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008726:	bfb8      	it	lt
 8008728:	eef0 7a47 	vmovlt.f32	s15, s14
 800872c:	3301      	adds	r3, #1
 800872e:	b21b      	sxth	r3, r3
 8008730:	4283      	cmp	r3, r0
 8008732:	dbed      	blt.n	8008710 <pool_func_mp_array_f32+0xe8>
 8008734:	3101      	adds	r1, #1
 8008736:	b209      	sxth	r1, r1
 8008738:	42b9      	cmp	r1, r7
 800873a:	dbd8      	blt.n	80086ee <pool_func_mp_array_f32+0xc6>
 800873c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800873e:	9a05      	ldr	r2, [sp, #20]
 8008740:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 8008744:	9b04      	ldr	r3, [sp, #16]
 8008746:	edce 7a00 	vstr	s15, [lr]
 800874a:	4413      	add	r3, r2
 800874c:	b29b      	uxth	r3, r3
 800874e:	f10c 0c01 	add.w	ip, ip, #1
 8008752:	9304      	str	r3, [sp, #16]
 8008754:	9b02      	ldr	r3, [sp, #8]
 8008756:	fa0f fc8c 	sxth.w	ip, ip
 800875a:	4490      	add	r8, r2
 800875c:	4563      	cmp	r3, ip
 800875e:	fa1f f888 	uxth.w	r8, r8
 8008762:	46e6      	mov	lr, ip
 8008764:	dcb6      	bgt.n	80086d4 <pool_func_mp_array_f32+0xac>
 8008766:	9b08      	ldr	r3, [sp, #32]
 8008768:	3301      	adds	r3, #1
 800876a:	b21a      	sxth	r2, r3
 800876c:	e9dd 1306 	ldrd	r1, r3, [sp, #24]
 8008770:	440b      	add	r3, r1
 8008772:	9903      	ldr	r1, [sp, #12]
 8008774:	9208      	str	r2, [sp, #32]
 8008776:	b29b      	uxth	r3, r3
 8008778:	4291      	cmp	r1, r2
 800877a:	9307      	str	r3, [sp, #28]
 800877c:	4613      	mov	r3, r2
 800877e:	dc99      	bgt.n	80086b4 <pool_func_mp_array_f32+0x8c>
 8008780:	b013      	add	sp, #76	@ 0x4c
 8008782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008786:	9901      	ldr	r1, [sp, #4]
 8008788:	9e03      	ldr	r6, [sp, #12]
 800878a:	9f06      	ldr	r7, [sp, #24]
 800878c:	eba1 0009 	sub.w	r0, r1, r9
 8008790:	3801      	subs	r0, #1
 8008792:	1e71      	subs	r1, r6, #1
 8008794:	fb11 0107 	smlabb	r1, r1, r7, r0
 8008798:	0409      	lsls	r1, r1, #16
 800879a:	f57f af71 	bpl.w	8008680 <pool_func_mp_array_f32+0x58>
 800879e:	2e00      	cmp	r6, #0
 80087a0:	d0ee      	beq.n	8008780 <pool_func_mp_array_f32+0x158>
 80087a2:	2d00      	cmp	r5, #0
 80087a4:	d0ec      	beq.n	8008780 <pool_func_mp_array_f32+0x158>
 80087a6:	f1b8 0f00 	cmp.w	r8, #0
 80087aa:	d0e9      	beq.n	8008780 <pool_func_mp_array_f32+0x158>
 80087ac:	f1b8 0f01 	cmp.w	r8, #1
 80087b0:	f040 80f0 	bne.w	8008994 <pool_func_mp_array_f32+0x36c>
 80087b4:	46a1      	mov	r9, r4
 80087b6:	9407      	str	r4, [sp, #28]
 80087b8:	46a0      	mov	r8, r4
 80087ba:	9b02      	ldr	r3, [sp, #8]
 80087bc:	f8dd e010 	ldr.w	lr, [sp, #16]
 80087c0:	fb03 f308 	mul.w	r3, r3, r8
 80087c4:	2600      	movs	r6, #0
 80087c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80087c8:	f9bd 8004 	ldrsh.w	r8, [sp, #4]
 80087cc:	fa0f f389 	sxth.w	r3, r9
 80087d0:	9308      	str	r3, [sp, #32]
 80087d2:	46b4      	mov	ip, r6
 80087d4:	4637      	mov	r7, r6
 80087d6:	9c08      	ldr	r4, [sp, #32]
 80087d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087da:	eddf 7a6d 	vldr	s15, [pc, #436]	@ 8008990 <pool_func_mp_array_f32+0x368>
 80087de:	4544      	cmp	r4, r8
 80087e0:	441f      	add	r7, r3
 80087e2:	b235      	sxth	r5, r6
 80087e4:	fa0f f08e 	sxth.w	r0, lr
 80087e8:	da17      	bge.n	800881a <pool_func_mp_array_f32+0x1f2>
 80087ea:	4285      	cmp	r5, r0
 80087ec:	da11      	bge.n	8008812 <pool_func_mp_array_f32+0x1ea>
 80087ee:	fb04 520b 	mla	r2, r4, fp, r5
 80087f2:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 80087f6:	462b      	mov	r3, r5
 80087f8:	ecb2 7a01 	vldmia	r2!, {s14}
 80087fc:	3301      	adds	r3, #1
 80087fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008806:	b219      	sxth	r1, r3
 8008808:	bfb8      	it	lt
 800880a:	eef0 7a47 	vmovlt.f32	s15, s14
 800880e:	4281      	cmp	r1, r0
 8008810:	dbf2      	blt.n	80087f8 <pool_func_mp_array_f32+0x1d0>
 8008812:	3401      	adds	r4, #1
 8008814:	b224      	sxth	r4, r4
 8008816:	4544      	cmp	r4, r8
 8008818:	dbe7      	blt.n	80087ea <pool_func_mp_array_f32+0x1c2>
 800881a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800881c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008820:	9b05      	ldr	r3, [sp, #20]
 8008822:	edc7 7a00 	vstr	s15, [r7]
 8008826:	449e      	add	lr, r3
 8008828:	441e      	add	r6, r3
 800882a:	f10c 0c01 	add.w	ip, ip, #1
 800882e:	9b02      	ldr	r3, [sp, #8]
 8008830:	fa0f fc8c 	sxth.w	ip, ip
 8008834:	4563      	cmp	r3, ip
 8008836:	fa1f fe8e 	uxth.w	lr, lr
 800883a:	b2b6      	uxth	r6, r6
 800883c:	4667      	mov	r7, ip
 800883e:	dcca      	bgt.n	80087d6 <pool_func_mp_array_f32+0x1ae>
 8008840:	9b07      	ldr	r3, [sp, #28]
 8008842:	9906      	ldr	r1, [sp, #24]
 8008844:	3301      	adds	r3, #1
 8008846:	b21a      	sxth	r2, r3
 8008848:	9b01      	ldr	r3, [sp, #4]
 800884a:	9207      	str	r2, [sp, #28]
 800884c:	440b      	add	r3, r1
 800884e:	b29b      	uxth	r3, r3
 8008850:	9301      	str	r3, [sp, #4]
 8008852:	9b03      	ldr	r3, [sp, #12]
 8008854:	4489      	add	r9, r1
 8008856:	4293      	cmp	r3, r2
 8008858:	fa1f f989 	uxth.w	r9, r9
 800885c:	4690      	mov	r8, r2
 800885e:	dcac      	bgt.n	80087ba <pool_func_mp_array_f32+0x192>
 8008860:	e78e      	b.n	8008780 <pool_func_mp_array_f32+0x158>
 8008862:	1a88      	subs	r0, r1, r2
 8008864:	9904      	ldr	r1, [sp, #16]
 8008866:	f8cd 9038 	str.w	r9, [sp, #56]	@ 0x38
 800886a:	1ac9      	subs	r1, r1, r3
 800886c:	4252      	negs	r2, r2
 800886e:	425b      	negs	r3, r3
 8008870:	b292      	uxth	r2, r2
 8008872:	b29b      	uxth	r3, r3
 8008874:	b280      	uxth	r0, r0
 8008876:	9208      	str	r2, [sp, #32]
 8008878:	9311      	str	r3, [sp, #68]	@ 0x44
 800887a:	b28a      	uxth	r2, r1
 800887c:	2300      	movs	r3, #0
 800887e:	9007      	str	r0, [sp, #28]
 8008880:	9210      	str	r2, [sp, #64]	@ 0x40
 8008882:	930c      	str	r3, [sp, #48]	@ 0x30
 8008884:	9a02      	ldr	r2, [sp, #8]
 8008886:	f9bd 901c 	ldrsh.w	r9, [sp, #28]
 800888a:	fb03 f302 	mul.w	r3, r3, r2
 800888e:	f9bd 2020 	ldrsh.w	r2, [sp, #32]
 8008892:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008894:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008896:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008898:	9201      	str	r2, [sp, #4]
 800889a:	2300      	movs	r3, #0
 800889c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800889e:	930d      	str	r3, [sp, #52]	@ 0x34
 80088a0:	9204      	str	r2, [sp, #16]
 80088a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80088a4:	f9bd 4004 	ldrsh.w	r4, [sp, #4]
 80088a8:	f9bd c010 	ldrsh.w	ip, [sp, #16]
 80088ac:	4413      	add	r3, r2
 80088ae:	fb08 f303 	mul.w	r3, r8, r3
 80088b2:	f04f 0e00 	mov.w	lr, #0
 80088b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80088b8:	4676      	mov	r6, lr
 80088ba:	ea04 77e4 	and.w	r7, r4, r4, asr #31
 80088be:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088c0:	eddf 7a33 	vldr	s15, [pc, #204]	@ 8008990 <pool_func_mp_array_f32+0x368>
 80088c4:	4549      	cmp	r1, r9
 80088c6:	da2f      	bge.n	8008928 <pool_func_mp_array_f32+0x300>
 80088c8:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 80088cc:	f8dd e038 	ldr.w	lr, [sp, #56]	@ 0x38
 80088d0:	45a4      	cmp	ip, r4
 80088d2:	da23      	bge.n	800891c <pool_func_mp_array_f32+0x2f4>
 80088d4:	2900      	cmp	r1, #0
 80088d6:	fb0b f501 	mul.w	r5, fp, r1
 80088da:	db1f      	blt.n	800891c <pool_func_mp_array_f32+0x2f4>
 80088dc:	4571      	cmp	r1, lr
 80088de:	da1d      	bge.n	800891c <pool_func_mp_array_f32+0x2f4>
 80088e0:	f1bc 0f00 	cmp.w	ip, #0
 80088e4:	4663      	mov	r3, ip
 80088e6:	da05      	bge.n	80088f4 <pool_func_mp_array_f32+0x2cc>
 80088e8:	3301      	adds	r3, #1
 80088ea:	b21b      	sxth	r3, r3
 80088ec:	429f      	cmp	r7, r3
 80088ee:	dcfb      	bgt.n	80088e8 <pool_func_mp_array_f32+0x2c0>
 80088f0:	42a3      	cmp	r3, r4
 80088f2:	da13      	bge.n	800891c <pool_func_mp_array_f32+0x2f4>
 80088f4:	18ea      	adds	r2, r5, r3
 80088f6:	fb08 6202 	mla	r2, r8, r2, r6
 80088fa:	1c58      	adds	r0, r3, #1
 80088fc:	459b      	cmp	fp, r3
 80088fe:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008902:	b203      	sxth	r3, r0
 8008904:	dd08      	ble.n	8008918 <pool_func_mp_array_f32+0x2f0>
 8008906:	ed92 7a00 	vldr	s14, [r2]
 800890a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800890e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008912:	bfb8      	it	lt
 8008914:	eef0 7a47 	vmovlt.f32	s15, s14
 8008918:	42a3      	cmp	r3, r4
 800891a:	dbeb      	blt.n	80088f4 <pool_func_mp_array_f32+0x2cc>
 800891c:	3101      	adds	r1, #1
 800891e:	b209      	sxth	r1, r1
 8008920:	4549      	cmp	r1, r9
 8008922:	dbd5      	blt.n	80088d0 <pool_func_mp_array_f32+0x2a8>
 8008924:	f8dd e024 	ldr.w	lr, [sp, #36]	@ 0x24
 8008928:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800892a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800892c:	f10e 0e01 	add.w	lr, lr, #1
 8008930:	4433      	add	r3, r6
 8008932:	fa0f fe8e 	sxth.w	lr, lr
 8008936:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800893a:	45c6      	cmp	lr, r8
 800893c:	edc3 7a00 	vstr	s15, [r3]
 8008940:	4676      	mov	r6, lr
 8008942:	dbbc      	blt.n	80088be <pool_func_mp_array_f32+0x296>
 8008944:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008946:	9a01      	ldr	r2, [sp, #4]
 8008948:	9805      	ldr	r0, [sp, #20]
 800894a:	3301      	adds	r3, #1
 800894c:	4402      	add	r2, r0
 800894e:	b219      	sxth	r1, r3
 8008950:	b292      	uxth	r2, r2
 8008952:	9b04      	ldr	r3, [sp, #16]
 8008954:	9201      	str	r2, [sp, #4]
 8008956:	9a02      	ldr	r2, [sp, #8]
 8008958:	910d      	str	r1, [sp, #52]	@ 0x34
 800895a:	4403      	add	r3, r0
 800895c:	b29b      	uxth	r3, r3
 800895e:	428a      	cmp	r2, r1
 8008960:	9304      	str	r3, [sp, #16]
 8008962:	460b      	mov	r3, r1
 8008964:	dc9d      	bgt.n	80088a2 <pool_func_mp_array_f32+0x27a>
 8008966:	e9dd 0206 	ldrd	r0, r2, [sp, #24]
 800896a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800896c:	4402      	add	r2, r0
 800896e:	3301      	adds	r3, #1
 8008970:	b219      	sxth	r1, r3
 8008972:	b292      	uxth	r2, r2
 8008974:	9b08      	ldr	r3, [sp, #32]
 8008976:	9207      	str	r2, [sp, #28]
 8008978:	9a03      	ldr	r2, [sp, #12]
 800897a:	910c      	str	r1, [sp, #48]	@ 0x30
 800897c:	4403      	add	r3, r0
 800897e:	b29b      	uxth	r3, r3
 8008980:	428a      	cmp	r2, r1
 8008982:	9308      	str	r3, [sp, #32]
 8008984:	460b      	mov	r3, r1
 8008986:	f73f af7d 	bgt.w	8008884 <pool_func_mp_array_f32+0x25c>
 800898a:	b013      	add	sp, #76	@ 0x4c
 800898c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008990:	cf000000 	.word	0xcf000000
 8008994:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008998:	46a4      	mov	ip, r4
 800899a:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800899e:	9407      	str	r4, [sp, #28]
 80089a0:	4623      	mov	r3, r4
 80089a2:	9a02      	ldr	r2, [sp, #8]
 80089a4:	f8dd e010 	ldr.w	lr, [sp, #16]
 80089a8:	fb03 f302 	mul.w	r3, r3, r2
 80089ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80089ae:	fa0f f38c 	sxth.w	r3, ip
 80089b2:	2400      	movs	r4, #0
 80089b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80089b6:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 80089ba:	9308      	str	r3, [sp, #32]
 80089bc:	4627      	mov	r7, r4
 80089be:	4623      	mov	r3, r4
 80089c0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80089c2:	4413      	add	r3, r2
 80089c4:	fb08 f303 	mul.w	r3, r8, r3
 80089c8:	2600      	movs	r6, #0
 80089ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80089cc:	fa0f fb84 	sxth.w	fp, r4
 80089d0:	fa0f f08e 	sxth.w	r0, lr
 80089d4:	4635      	mov	r5, r6
 80089d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089d8:	9a08      	ldr	r2, [sp, #32]
 80089da:	ed5f 7a13 	vldr	s15, [pc, #-76]	@ 8008990 <pool_func_mp_array_f32+0x368>
 80089de:	4293      	cmp	r3, r2
 80089e0:	da20      	bge.n	8008a24 <pool_func_mp_array_f32+0x3fc>
 80089e2:	469a      	mov	sl, r3
 80089e4:	4583      	cmp	fp, r0
 80089e6:	da16      	bge.n	8008a16 <pool_func_mp_array_f32+0x3ee>
 80089e8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089ea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80089ec:	fb03 b30a 	mla	r3, r3, sl, fp
 80089f0:	fb08 5303 	mla	r3, r8, r3, r5
 80089f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80089f8:	465a      	mov	r2, fp
 80089fa:	ed93 7a00 	vldr	s14, [r3]
 80089fe:	3201      	adds	r2, #1
 8008a00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a08:	b211      	sxth	r1, r2
 8008a0a:	bfb8      	it	lt
 8008a0c:	eef0 7a47 	vmovlt.f32	s15, s14
 8008a10:	4281      	cmp	r1, r0
 8008a12:	444b      	add	r3, r9
 8008a14:	dbf1      	blt.n	80089fa <pool_func_mp_array_f32+0x3d2>
 8008a16:	9b08      	ldr	r3, [sp, #32]
 8008a18:	f10a 0a01 	add.w	sl, sl, #1
 8008a1c:	fa0f fa8a 	sxth.w	sl, sl
 8008a20:	459a      	cmp	sl, r3
 8008a22:	dbdf      	blt.n	80089e4 <pool_func_mp_array_f32+0x3bc>
 8008a24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a26:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008a28:	3601      	adds	r6, #1
 8008a2a:	442b      	add	r3, r5
 8008a2c:	b236      	sxth	r6, r6
 8008a2e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a32:	4546      	cmp	r6, r8
 8008a34:	edc3 7a00 	vstr	s15, [r3]
 8008a38:	4635      	mov	r5, r6
 8008a3a:	dbcc      	blt.n	80089d6 <pool_func_mp_array_f32+0x3ae>
 8008a3c:	9b05      	ldr	r3, [sp, #20]
 8008a3e:	9a02      	ldr	r2, [sp, #8]
 8008a40:	3701      	adds	r7, #1
 8008a42:	b23f      	sxth	r7, r7
 8008a44:	449e      	add	lr, r3
 8008a46:	441c      	add	r4, r3
 8008a48:	42ba      	cmp	r2, r7
 8008a4a:	fa1f fe8e 	uxth.w	lr, lr
 8008a4e:	b2a4      	uxth	r4, r4
 8008a50:	463b      	mov	r3, r7
 8008a52:	dcb5      	bgt.n	80089c0 <pool_func_mp_array_f32+0x398>
 8008a54:	9b07      	ldr	r3, [sp, #28]
 8008a56:	9906      	ldr	r1, [sp, #24]
 8008a58:	3301      	adds	r3, #1
 8008a5a:	b21a      	sxth	r2, r3
 8008a5c:	9b01      	ldr	r3, [sp, #4]
 8008a5e:	9207      	str	r2, [sp, #28]
 8008a60:	440b      	add	r3, r1
 8008a62:	448c      	add	ip, r1
 8008a64:	9903      	ldr	r1, [sp, #12]
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	4291      	cmp	r1, r2
 8008a6a:	9301      	str	r3, [sp, #4]
 8008a6c:	fa1f fc8c 	uxth.w	ip, ip
 8008a70:	4613      	mov	r3, r2
 8008a72:	dc96      	bgt.n	80089a2 <pool_func_mp_array_f32+0x37a>
 8008a74:	e684      	b.n	8008780 <pool_func_mp_array_f32+0x158>
 8008a76:	bf00      	nop

08008a78 <forward_lite_dense_if32of32wf32>:
 8008a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7c:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8008a80:	6801      	ldr	r1, [r0, #0]
 8008a82:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8008a86:	fb02 f303 	mul.w	r3, r2, r3
 8008a8a:	b083      	sub	sp, #12
 8008a8c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008a90:	4299      	cmp	r1, r3
 8008a92:	9100      	str	r1, [sp, #0]
 8008a94:	9301      	str	r3, [sp, #4]
 8008a96:	f080 811e 	bcs.w	8008cd6 <forward_lite_dense_if32of32wf32+0x25e>
 8008a9a:	6904      	ldr	r4, [r0, #16]
 8008a9c:	4607      	mov	r7, r0
 8008a9e:	0096      	lsls	r6, r2, #2
 8008aa0:	9b00      	ldr	r3, [sp, #0]
 8008aa2:	68bd      	ldr	r5, [r7, #8]
 8008aa4:	eb03 0e06 	add.w	lr, r3, r6
 8008aa8:	459e      	cmp	lr, r3
 8008aaa:	461e      	mov	r6, r3
 8008aac:	f240 8104 	bls.w	8008cb8 <forward_lite_dense_if32of32wf32+0x240>
 8008ab0:	f1a4 0c10 	sub.w	ip, r4, #16
 8008ab4:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8008ab8:	f10c 0c01 	add.w	ip, ip, #1
 8008abc:	ea4f 1b8c 	mov.w	fp, ip, lsl #6
 8008ac0:	ea4f 0984 	mov.w	r9, r4, lsl #2
 8008ac4:	eb08 1c8c 	add.w	ip, r8, ip, lsl #6
 8008ac8:	2c0f      	cmp	r4, #15
 8008aca:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8008d28 <forward_lite_dense_if32of32wf32+0x2b0>
 8008ace:	f240 8105 	bls.w	8008cdc <forward_lite_dense_if32of32wf32+0x264>
 8008ad2:	f108 0240 	add.w	r2, r8, #64	@ 0x40
 8008ad6:	f105 0340 	add.w	r3, r5, #64	@ 0x40
 8008ada:	4621      	mov	r1, r4
 8008adc:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 8008ae0:	ed52 7a0f 	vldr	s15, [r2, #-60]	@ 0xffffffc4
 8008ae4:	ed12 6a10 	vldr	s12, [r2, #-64]	@ 0xffffffc0
 8008ae8:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 8008aec:	ed52 4a0d 	vldr	s9, [r2, #-52]	@ 0xffffffcc
 8008af0:	ed12 5a0c 	vldr	s10, [r2, #-48]	@ 0xffffffd0
 8008af4:	ed12 3a0a 	vldr	s6, [r2, #-40]	@ 0xffffffd8
 8008af8:	ed53 3a0a 	vldr	s7, [r3, #-40]	@ 0xffffffd8
 8008afc:	ed12 4a09 	vldr	s8, [r2, #-36]	@ 0xffffffdc
 8008b00:	ed12 1a06 	vldr	s2, [r2, #-24]	@ 0xffffffe8
 8008b04:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 8008b08:	ed12 2a05 	vldr	s4, [r2, #-20]	@ 0xffffffec
 8008b0c:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 8008b10:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008b14:	ed52 5a0e 	vldr	s11, [r2, #-56]	@ 0xffffffc8
 8008b18:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008b1c:	3910      	subs	r1, #16
 8008b1e:	290f      	cmp	r1, #15
 8008b20:	ed13 6a0e 	vldr	s12, [r3, #-56]	@ 0xffffffc8
 8008b24:	ed53 6a0d 	vldr	s13, [r3, #-52]	@ 0xffffffcc
 8008b28:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008b2c:	f102 0240 	add.w	r2, r2, #64	@ 0x40
 8008b30:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8008b34:	ed53 5a1c 	vldr	s11, [r3, #-112]	@ 0xffffff90
 8008b38:	ed12 6a1b 	vldr	s12, [r2, #-108]	@ 0xffffff94
 8008b3c:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8008b40:	ed53 6a1b 	vldr	s13, [r3, #-108]	@ 0xffffff94
 8008b44:	ed53 4a19 	vldr	s9, [r3, #-100]	@ 0xffffff9c
 8008b48:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008b4c:	ed12 5a18 	vldr	s10, [r2, #-96]	@ 0xffffffa0
 8008b50:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 8008b54:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008b58:	ed12 6a17 	vldr	s12, [r2, #-92]	@ 0xffffffa4
 8008b5c:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 8008b60:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008b64:	ed12 3a14 	vldr	s6, [r2, #-80]	@ 0xffffffb0
 8008b68:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8008b6c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008b70:	ed12 4a13 	vldr	s8, [r2, #-76]	@ 0xffffffb4
 8008b74:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 8008b78:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008b7c:	ed12 5a12 	vldr	s10, [r2, #-72]	@ 0xffffffb8
 8008b80:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 8008b84:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008b88:	ed12 6a11 	vldr	s12, [r2, #-68]	@ 0xffffffbc
 8008b8c:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 8008b90:	eee1 7a21 	vfma.f32	s15, s2, s3
 8008b94:	eee2 7a22 	vfma.f32	s15, s4, s5
 8008b98:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008b9c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008ba0:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008ba4:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008ba8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008bac:	d896      	bhi.n	8008adc <forward_lite_dense_if32of32wf32+0x64>
 8008bae:	eb05 020b 	add.w	r2, r5, fp
 8008bb2:	f004 010f 	and.w	r1, r4, #15
 8008bb6:	4663      	mov	r3, ip
 8008bb8:	2903      	cmp	r1, #3
 8008bba:	d95f      	bls.n	8008c7c <forward_lite_dense_if32of32wf32+0x204>
 8008bbc:	edd2 6a01 	vldr	s13, [r2, #4]
 8008bc0:	edd3 7a01 	vldr	s15, [r3, #4]
 8008bc4:	ed93 6a00 	vldr	s12, [r3]
 8008bc8:	ed93 5a02 	vldr	s10, [r3, #8]
 8008bcc:	edd2 5a02 	vldr	s11, [r2, #8]
 8008bd0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008bd4:	edd2 6a00 	vldr	s13, [r2]
 8008bd8:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008bdc:	1f08      	subs	r0, r1, #4
 8008bde:	2803      	cmp	r0, #3
 8008be0:	ed93 6a03 	vldr	s12, [r3, #12]
 8008be4:	edd2 6a03 	vldr	s13, [r2, #12]
 8008be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bec:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008bf0:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008bf4:	eeb0 7a67 	vmov.f32	s14, s15
 8008bf8:	d938      	bls.n	8008c6c <forward_lite_dense_if32of32wf32+0x1f4>
 8008bfa:	edd2 6a05 	vldr	s13, [r2, #20]
 8008bfe:	edd3 7a05 	vldr	s15, [r3, #20]
 8008c02:	ed93 6a04 	vldr	s12, [r3, #16]
 8008c06:	ed93 5a06 	vldr	s10, [r3, #24]
 8008c0a:	edd2 5a06 	vldr	s11, [r2, #24]
 8008c0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008c12:	edd2 6a04 	vldr	s13, [r2, #16]
 8008c16:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008c1a:	f1a1 0a08 	sub.w	sl, r1, #8
 8008c1e:	f1ba 0f03 	cmp.w	sl, #3
 8008c22:	ed93 6a07 	vldr	s12, [r3, #28]
 8008c26:	edd2 6a07 	vldr	s13, [r2, #28]
 8008c2a:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008c2e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008c32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008c36:	d919      	bls.n	8008c6c <forward_lite_dense_if32of32wf32+0x1f4>
 8008c38:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8008c3c:	edd2 7a09 	vldr	s15, [r2, #36]	@ 0x24
 8008c40:	ed92 6a08 	vldr	s12, [r2, #32]
 8008c44:	ed92 5a0a 	vldr	s10, [r2, #40]	@ 0x28
 8008c48:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8008c4c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008c50:	edd3 6a08 	vldr	s13, [r3, #32]
 8008c54:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008c58:	ed92 6a0b 	vldr	s12, [r2, #44]	@ 0x2c
 8008c5c:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8008c60:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008c64:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008c68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008c6c:	0880      	lsrs	r0, r0, #2
 8008c6e:	3001      	adds	r0, #1
 8008c70:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 8008c74:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8008c78:	f001 0103 	and.w	r1, r1, #3
 8008c7c:	b1a9      	cbz	r1, 8008caa <forward_lite_dense_if32of32wf32+0x232>
 8008c7e:	edd3 6a00 	vldr	s13, [r3]
 8008c82:	edd2 7a00 	vldr	s15, [r2]
 8008c86:	3901      	subs	r1, #1
 8008c88:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c8c:	d00d      	beq.n	8008caa <forward_lite_dense_if32of32wf32+0x232>
 8008c8e:	edd3 6a01 	vldr	s13, [r3, #4]
 8008c92:	edd2 7a01 	vldr	s15, [r2, #4]
 8008c96:	2901      	cmp	r1, #1
 8008c98:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c9c:	d005      	beq.n	8008caa <forward_lite_dense_if32of32wf32+0x232>
 8008c9e:	edd2 6a02 	vldr	s13, [r2, #8]
 8008ca2:	edd3 7a02 	vldr	s15, [r3, #8]
 8008ca6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008caa:	444d      	add	r5, r9
 8008cac:	eca6 7a01 	vstmia	r6!, {s14}
 8008cb0:	45b6      	cmp	lr, r6
 8008cb2:	f63f af09 	bhi.w	8008ac8 <forward_lite_dense_if32of32wf32+0x50>
 8008cb6:	697a      	ldr	r2, [r7, #20]
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	b99b      	cbnz	r3, 8008ce4 <forward_lite_dense_if32of32wf32+0x26c>
 8008cbc:	9b00      	ldr	r3, [sp, #0]
 8008cbe:	9901      	ldr	r1, [sp, #4]
 8008cc0:	693c      	ldr	r4, [r7, #16]
 8008cc2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008cc6:	4299      	cmp	r1, r3
 8008cc8:	9300      	str	r3, [sp, #0]
 8008cca:	eb08 0884 	add.w	r8, r8, r4, lsl #2
 8008cce:	ea4f 0682 	mov.w	r6, r2, lsl #2
 8008cd2:	f63f aee5 	bhi.w	8008aa0 <forward_lite_dense_if32of32wf32+0x28>
 8008cd6:	b003      	add	sp, #12
 8008cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cdc:	4621      	mov	r1, r4
 8008cde:	462a      	mov	r2, r5
 8008ce0:	4643      	mov	r3, r8
 8008ce2:	e769      	b.n	8008bb8 <forward_lite_dense_if32of32wf32+0x140>
 8008ce4:	2a00      	cmp	r2, #0
 8008ce6:	d0e9      	beq.n	8008cbc <forward_lite_dense_if32of32wf32+0x244>
 8008ce8:	9a00      	ldr	r2, [sp, #0]
 8008cea:	ed93 7a00 	vldr	s14, [r3]
 8008cee:	edd2 7a00 	vldr	s15, [r2]
 8008cf2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008cf6:	4613      	mov	r3, r2
 8008cf8:	edc2 7a00 	vstr	s15, [r2]
 8008cfc:	697a      	ldr	r2, [r7, #20]
 8008cfe:	2a01      	cmp	r2, #1
 8008d00:	d9dc      	bls.n	8008cbc <forward_lite_dense_if32of32wf32+0x244>
 8008d02:	1d19      	adds	r1, r3, #4
 8008d04:	2301      	movs	r3, #1
 8008d06:	68fa      	ldr	r2, [r7, #12]
 8008d08:	ed91 7a00 	vldr	s14, [r1]
 8008d0c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008d10:	edd2 7a00 	vldr	s15, [r2]
 8008d14:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008d18:	3301      	adds	r3, #1
 8008d1a:	ece1 7a01 	vstmia	r1!, {s15}
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d8f0      	bhi.n	8008d06 <forward_lite_dense_if32of32wf32+0x28e>
 8008d24:	e7ca      	b.n	8008cbc <forward_lite_dense_if32of32wf32+0x244>
 8008d26:	bf00      	nop
 8008d28:	00000000 	.word	0x00000000

08008d2c <forward_lite_dense_if32of32wf32_lut4>:
 8008d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d30:	b08d      	sub	sp, #52	@ 0x34
 8008d32:	4605      	mov	r5, r0
 8008d34:	9005      	str	r0, [sp, #20]
 8008d36:	920a      	str	r2, [sp, #40]	@ 0x28
 8008d38:	4618      	mov	r0, r3
 8008d3a:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 8008d3e:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8008d40:	fb02 f303 	mul.w	r3, r2, r3
 8008d44:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008d48:	460c      	mov	r4, r1
 8008d4a:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8008d4c:	9308      	str	r3, [sp, #32]
 8008d4e:	b126      	cbz	r6, 8008d5a <forward_lite_dense_if32of32wf32_lut4+0x2e>
 8008d50:	2240      	movs	r2, #64	@ 0x40
 8008d52:	4631      	mov	r1, r6
 8008d54:	f000 fa98 	bl	8009288 <st_int8_copy>
 8008d58:	4630      	mov	r0, r6
 8008d5a:	9b05      	ldr	r3, [sp, #20]
 8008d5c:	9a08      	ldr	r2, [sp, #32]
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	f080 80f5 	bcs.w	8008f4e <forward_lite_dense_if32of32wf32_lut4+0x222>
 8008d64:	08eb      	lsrs	r3, r5, #3
 8008d66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d68:	9301      	str	r3, [sp, #4]
 8008d6a:	f005 0101 	and.w	r1, r5, #1
 8008d6e:	eb04 1a43 	add.w	sl, r4, r3, lsl #5
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	0092      	lsls	r2, r2, #2
 8008d76:	f025 0801 	bic.w	r8, r5, #1
 8008d7a:	9102      	str	r1, [sp, #8]
 8008d7c:	9304      	str	r3, [sp, #16]
 8008d7e:	00a9      	lsls	r1, r5, #2
 8008d80:	9b05      	ldr	r3, [sp, #20]
 8008d82:	9207      	str	r2, [sp, #28]
 8008d84:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 8008d88:	9109      	str	r1, [sp, #36]	@ 0x24
 8008d8a:	f104 0b20 	add.w	fp, r4, #32
 8008d8e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008d90:	9a07      	ldr	r2, [sp, #28]
 8008d92:	eb03 0902 	add.w	r9, r3, r2
 8008d96:	4599      	cmp	r9, r3
 8008d98:	f1ab 0220 	sub.w	r2, fp, #32
 8008d9c:	9206      	str	r2, [sp, #24]
 8008d9e:	f240 80d9 	bls.w	8008f54 <forward_lite_dense_if32of32wf32_lut4+0x228>
 8008da2:	469e      	mov	lr, r3
 8008da4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008da6:	f108 33ff 	add.w	r3, r8, #4294967295
 8008daa:	9303      	str	r3, [sp, #12]
 8008dac:	9b01      	ldr	r3, [sp, #4]
 8008dae:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8008f78 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	f000 80b2 	beq.w	8008f1c <forward_lite_dense_if32of32wf32_lut4+0x1f0>
 8008db8:	9b04      	ldr	r3, [sp, #16]
 8008dba:	18d5      	adds	r5, r2, r3
 8008dbc:	465b      	mov	r3, fp
 8008dbe:	7814      	ldrb	r4, [r2, #0]
 8008dc0:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8008dc4:	7851      	ldrb	r1, [r2, #1]
 8008dc6:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 8008dca:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 8008dce:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 8008dd2:	ed13 5a04 	vldr	s10, [r3, #-16]
 8008dd6:	ed53 5a03 	vldr	s11, [r3, #-12]
 8008dda:	ed13 6a02 	vldr	s12, [r3, #-8]
 8008dde:	ed53 6a01 	vldr	s13, [r3, #-4]
 8008de2:	f004 060f 	and.w	r6, r4, #15
 8008de6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008dea:	edd6 7a00 	vldr	s15, [r6]
 8008dee:	0924      	lsrs	r4, r4, #4
 8008df0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8008df4:	ed94 3a00 	vldr	s6, [r4]
 8008df8:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8008dfc:	090c      	lsrs	r4, r1, #4
 8008dfe:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008e02:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8008e06:	f001 010f 	and.w	r1, r1, #15
 8008e0a:	edd4 3a00 	vldr	s7, [r4]
 8008e0e:	7894      	ldrb	r4, [r2, #2]
 8008e10:	eee3 7a84 	vfma.f32	s15, s7, s8
 8008e14:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008e18:	0926      	lsrs	r6, r4, #4
 8008e1a:	ed91 4a00 	vldr	s8, [r1]
 8008e1e:	78d1      	ldrb	r1, [r2, #3]
 8008e20:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008e24:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008e28:	f004 040f 	and.w	r4, r4, #15
 8008e2c:	edd6 4a00 	vldr	s9, [r6]
 8008e30:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008e34:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8008e38:	3204      	adds	r2, #4
 8008e3a:	ed94 5a00 	vldr	s10, [r4]
 8008e3e:	090c      	lsrs	r4, r1, #4
 8008e40:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008e44:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8008e48:	f001 010f 	and.w	r1, r1, #15
 8008e4c:	edd4 5a00 	vldr	s11, [r4]
 8008e50:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008e54:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008e58:	42aa      	cmp	r2, r5
 8008e5a:	ed91 6a00 	vldr	s12, [r1]
 8008e5e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008e62:	f103 0320 	add.w	r3, r3, #32
 8008e66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e6a:	d1a8      	bne.n	8008dbe <forward_lite_dense_if32of32wf32_lut4+0x92>
 8008e6c:	4656      	mov	r6, sl
 8008e6e:	4546      	cmp	r6, r8
 8008e70:	d258      	bcs.n	8008f24 <forward_lite_dense_if32of32wf32_lut4+0x1f8>
 8008e72:	9b03      	ldr	r3, [sp, #12]
 8008e74:	1b9c      	subs	r4, r3, r6
 8008e76:	08e7      	lsrs	r7, r4, #3
 8008e78:	f106 0208 	add.w	r2, r6, #8
 8008e7c:	1e69      	subs	r1, r5, #1
 8008e7e:	eb05 04d4 	add.w	r4, r5, r4, lsr #3
 8008e82:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008e86:	ed52 5a01 	vldr	s11, [r2, #-4]
 8008e8a:	ed52 6a02 	vldr	s13, [r2, #-8]
 8008e8e:	f003 0c0f 	and.w	ip, r3, #15
 8008e92:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8008e96:	eddc 7a00 	vldr	s15, [ip]
 8008e9a:	091b      	lsrs	r3, r3, #4
 8008e9c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008ea0:	ed93 6a00 	vldr	s12, [r3]
 8008ea4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008ea8:	42a1      	cmp	r1, r4
 8008eaa:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008eae:	f102 0208 	add.w	r2, r2, #8
 8008eb2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008eb6:	d1e4      	bne.n	8008e82 <forward_lite_dense_if32of32wf32_lut4+0x156>
 8008eb8:	3701      	adds	r7, #1
 8008eba:	19ea      	adds	r2, r5, r7
 8008ebc:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
 8008ec0:	9b02      	ldr	r3, [sp, #8]
 8008ec2:	b30b      	cbz	r3, 8008f08 <forward_lite_dense_if32of32wf32_lut4+0x1dc>
 8008ec4:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008ec8:	edd6 7a00 	vldr	s15, [r6]
 8008ecc:	091b      	lsrs	r3, r3, #4
 8008ece:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008ed2:	edd3 6a00 	vldr	s13, [r3]
 8008ed6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008eda:	ecae 7a01 	vstmia	lr!, {s14}
 8008ede:	45f1      	cmp	r9, lr
 8008ee0:	f63f af64 	bhi.w	8008dac <forward_lite_dense_if32of32wf32_lut4+0x80>
 8008ee4:	9b05      	ldr	r3, [sp, #20]
 8008ee6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008ee8:	1899      	adds	r1, r3, r2
 8008eea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008eec:	b9e3      	cbnz	r3, 8008f28 <forward_lite_dense_if32of32wf32_lut4+0x1fc>
 8008eee:	9b08      	ldr	r3, [sp, #32]
 8008ef0:	428b      	cmp	r3, r1
 8008ef2:	d92c      	bls.n	8008f4e <forward_lite_dense_if32of32wf32_lut4+0x222>
 8008ef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ef6:	4498      	add	r8, r3
 8008ef8:	449a      	add	sl, r3
 8008efa:	449b      	add	fp, r3
 8008efc:	9b05      	ldr	r3, [sp, #20]
 8008efe:	4599      	cmp	r9, r3
 8008f00:	d92a      	bls.n	8008f58 <forward_lite_dense_if32of32wf32_lut4+0x22c>
 8008f02:	9105      	str	r1, [sp, #20]
 8008f04:	460b      	mov	r3, r1
 8008f06:	e743      	b.n	8008d90 <forward_lite_dense_if32of32wf32_lut4+0x64>
 8008f08:	ecae 7a01 	vstmia	lr!, {s14}
 8008f0c:	45f1      	cmp	r9, lr
 8008f0e:	d9e9      	bls.n	8008ee4 <forward_lite_dense_if32of32wf32_lut4+0x1b8>
 8008f10:	9b01      	ldr	r3, [sp, #4]
 8008f12:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008f78 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	f47f af4e 	bne.w	8008db8 <forward_lite_dense_if32of32wf32_lut4+0x8c>
 8008f1c:	9e06      	ldr	r6, [sp, #24]
 8008f1e:	4546      	cmp	r6, r8
 8008f20:	4615      	mov	r5, r2
 8008f22:	d3a6      	bcc.n	8008e72 <forward_lite_dense_if32of32wf32_lut4+0x146>
 8008f24:	462a      	mov	r2, r5
 8008f26:	e7cb      	b.n	8008ec0 <forward_lite_dense_if32of32wf32_lut4+0x194>
 8008f28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d0df      	beq.n	8008eee <forward_lite_dense_if32of32wf32_lut4+0x1c2>
 8008f2e:	9b07      	ldr	r3, [sp, #28]
 8008f30:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008f32:	1acb      	subs	r3, r1, r3
 8008f34:	edd3 7a00 	vldr	s15, [r3]
 8008f38:	ecb2 7a01 	vldmia	r2!, {s14}
 8008f3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008f40:	ece3 7a01 	vstmia	r3!, {s15}
 8008f44:	428b      	cmp	r3, r1
 8008f46:	d1f5      	bne.n	8008f34 <forward_lite_dense_if32of32wf32_lut4+0x208>
 8008f48:	9b08      	ldr	r3, [sp, #32]
 8008f4a:	428b      	cmp	r3, r1
 8008f4c:	d8d2      	bhi.n	8008ef4 <forward_lite_dense_if32of32wf32_lut4+0x1c8>
 8008f4e:	b00d      	add	sp, #52	@ 0x34
 8008f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f54:	4619      	mov	r1, r3
 8008f56:	e7c8      	b.n	8008eea <forward_lite_dense_if32of32wf32_lut4+0x1be>
 8008f58:	9b07      	ldr	r3, [sp, #28]
 8008f5a:	1acb      	subs	r3, r1, r3
 8008f5c:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8008f5e:	461a      	mov	r2, r3
 8008f60:	ed92 7a00 	vldr	s14, [r2]
 8008f64:	ecf0 7a01 	vldmia	r0!, {s15}
 8008f68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008f6c:	ece2 7a01 	vstmia	r2!, {s15}
 8008f70:	428a      	cmp	r2, r1
 8008f72:	d1f5      	bne.n	8008f60 <forward_lite_dense_if32of32wf32_lut4+0x234>
 8008f74:	e7f2      	b.n	8008f5c <forward_lite_dense_if32of32wf32_lut4+0x230>
 8008f76:	bf00      	nop
 8008f78:	00000000 	.word	0x00000000

08008f7c <forward_lite_dense_if32of32wf32_lut8>:
 8008f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f80:	b087      	sub	sp, #28
 8008f82:	460f      	mov	r7, r1
 8008f84:	9204      	str	r2, [sp, #16]
 8008f86:	e9dd 1213 	ldrd	r1, r2, [sp, #76]	@ 0x4c
 8008f8a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8008f8c:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8008f8e:	fb01 f202 	mul.w	r2, r1, r2
 8008f92:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008f96:	4605      	mov	r5, r0
 8008f98:	9202      	str	r2, [sp, #8]
 8008f9a:	b136      	cbz	r6, 8008faa <forward_lite_dense_if32of32wf32_lut8+0x2e>
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008fa2:	4631      	mov	r1, r6
 8008fa4:	f000 f970 	bl	8009288 <st_int8_copy>
 8008fa8:	4633      	mov	r3, r6
 8008faa:	9a02      	ldr	r2, [sp, #8]
 8008fac:	4295      	cmp	r5, r2
 8008fae:	f080 80f9 	bcs.w	80091a4 <forward_lite_dense_if32of32wf32_lut8+0x228>
 8008fb2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008fb4:	0092      	lsls	r2, r2, #2
 8008fb6:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 8008fba:	9201      	str	r2, [sp, #4]
 8008fbc:	9205      	str	r2, [sp, #20]
 8008fbe:	462a      	mov	r2, r5
 8008fc0:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 8008fc4:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 8008fc8:	464d      	mov	r5, r9
 8008fca:	4691      	mov	r9, r2
 8008fcc:	9a01      	ldr	r2, [sp, #4]
 8008fce:	eb09 0e02 	add.w	lr, r9, r2
 8008fd2:	00a1      	lsls	r1, r4, #2
 8008fd4:	3720      	adds	r7, #32
 8008fd6:	45ce      	cmp	lr, r9
 8008fd8:	f004 0007 	and.w	r0, r4, #7
 8008fdc:	9103      	str	r1, [sp, #12]
 8008fde:	f1a7 0b20 	sub.w	fp, r7, #32
 8008fe2:	f240 80c8 	bls.w	8009176 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 8008fe6:	9a04      	ldr	r2, [sp, #16]
 8008fe8:	46cc      	mov	ip, r9
 8008fea:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 80091d4 <forward_lite_dense_if32of32wf32_lut8+0x258>
 8008fee:	2d00      	cmp	r5, #0
 8008ff0:	f000 80dd 	beq.w	80091ae <forward_lite_dense_if32of32wf32_lut8+0x232>
 8008ff4:	eb02 060a 	add.w	r6, r2, sl
 8008ff8:	4639      	mov	r1, r7
 8008ffa:	7854      	ldrb	r4, [r2, #1]
 8008ffc:	ed11 3a07 	vldr	s6, [r1, #-28]	@ 0xffffffe4
 8009000:	ed51 3a08 	vldr	s7, [r1, #-32]	@ 0xffffffe0
 8009004:	ed11 4a06 	vldr	s8, [r1, #-24]	@ 0xffffffe8
 8009008:	ed51 4a05 	vldr	s9, [r1, #-20]	@ 0xffffffec
 800900c:	ed11 5a04 	vldr	s10, [r1, #-16]
 8009010:	ed51 5a03 	vldr	s11, [r1, #-12]
 8009014:	ed11 6a02 	vldr	s12, [r1, #-8]
 8009018:	ed51 6a01 	vldr	s13, [r1, #-4]
 800901c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009020:	edd4 7a00 	vldr	s15, [r4]
 8009024:	7814      	ldrb	r4, [r2, #0]
 8009026:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800902a:	ee67 7a83 	vmul.f32	s15, s15, s6
 800902e:	ed94 3a00 	vldr	s6, [r4]
 8009032:	7894      	ldrb	r4, [r2, #2]
 8009034:	eee3 7a23 	vfma.f32	s15, s6, s7
 8009038:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800903c:	3208      	adds	r2, #8
 800903e:	edd4 3a00 	vldr	s7, [r4]
 8009042:	f812 4c05 	ldrb.w	r4, [r2, #-5]
 8009046:	eee3 7a84 	vfma.f32	s15, s7, s8
 800904a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800904e:	3120      	adds	r1, #32
 8009050:	ed94 4a00 	vldr	s8, [r4]
 8009054:	f812 4c04 	ldrb.w	r4, [r2, #-4]
 8009058:	eee4 7a24 	vfma.f32	s15, s8, s9
 800905c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009060:	edd4 4a00 	vldr	s9, [r4]
 8009064:	f812 4c03 	ldrb.w	r4, [r2, #-3]
 8009068:	eee4 7a85 	vfma.f32	s15, s9, s10
 800906c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009070:	ed94 5a00 	vldr	s10, [r4]
 8009074:	f812 4c02 	ldrb.w	r4, [r2, #-2]
 8009078:	eee5 7a25 	vfma.f32	s15, s10, s11
 800907c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009080:	edd4 5a00 	vldr	s11, [r4]
 8009084:	f812 4c01 	ldrb.w	r4, [r2, #-1]
 8009088:	eee5 7a86 	vfma.f32	s15, s11, s12
 800908c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009090:	42b2      	cmp	r2, r6
 8009092:	ed94 6a00 	vldr	s12, [r4]
 8009096:	eee6 7a26 	vfma.f32	s15, s12, s13
 800909a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800909e:	d1ac      	bne.n	8008ffa <forward_lite_dense_if32of32wf32_lut8+0x7e>
 80090a0:	4642      	mov	r2, r8
 80090a2:	2800      	cmp	r0, #0
 80090a4:	f000 8081 	beq.w	80091aa <forward_lite_dense_if32of32wf32_lut8+0x22e>
 80090a8:	7831      	ldrb	r1, [r6, #0]
 80090aa:	edd2 7a00 	vldr	s15, [r2]
 80090ae:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80090b2:	edd1 6a00 	vldr	s13, [r1]
 80090b6:	2801      	cmp	r0, #1
 80090b8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80090bc:	d03f      	beq.n	800913e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 80090be:	7871      	ldrb	r1, [r6, #1]
 80090c0:	edd2 7a01 	vldr	s15, [r2, #4]
 80090c4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80090c8:	edd1 6a00 	vldr	s13, [r1]
 80090cc:	2802      	cmp	r0, #2
 80090ce:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80090d2:	d034      	beq.n	800913e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 80090d4:	78b1      	ldrb	r1, [r6, #2]
 80090d6:	edd2 7a02 	vldr	s15, [r2, #8]
 80090da:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80090de:	edd1 6a00 	vldr	s13, [r1]
 80090e2:	2803      	cmp	r0, #3
 80090e4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80090e8:	d029      	beq.n	800913e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 80090ea:	78f1      	ldrb	r1, [r6, #3]
 80090ec:	edd2 6a03 	vldr	s13, [r2, #12]
 80090f0:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80090f4:	edd1 7a00 	vldr	s15, [r1]
 80090f8:	2804      	cmp	r0, #4
 80090fa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80090fe:	d01e      	beq.n	800913e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 8009100:	7931      	ldrb	r1, [r6, #4]
 8009102:	edd2 6a04 	vldr	s13, [r2, #16]
 8009106:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800910a:	edd1 7a00 	vldr	s15, [r1]
 800910e:	2805      	cmp	r0, #5
 8009110:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009114:	d013      	beq.n	800913e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 8009116:	7971      	ldrb	r1, [r6, #5]
 8009118:	edd2 6a05 	vldr	s13, [r2, #20]
 800911c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8009120:	edd1 7a00 	vldr	s15, [r1]
 8009124:	2806      	cmp	r0, #6
 8009126:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800912a:	d008      	beq.n	800913e <forward_lite_dense_if32of32wf32_lut8+0x1c2>
 800912c:	edd2 7a06 	vldr	s15, [r2, #24]
 8009130:	79b2      	ldrb	r2, [r6, #6]
 8009132:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009136:	edd2 6a00 	vldr	s13, [r2]
 800913a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800913e:	1832      	adds	r2, r6, r0
 8009140:	ecac 7a01 	vstmia	ip!, {s14}
 8009144:	45e6      	cmp	lr, ip
 8009146:	f63f af50 	bhi.w	8008fea <forward_lite_dense_if32of32wf32_lut8+0x6e>
 800914a:	9a05      	ldr	r2, [sp, #20]
 800914c:	eb09 0402 	add.w	r4, r9, r2
 8009150:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009152:	b9a2      	cbnz	r2, 800917e <forward_lite_dense_if32of32wf32_lut8+0x202>
 8009154:	9a02      	ldr	r2, [sp, #8]
 8009156:	42a2      	cmp	r2, r4
 8009158:	d924      	bls.n	80091a4 <forward_lite_dense_if32of32wf32_lut8+0x228>
 800915a:	9a03      	ldr	r2, [sp, #12]
 800915c:	45ce      	cmp	lr, r9
 800915e:	4490      	add	r8, r2
 8009160:	4417      	add	r7, r2
 8009162:	d927      	bls.n	80091b4 <forward_lite_dense_if32of32wf32_lut8+0x238>
 8009164:	9a01      	ldr	r2, [sp, #4]
 8009166:	46a1      	mov	r9, r4
 8009168:	eb09 0e02 	add.w	lr, r9, r2
 800916c:	45ce      	cmp	lr, r9
 800916e:	f1a7 0b20 	sub.w	fp, r7, #32
 8009172:	f63f af38 	bhi.w	8008fe6 <forward_lite_dense_if32of32wf32_lut8+0x6a>
 8009176:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009178:	464c      	mov	r4, r9
 800917a:	2a00      	cmp	r2, #0
 800917c:	d0ea      	beq.n	8009154 <forward_lite_dense_if32of32wf32_lut8+0x1d8>
 800917e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009180:	2a00      	cmp	r2, #0
 8009182:	d0e7      	beq.n	8009154 <forward_lite_dense_if32of32wf32_lut8+0x1d8>
 8009184:	9a01      	ldr	r2, [sp, #4]
 8009186:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009188:	1aa2      	subs	r2, r4, r2
 800918a:	edd2 7a00 	vldr	s15, [r2]
 800918e:	ecb1 7a01 	vldmia	r1!, {s14}
 8009192:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009196:	ece2 7a01 	vstmia	r2!, {s15}
 800919a:	4294      	cmp	r4, r2
 800919c:	d1f5      	bne.n	800918a <forward_lite_dense_if32of32wf32_lut8+0x20e>
 800919e:	9a02      	ldr	r2, [sp, #8]
 80091a0:	42a2      	cmp	r2, r4
 80091a2:	d8da      	bhi.n	800915a <forward_lite_dense_if32of32wf32_lut8+0x1de>
 80091a4:	b007      	add	sp, #28
 80091a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091aa:	4632      	mov	r2, r6
 80091ac:	e7c8      	b.n	8009140 <forward_lite_dense_if32of32wf32_lut8+0x1c4>
 80091ae:	4616      	mov	r6, r2
 80091b0:	465a      	mov	r2, fp
 80091b2:	e776      	b.n	80090a2 <forward_lite_dense_if32of32wf32_lut8+0x126>
 80091b4:	9b01      	ldr	r3, [sp, #4]
 80091b6:	1ae3      	subs	r3, r4, r3
 80091b8:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80091ba:	461a      	mov	r2, r3
 80091bc:	ed92 7a00 	vldr	s14, [r2]
 80091c0:	ecf1 7a01 	vldmia	r1!, {s15}
 80091c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80091c8:	ece2 7a01 	vstmia	r2!, {s15}
 80091cc:	42a2      	cmp	r2, r4
 80091ce:	d1f5      	bne.n	80091bc <forward_lite_dense_if32of32wf32_lut8+0x240>
 80091d0:	e7f2      	b.n	80091b8 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 80091d2:	bf00      	nop
 80091d4:	00000000 	.word	0x00000000

080091d8 <forward_lite_nl_relu_if32of32>:
 80091d8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80091dc:	3a01      	subs	r2, #1
 80091de:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 80091e2:	4561      	cmp	r1, ip
 80091e4:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80091e8:	d814      	bhi.n	8009214 <forward_lite_nl_relu_if32of32+0x3c>
 80091ea:	1d11      	adds	r1, r2, #4
 80091ec:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8009218 <forward_lite_nl_relu_if32of32+0x40>
 80091f0:	f10c 0304 	add.w	r3, ip, #4
 80091f4:	4408      	add	r0, r1
 80091f6:	ebac 0202 	sub.w	r2, ip, r2
 80091fa:	ed73 7a01 	vldmdb	r3!, {s15}
 80091fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009206:	bfb8      	it	lt
 8009208:	eef0 7a47 	vmovlt.f32	s15, s14
 800920c:	4293      	cmp	r3, r2
 800920e:	ed60 7a01 	vstmdb	r0!, {s15}
 8009212:	d1f2      	bne.n	80091fa <forward_lite_nl_relu_if32of32+0x22>
 8009214:	4770      	bx	lr
 8009216:	bf00      	nop
 8009218:	00000000 	.word	0x00000000

0800921c <forward_lite_nl_softmax_if32of32>:
 800921c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009220:	fbb2 f2f3 	udiv	r2, r2, r3
 8009224:	b083      	sub	sp, #12
 8009226:	469b      	mov	fp, r3
 8009228:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800922a:	fbb2 f3f7 	udiv	r3, r2, r7
 800922e:	42ba      	cmp	r2, r7
 8009230:	9300      	str	r3, [sp, #0]
 8009232:	d326      	bcc.n	8009282 <forward_lite_nl_softmax_if32of32+0x66>
 8009234:	fb07 f30b 	mul.w	r3, r7, fp
 8009238:	009b      	lsls	r3, r3, #2
 800923a:	9301      	str	r3, [sp, #4]
 800923c:	f1bb 0f00 	cmp.w	fp, #0
 8009240:	d01f      	beq.n	8009282 <forward_lite_nl_softmax_if32of32+0x66>
 8009242:	970c      	str	r7, [sp, #48]	@ 0x30
 8009244:	465f      	mov	r7, fp
 8009246:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 800924a:	4680      	mov	r8, r0
 800924c:	4689      	mov	r9, r1
 800924e:	f04f 0a00 	mov.w	sl, #0
 8009252:	464e      	mov	r6, r9
 8009254:	4645      	mov	r5, r8
 8009256:	2400      	movs	r4, #0
 8009258:	4631      	mov	r1, r6
 800925a:	4628      	mov	r0, r5
 800925c:	463b      	mov	r3, r7
 800925e:	3401      	adds	r4, #1
 8009260:	465a      	mov	r2, fp
 8009262:	f7ff f8f1 	bl	8008448 <forward_lite_nl_softmax_if32of32_kernel>
 8009266:	42a7      	cmp	r7, r4
 8009268:	f106 0604 	add.w	r6, r6, #4
 800926c:	f105 0504 	add.w	r5, r5, #4
 8009270:	d1f2      	bne.n	8009258 <forward_lite_nl_softmax_if32of32+0x3c>
 8009272:	9b01      	ldr	r3, [sp, #4]
 8009274:	4499      	add	r9, r3
 8009276:	4498      	add	r8, r3
 8009278:	9b00      	ldr	r3, [sp, #0]
 800927a:	f10a 0a01 	add.w	sl, sl, #1
 800927e:	4553      	cmp	r3, sl
 8009280:	d8e7      	bhi.n	8009252 <forward_lite_nl_softmax_if32of32+0x36>
 8009282:	b003      	add	sp, #12
 8009284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009288 <st_int8_copy>:
 8009288:	4288      	cmp	r0, r1
 800928a:	d022      	beq.n	80092d2 <st_int8_copy+0x4a>
 800928c:	b30a      	cbz	r2, 80092d2 <st_int8_copy+0x4a>
 800928e:	4288      	cmp	r0, r1
 8009290:	d312      	bcc.n	80092b8 <st_int8_copy+0x30>
 8009292:	2a03      	cmp	r2, #3
 8009294:	d81e      	bhi.n	80092d4 <st_int8_copy+0x4c>
 8009296:	f810 3b01 	ldrb.w	r3, [r0], #1
 800929a:	f801 3b01 	strb.w	r3, [r1], #1
 800929e:	2a01      	cmp	r2, #1
 80092a0:	d017      	beq.n	80092d2 <st_int8_copy+0x4a>
 80092a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80092a6:	f801 3b01 	strb.w	r3, [r1], #1
 80092aa:	2a02      	cmp	r2, #2
 80092ac:	d011      	beq.n	80092d2 <st_int8_copy+0x4a>
 80092ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80092b2:	f801 3b01 	strb.w	r3, [r1], #1
 80092b6:	4770      	bx	lr
 80092b8:	1883      	adds	r3, r0, r2
 80092ba:	4299      	cmp	r1, r3
 80092bc:	d2e9      	bcs.n	8009292 <st_int8_copy+0xa>
 80092be:	4298      	cmp	r0, r3
 80092c0:	440a      	add	r2, r1
 80092c2:	d206      	bcs.n	80092d2 <st_int8_copy+0x4a>
 80092c4:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 80092c8:	f802 1d01 	strb.w	r1, [r2, #-1]!
 80092cc:	4298      	cmp	r0, r3
 80092ce:	d1f9      	bne.n	80092c4 <st_int8_copy+0x3c>
 80092d0:	4770      	bx	lr
 80092d2:	4770      	bx	lr
 80092d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80092d8:	f001 0403 	and.w	r4, r1, #3
 80092dc:	f1c4 0304 	rsb	r3, r4, #4
 80092e0:	f000 0e03 	and.w	lr, r0, #3
 80092e4:	eba2 0c03 	sub.w	ip, r2, r3
 80092e8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80092ec:	f801 3b01 	strb.w	r3, [r1], #1
 80092f0:	2c03      	cmp	r4, #3
 80092f2:	f1c4 0202 	rsb	r2, r4, #2
 80092f6:	d00e      	beq.n	8009316 <st_int8_copy+0x8e>
 80092f8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80092fc:	f801 3b01 	strb.w	r3, [r1], #1
 8009300:	2a00      	cmp	r2, #0
 8009302:	dd08      	ble.n	8009316 <st_int8_copy+0x8e>
 8009304:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009308:	f801 3b01 	strb.w	r3, [r1], #1
 800930c:	b91c      	cbnz	r4, 8009316 <st_int8_copy+0x8e>
 800930e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009312:	f801 3b01 	strb.w	r3, [r1], #1
 8009316:	4574      	cmp	r4, lr
 8009318:	d02b      	beq.n	8009372 <st_int8_copy+0xea>
 800931a:	ea4f 131c 	mov.w	r3, ip, lsr #4
 800931e:	1e5a      	subs	r2, r3, #1
 8009320:	b153      	cbz	r3, 8009338 <st_int8_copy+0xb0>
 8009322:	f850 3b04 	ldr.w	r3, [r0], #4
 8009326:	f850 4b04 	ldr.w	r4, [r0], #4
 800932a:	f850 5b04 	ldr.w	r5, [r0], #4
 800932e:	f850 6b04 	ldr.w	r6, [r0], #4
 8009332:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8009334:	3a01      	subs	r2, #1
 8009336:	d2f4      	bcs.n	8009322 <st_int8_copy+0x9a>
 8009338:	f01c 0f08 	tst.w	ip, #8
 800933c:	d004      	beq.n	8009348 <st_int8_copy+0xc0>
 800933e:	f850 3b04 	ldr.w	r3, [r0], #4
 8009342:	f850 4b04 	ldr.w	r4, [r0], #4
 8009346:	c118      	stmia	r1!, {r3, r4}
 8009348:	f01c 0f04 	tst.w	ip, #4
 800934c:	d003      	beq.n	8009356 <st_int8_copy+0xce>
 800934e:	f850 3b04 	ldr.w	r3, [r0], #4
 8009352:	f841 3b04 	str.w	r3, [r1], #4
 8009356:	f01c 0f02 	tst.w	ip, #2
 800935a:	d003      	beq.n	8009364 <st_int8_copy+0xdc>
 800935c:	f830 3b02 	ldrh.w	r3, [r0], #2
 8009360:	f821 3b02 	strh.w	r3, [r1], #2
 8009364:	f01c 0f01 	tst.w	ip, #1
 8009368:	d001      	beq.n	800936e <st_int8_copy+0xe6>
 800936a:	7803      	ldrb	r3, [r0, #0]
 800936c:	700b      	strb	r3, [r1, #0]
 800936e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009372:	ea4f 139c 	mov.w	r3, ip, lsr #6
 8009376:	f103 39ff 	add.w	r9, r3, #4294967295
 800937a:	b183      	cbz	r3, 800939e <st_int8_copy+0x116>
 800937c:	4688      	mov	r8, r1
 800937e:	4686      	mov	lr, r0
 8009380:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8009384:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8009388:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800938c:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8009390:	f109 39ff 	add.w	r9, r9, #4294967295
 8009394:	f1b9 3fff 	cmp.w	r9, #4294967295
 8009398:	4641      	mov	r1, r8
 800939a:	4670      	mov	r0, lr
 800939c:	d1ee      	bne.n	800937c <st_int8_copy+0xf4>
 800939e:	f01c 0f20 	tst.w	ip, #32
 80093a2:	d007      	beq.n	80093b4 <st_int8_copy+0x12c>
 80093a4:	4688      	mov	r8, r1
 80093a6:	4686      	mov	lr, r0
 80093a8:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80093ac:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80093b0:	4641      	mov	r1, r8
 80093b2:	4670      	mov	r0, lr
 80093b4:	f01c 0f10 	tst.w	ip, #16
 80093b8:	d001      	beq.n	80093be <st_int8_copy+0x136>
 80093ba:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 80093bc:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80093be:	f01c 0f08 	tst.w	ip, #8
 80093c2:	d0c1      	beq.n	8009348 <st_int8_copy+0xc0>
 80093c4:	c818      	ldmia	r0!, {r3, r4}
 80093c6:	c118      	stmia	r1!, {r3, r4}
 80093c8:	e7be      	b.n	8009348 <st_int8_copy+0xc0>
 80093ca:	bf00      	nop

080093cc <ai_array_to_buffer_fmt>:
 80093cc:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80093d0:	2b02      	cmp	r3, #2
 80093d2:	d055      	beq.n	8009480 <ai_array_to_buffer_fmt+0xb4>
 80093d4:	4a2d      	ldr	r2, [pc, #180]	@ (800948c <ai_array_to_buffer_fmt+0xc0>)
 80093d6:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 80093da:	4293      	cmp	r3, r2
 80093dc:	d010      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 80093de:	dc21      	bgt.n	8009424 <ai_array_to_buffer_fmt+0x58>
 80093e0:	4a2b      	ldr	r2, [pc, #172]	@ (8009490 <ai_array_to_buffer_fmt+0xc4>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d00c      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 80093e6:	dd0f      	ble.n	8009408 <ai_array_to_buffer_fmt+0x3c>
 80093e8:	4a2a      	ldr	r2, [pc, #168]	@ (8009494 <ai_array_to_buffer_fmt+0xc8>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d008      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 80093ee:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d004      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 80093f6:	4a28      	ldr	r2, [pc, #160]	@ (8009498 <ai_array_to_buffer_fmt+0xcc>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	bf0c      	ite	eq
 80093fc:	4613      	moveq	r3, r2
 80093fe:	2340      	movne	r3, #64	@ 0x40
 8009400:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8009404:	4318      	orrs	r0, r3
 8009406:	4770      	bx	lr
 8009408:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800940c:	4293      	cmp	r3, r2
 800940e:	d0f7      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 8009410:	dd2c      	ble.n	800946c <ai_array_to_buffer_fmt+0xa0>
 8009412:	4a22      	ldr	r2, [pc, #136]	@ (800949c <ai_array_to_buffer_fmt+0xd0>)
 8009414:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8009418:	4293      	cmp	r3, r2
 800941a:	bf0c      	ite	eq
 800941c:	4613      	moveq	r3, r2
 800941e:	2340      	movne	r3, #64	@ 0x40
 8009420:	4318      	orrs	r0, r3
 8009422:	4770      	bx	lr
 8009424:	4a1e      	ldr	r2, [pc, #120]	@ (80094a0 <ai_array_to_buffer_fmt+0xd4>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d0ea      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 800942a:	dd10      	ble.n	800944e <ai_array_to_buffer_fmt+0x82>
 800942c:	4a1d      	ldr	r2, [pc, #116]	@ (80094a4 <ai_array_to_buffer_fmt+0xd8>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d0e6      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 8009432:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 8009436:	4293      	cmp	r3, r2
 8009438:	d0e2      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 800943a:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800943e:	4293      	cmp	r3, r2
 8009440:	bf0c      	ite	eq
 8009442:	4613      	moveq	r3, r2
 8009444:	2340      	movne	r3, #64	@ 0x40
 8009446:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800944a:	4318      	orrs	r0, r3
 800944c:	4770      	bx	lr
 800944e:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 8009452:	4293      	cmp	r3, r2
 8009454:	d0d4      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 8009456:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800945a:	4293      	cmp	r3, r2
 800945c:	d0d0      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 800945e:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8009462:	4293      	cmp	r3, r2
 8009464:	bf0c      	ite	eq
 8009466:	4613      	moveq	r3, r2
 8009468:	2340      	movne	r3, #64	@ 0x40
 800946a:	e7c9      	b.n	8009400 <ai_array_to_buffer_fmt+0x34>
 800946c:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8009470:	4293      	cmp	r3, r2
 8009472:	d0c5      	beq.n	8009400 <ai_array_to_buffer_fmt+0x34>
 8009474:	3280      	adds	r2, #128	@ 0x80
 8009476:	4293      	cmp	r3, r2
 8009478:	bf0c      	ite	eq
 800947a:	4613      	moveq	r3, r2
 800947c:	2340      	movne	r3, #64	@ 0x40
 800947e:	e7bf      	b.n	8009400 <ai_array_to_buffer_fmt+0x34>
 8009480:	4b09      	ldr	r3, [pc, #36]	@ (80094a8 <ai_array_to_buffer_fmt+0xdc>)
 8009482:	4003      	ands	r3, r0
 8009484:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009488:	e7ba      	b.n	8009400 <ai_array_to_buffer_fmt+0x34>
 800948a:	bf00      	nop
 800948c:	00821040 	.word	0x00821040
 8009490:	00040840 	.word	0x00040840
 8009494:	00041040 	.word	0x00041040
 8009498:	0004084f 	.word	0x0004084f
 800949c:	00040447 	.word	0x00040447
 80094a0:	00840447 	.word	0x00840447
 80094a4:	0084084f 	.word	0x0084084f
 80094a8:	00803fff 	.word	0x00803fff

080094ac <ai_array_get_byte_size>:
 80094ac:	b319      	cbz	r1, 80094f6 <ai_array_get_byte_size+0x4a>
 80094ae:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80094b2:	b500      	push	{lr}
 80094b4:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 80094b8:	f3c0 4e43 	ubfx	lr, r0, #17, #4
 80094bc:	fb03 f101 	mul.w	r1, r3, r1
 80094c0:	fa42 f20e 	asr.w	r2, r2, lr
 80094c4:	07d2      	lsls	r2, r2, #31
 80094c6:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 80094ca:	f101 0107 	add.w	r1, r1, #7
 80094ce:	ea4f 10e0 	mov.w	r0, r0, asr #7
 80094d2:	bf58      	it	pl
 80094d4:	f000 007f 	andpl.w	r0, r0, #127	@ 0x7f
 80094d8:	f021 0107 	bic.w	r1, r1, #7
 80094dc:	bf58      	it	pl
 80094de:	fa40 f00c 	asrpl.w	r0, r0, ip
 80094e2:	fa21 f10c 	lsr.w	r1, r1, ip
 80094e6:	bf54      	ite	pl
 80094e8:	4083      	lslpl	r3, r0
 80094ea:	2300      	movmi	r3, #0
 80094ec:	3107      	adds	r1, #7
 80094ee:	4419      	add	r1, r3
 80094f0:	08c8      	lsrs	r0, r1, #3
 80094f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80094f6:	4608      	mov	r0, r1
 80094f8:	4770      	bx	lr
 80094fa:	bf00      	nop

080094fc <ai_array_get_data_byte_size>:
 80094fc:	b169      	cbz	r1, 800951a <ai_array_get_data_byte_size+0x1e>
 80094fe:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8009502:	fb03 f101 	mul.w	r1, r3, r1
 8009506:	1dcb      	adds	r3, r1, #7
 8009508:	f023 0307 	bic.w	r3, r3, #7
 800950c:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8009510:	fa23 f000 	lsr.w	r0, r3, r0
 8009514:	3007      	adds	r0, #7
 8009516:	08c0      	lsrs	r0, r0, #3
 8009518:	4770      	bx	lr
 800951a:	4608      	mov	r0, r1
 800951c:	4770      	bx	lr
 800951e:	bf00      	nop

08009520 <ai_version_get>:
 8009520:	0212      	lsls	r2, r2, #8
 8009522:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8009526:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800952a:	4770      	bx	lr

0800952c <get_tensor_byte_size>:
 800952c:	b410      	push	{r4}
 800952e:	6983      	ldr	r3, [r0, #24]
 8009530:	68c4      	ldr	r4, [r0, #12]
 8009532:	6941      	ldr	r1, [r0, #20]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	68e0      	ldr	r0, [r4, #12]
 8009538:	4a07      	ldr	r2, [pc, #28]	@ (8009558 <get_tensor_byte_size+0x2c>)
 800953a:	68c9      	ldr	r1, [r1, #12]
 800953c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009540:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8009544:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009548:	fb01 f000 	mul.w	r0, r1, r0
 800954c:	4293      	cmp	r3, r2
 800954e:	bf04      	itt	eq
 8009550:	3007      	addeq	r0, #7
 8009552:	08c0      	lsreq	r0, r0, #3
 8009554:	4770      	bx	lr
 8009556:	bf00      	nop
 8009558:	000400c0 	.word	0x000400c0

0800955c <sbrk_aligned>:
 800955c:	b570      	push	{r4, r5, r6, lr}
 800955e:	4e0f      	ldr	r6, [pc, #60]	@ (800959c <sbrk_aligned+0x40>)
 8009560:	460c      	mov	r4, r1
 8009562:	6831      	ldr	r1, [r6, #0]
 8009564:	4605      	mov	r5, r0
 8009566:	b911      	cbnz	r1, 800956e <sbrk_aligned+0x12>
 8009568:	f000 faec 	bl	8009b44 <_sbrk_r>
 800956c:	6030      	str	r0, [r6, #0]
 800956e:	4621      	mov	r1, r4
 8009570:	4628      	mov	r0, r5
 8009572:	f000 fae7 	bl	8009b44 <_sbrk_r>
 8009576:	1c43      	adds	r3, r0, #1
 8009578:	d103      	bne.n	8009582 <sbrk_aligned+0x26>
 800957a:	f04f 34ff 	mov.w	r4, #4294967295
 800957e:	4620      	mov	r0, r4
 8009580:	bd70      	pop	{r4, r5, r6, pc}
 8009582:	1cc4      	adds	r4, r0, #3
 8009584:	f024 0403 	bic.w	r4, r4, #3
 8009588:	42a0      	cmp	r0, r4
 800958a:	d0f8      	beq.n	800957e <sbrk_aligned+0x22>
 800958c:	1a21      	subs	r1, r4, r0
 800958e:	4628      	mov	r0, r5
 8009590:	f000 fad8 	bl	8009b44 <_sbrk_r>
 8009594:	3001      	adds	r0, #1
 8009596:	d1f2      	bne.n	800957e <sbrk_aligned+0x22>
 8009598:	e7ef      	b.n	800957a <sbrk_aligned+0x1e>
 800959a:	bf00      	nop
 800959c:	20001b00 	.word	0x20001b00

080095a0 <_malloc_r>:
 80095a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095a4:	1ccd      	adds	r5, r1, #3
 80095a6:	f025 0503 	bic.w	r5, r5, #3
 80095aa:	3508      	adds	r5, #8
 80095ac:	2d0c      	cmp	r5, #12
 80095ae:	bf38      	it	cc
 80095b0:	250c      	movcc	r5, #12
 80095b2:	2d00      	cmp	r5, #0
 80095b4:	4606      	mov	r6, r0
 80095b6:	db01      	blt.n	80095bc <_malloc_r+0x1c>
 80095b8:	42a9      	cmp	r1, r5
 80095ba:	d904      	bls.n	80095c6 <_malloc_r+0x26>
 80095bc:	230c      	movs	r3, #12
 80095be:	6033      	str	r3, [r6, #0]
 80095c0:	2000      	movs	r0, #0
 80095c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800969c <_malloc_r+0xfc>
 80095ca:	f000 f869 	bl	80096a0 <__malloc_lock>
 80095ce:	f8d8 3000 	ldr.w	r3, [r8]
 80095d2:	461c      	mov	r4, r3
 80095d4:	bb44      	cbnz	r4, 8009628 <_malloc_r+0x88>
 80095d6:	4629      	mov	r1, r5
 80095d8:	4630      	mov	r0, r6
 80095da:	f7ff ffbf 	bl	800955c <sbrk_aligned>
 80095de:	1c43      	adds	r3, r0, #1
 80095e0:	4604      	mov	r4, r0
 80095e2:	d158      	bne.n	8009696 <_malloc_r+0xf6>
 80095e4:	f8d8 4000 	ldr.w	r4, [r8]
 80095e8:	4627      	mov	r7, r4
 80095ea:	2f00      	cmp	r7, #0
 80095ec:	d143      	bne.n	8009676 <_malloc_r+0xd6>
 80095ee:	2c00      	cmp	r4, #0
 80095f0:	d04b      	beq.n	800968a <_malloc_r+0xea>
 80095f2:	6823      	ldr	r3, [r4, #0]
 80095f4:	4639      	mov	r1, r7
 80095f6:	4630      	mov	r0, r6
 80095f8:	eb04 0903 	add.w	r9, r4, r3
 80095fc:	f000 faa2 	bl	8009b44 <_sbrk_r>
 8009600:	4581      	cmp	r9, r0
 8009602:	d142      	bne.n	800968a <_malloc_r+0xea>
 8009604:	6821      	ldr	r1, [r4, #0]
 8009606:	1a6d      	subs	r5, r5, r1
 8009608:	4629      	mov	r1, r5
 800960a:	4630      	mov	r0, r6
 800960c:	f7ff ffa6 	bl	800955c <sbrk_aligned>
 8009610:	3001      	adds	r0, #1
 8009612:	d03a      	beq.n	800968a <_malloc_r+0xea>
 8009614:	6823      	ldr	r3, [r4, #0]
 8009616:	442b      	add	r3, r5
 8009618:	6023      	str	r3, [r4, #0]
 800961a:	f8d8 3000 	ldr.w	r3, [r8]
 800961e:	685a      	ldr	r2, [r3, #4]
 8009620:	bb62      	cbnz	r2, 800967c <_malloc_r+0xdc>
 8009622:	f8c8 7000 	str.w	r7, [r8]
 8009626:	e00f      	b.n	8009648 <_malloc_r+0xa8>
 8009628:	6822      	ldr	r2, [r4, #0]
 800962a:	1b52      	subs	r2, r2, r5
 800962c:	d420      	bmi.n	8009670 <_malloc_r+0xd0>
 800962e:	2a0b      	cmp	r2, #11
 8009630:	d917      	bls.n	8009662 <_malloc_r+0xc2>
 8009632:	1961      	adds	r1, r4, r5
 8009634:	42a3      	cmp	r3, r4
 8009636:	6025      	str	r5, [r4, #0]
 8009638:	bf18      	it	ne
 800963a:	6059      	strne	r1, [r3, #4]
 800963c:	6863      	ldr	r3, [r4, #4]
 800963e:	bf08      	it	eq
 8009640:	f8c8 1000 	streq.w	r1, [r8]
 8009644:	5162      	str	r2, [r4, r5]
 8009646:	604b      	str	r3, [r1, #4]
 8009648:	4630      	mov	r0, r6
 800964a:	f000 f82f 	bl	80096ac <__malloc_unlock>
 800964e:	f104 000b 	add.w	r0, r4, #11
 8009652:	1d23      	adds	r3, r4, #4
 8009654:	f020 0007 	bic.w	r0, r0, #7
 8009658:	1ac2      	subs	r2, r0, r3
 800965a:	bf1c      	itt	ne
 800965c:	1a1b      	subne	r3, r3, r0
 800965e:	50a3      	strne	r3, [r4, r2]
 8009660:	e7af      	b.n	80095c2 <_malloc_r+0x22>
 8009662:	6862      	ldr	r2, [r4, #4]
 8009664:	42a3      	cmp	r3, r4
 8009666:	bf0c      	ite	eq
 8009668:	f8c8 2000 	streq.w	r2, [r8]
 800966c:	605a      	strne	r2, [r3, #4]
 800966e:	e7eb      	b.n	8009648 <_malloc_r+0xa8>
 8009670:	4623      	mov	r3, r4
 8009672:	6864      	ldr	r4, [r4, #4]
 8009674:	e7ae      	b.n	80095d4 <_malloc_r+0x34>
 8009676:	463c      	mov	r4, r7
 8009678:	687f      	ldr	r7, [r7, #4]
 800967a:	e7b6      	b.n	80095ea <_malloc_r+0x4a>
 800967c:	461a      	mov	r2, r3
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	42a3      	cmp	r3, r4
 8009682:	d1fb      	bne.n	800967c <_malloc_r+0xdc>
 8009684:	2300      	movs	r3, #0
 8009686:	6053      	str	r3, [r2, #4]
 8009688:	e7de      	b.n	8009648 <_malloc_r+0xa8>
 800968a:	230c      	movs	r3, #12
 800968c:	6033      	str	r3, [r6, #0]
 800968e:	4630      	mov	r0, r6
 8009690:	f000 f80c 	bl	80096ac <__malloc_unlock>
 8009694:	e794      	b.n	80095c0 <_malloc_r+0x20>
 8009696:	6005      	str	r5, [r0, #0]
 8009698:	e7d6      	b.n	8009648 <_malloc_r+0xa8>
 800969a:	bf00      	nop
 800969c:	20001b04 	.word	0x20001b04

080096a0 <__malloc_lock>:
 80096a0:	4801      	ldr	r0, [pc, #4]	@ (80096a8 <__malloc_lock+0x8>)
 80096a2:	f000 ba9c 	b.w	8009bde <__retarget_lock_acquire_recursive>
 80096a6:	bf00      	nop
 80096a8:	20001c48 	.word	0x20001c48

080096ac <__malloc_unlock>:
 80096ac:	4801      	ldr	r0, [pc, #4]	@ (80096b4 <__malloc_unlock+0x8>)
 80096ae:	f000 ba97 	b.w	8009be0 <__retarget_lock_release_recursive>
 80096b2:	bf00      	nop
 80096b4:	20001c48 	.word	0x20001c48

080096b8 <std>:
 80096b8:	2300      	movs	r3, #0
 80096ba:	b510      	push	{r4, lr}
 80096bc:	4604      	mov	r4, r0
 80096be:	e9c0 3300 	strd	r3, r3, [r0]
 80096c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096c6:	6083      	str	r3, [r0, #8]
 80096c8:	8181      	strh	r1, [r0, #12]
 80096ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80096cc:	81c2      	strh	r2, [r0, #14]
 80096ce:	6183      	str	r3, [r0, #24]
 80096d0:	4619      	mov	r1, r3
 80096d2:	2208      	movs	r2, #8
 80096d4:	305c      	adds	r0, #92	@ 0x5c
 80096d6:	f000 f9f9 	bl	8009acc <memset>
 80096da:	4b0d      	ldr	r3, [pc, #52]	@ (8009710 <std+0x58>)
 80096dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80096de:	4b0d      	ldr	r3, [pc, #52]	@ (8009714 <std+0x5c>)
 80096e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80096e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009718 <std+0x60>)
 80096e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80096e6:	4b0d      	ldr	r3, [pc, #52]	@ (800971c <std+0x64>)
 80096e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80096ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009720 <std+0x68>)
 80096ec:	6224      	str	r4, [r4, #32]
 80096ee:	429c      	cmp	r4, r3
 80096f0:	d006      	beq.n	8009700 <std+0x48>
 80096f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80096f6:	4294      	cmp	r4, r2
 80096f8:	d002      	beq.n	8009700 <std+0x48>
 80096fa:	33d0      	adds	r3, #208	@ 0xd0
 80096fc:	429c      	cmp	r4, r3
 80096fe:	d105      	bne.n	800970c <std+0x54>
 8009700:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009708:	f000 ba68 	b.w	8009bdc <__retarget_lock_init_recursive>
 800970c:	bd10      	pop	{r4, pc}
 800970e:	bf00      	nop
 8009710:	0800991d 	.word	0x0800991d
 8009714:	0800993f 	.word	0x0800993f
 8009718:	08009977 	.word	0x08009977
 800971c:	0800999b 	.word	0x0800999b
 8009720:	20001b08 	.word	0x20001b08

08009724 <stdio_exit_handler>:
 8009724:	4a02      	ldr	r2, [pc, #8]	@ (8009730 <stdio_exit_handler+0xc>)
 8009726:	4903      	ldr	r1, [pc, #12]	@ (8009734 <stdio_exit_handler+0x10>)
 8009728:	4803      	ldr	r0, [pc, #12]	@ (8009738 <stdio_exit_handler+0x14>)
 800972a:	f000 b869 	b.w	8009800 <_fwalk_sglue>
 800972e:	bf00      	nop
 8009730:	200007d0 	.word	0x200007d0
 8009734:	0800a321 	.word	0x0800a321
 8009738:	200007e0 	.word	0x200007e0

0800973c <cleanup_stdio>:
 800973c:	6841      	ldr	r1, [r0, #4]
 800973e:	4b0c      	ldr	r3, [pc, #48]	@ (8009770 <cleanup_stdio+0x34>)
 8009740:	4299      	cmp	r1, r3
 8009742:	b510      	push	{r4, lr}
 8009744:	4604      	mov	r4, r0
 8009746:	d001      	beq.n	800974c <cleanup_stdio+0x10>
 8009748:	f000 fdea 	bl	800a320 <_fflush_r>
 800974c:	68a1      	ldr	r1, [r4, #8]
 800974e:	4b09      	ldr	r3, [pc, #36]	@ (8009774 <cleanup_stdio+0x38>)
 8009750:	4299      	cmp	r1, r3
 8009752:	d002      	beq.n	800975a <cleanup_stdio+0x1e>
 8009754:	4620      	mov	r0, r4
 8009756:	f000 fde3 	bl	800a320 <_fflush_r>
 800975a:	68e1      	ldr	r1, [r4, #12]
 800975c:	4b06      	ldr	r3, [pc, #24]	@ (8009778 <cleanup_stdio+0x3c>)
 800975e:	4299      	cmp	r1, r3
 8009760:	d004      	beq.n	800976c <cleanup_stdio+0x30>
 8009762:	4620      	mov	r0, r4
 8009764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009768:	f000 bdda 	b.w	800a320 <_fflush_r>
 800976c:	bd10      	pop	{r4, pc}
 800976e:	bf00      	nop
 8009770:	20001b08 	.word	0x20001b08
 8009774:	20001b70 	.word	0x20001b70
 8009778:	20001bd8 	.word	0x20001bd8

0800977c <global_stdio_init.part.0>:
 800977c:	b510      	push	{r4, lr}
 800977e:	4b0b      	ldr	r3, [pc, #44]	@ (80097ac <global_stdio_init.part.0+0x30>)
 8009780:	4c0b      	ldr	r4, [pc, #44]	@ (80097b0 <global_stdio_init.part.0+0x34>)
 8009782:	4a0c      	ldr	r2, [pc, #48]	@ (80097b4 <global_stdio_init.part.0+0x38>)
 8009784:	601a      	str	r2, [r3, #0]
 8009786:	4620      	mov	r0, r4
 8009788:	2200      	movs	r2, #0
 800978a:	2104      	movs	r1, #4
 800978c:	f7ff ff94 	bl	80096b8 <std>
 8009790:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009794:	2201      	movs	r2, #1
 8009796:	2109      	movs	r1, #9
 8009798:	f7ff ff8e 	bl	80096b8 <std>
 800979c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80097a0:	2202      	movs	r2, #2
 80097a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097a6:	2112      	movs	r1, #18
 80097a8:	f7ff bf86 	b.w	80096b8 <std>
 80097ac:	20001c40 	.word	0x20001c40
 80097b0:	20001b08 	.word	0x20001b08
 80097b4:	08009725 	.word	0x08009725

080097b8 <__sfp_lock_acquire>:
 80097b8:	4801      	ldr	r0, [pc, #4]	@ (80097c0 <__sfp_lock_acquire+0x8>)
 80097ba:	f000 ba10 	b.w	8009bde <__retarget_lock_acquire_recursive>
 80097be:	bf00      	nop
 80097c0:	20001c49 	.word	0x20001c49

080097c4 <__sfp_lock_release>:
 80097c4:	4801      	ldr	r0, [pc, #4]	@ (80097cc <__sfp_lock_release+0x8>)
 80097c6:	f000 ba0b 	b.w	8009be0 <__retarget_lock_release_recursive>
 80097ca:	bf00      	nop
 80097cc:	20001c49 	.word	0x20001c49

080097d0 <__sinit>:
 80097d0:	b510      	push	{r4, lr}
 80097d2:	4604      	mov	r4, r0
 80097d4:	f7ff fff0 	bl	80097b8 <__sfp_lock_acquire>
 80097d8:	6a23      	ldr	r3, [r4, #32]
 80097da:	b11b      	cbz	r3, 80097e4 <__sinit+0x14>
 80097dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097e0:	f7ff bff0 	b.w	80097c4 <__sfp_lock_release>
 80097e4:	4b04      	ldr	r3, [pc, #16]	@ (80097f8 <__sinit+0x28>)
 80097e6:	6223      	str	r3, [r4, #32]
 80097e8:	4b04      	ldr	r3, [pc, #16]	@ (80097fc <__sinit+0x2c>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d1f5      	bne.n	80097dc <__sinit+0xc>
 80097f0:	f7ff ffc4 	bl	800977c <global_stdio_init.part.0>
 80097f4:	e7f2      	b.n	80097dc <__sinit+0xc>
 80097f6:	bf00      	nop
 80097f8:	0800973d 	.word	0x0800973d
 80097fc:	20001c40 	.word	0x20001c40

08009800 <_fwalk_sglue>:
 8009800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009804:	4607      	mov	r7, r0
 8009806:	4688      	mov	r8, r1
 8009808:	4614      	mov	r4, r2
 800980a:	2600      	movs	r6, #0
 800980c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009810:	f1b9 0901 	subs.w	r9, r9, #1
 8009814:	d505      	bpl.n	8009822 <_fwalk_sglue+0x22>
 8009816:	6824      	ldr	r4, [r4, #0]
 8009818:	2c00      	cmp	r4, #0
 800981a:	d1f7      	bne.n	800980c <_fwalk_sglue+0xc>
 800981c:	4630      	mov	r0, r6
 800981e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009822:	89ab      	ldrh	r3, [r5, #12]
 8009824:	2b01      	cmp	r3, #1
 8009826:	d907      	bls.n	8009838 <_fwalk_sglue+0x38>
 8009828:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800982c:	3301      	adds	r3, #1
 800982e:	d003      	beq.n	8009838 <_fwalk_sglue+0x38>
 8009830:	4629      	mov	r1, r5
 8009832:	4638      	mov	r0, r7
 8009834:	47c0      	blx	r8
 8009836:	4306      	orrs	r6, r0
 8009838:	3568      	adds	r5, #104	@ 0x68
 800983a:	e7e9      	b.n	8009810 <_fwalk_sglue+0x10>

0800983c <iprintf>:
 800983c:	b40f      	push	{r0, r1, r2, r3}
 800983e:	b507      	push	{r0, r1, r2, lr}
 8009840:	4906      	ldr	r1, [pc, #24]	@ (800985c <iprintf+0x20>)
 8009842:	ab04      	add	r3, sp, #16
 8009844:	6808      	ldr	r0, [r1, #0]
 8009846:	f853 2b04 	ldr.w	r2, [r3], #4
 800984a:	6881      	ldr	r1, [r0, #8]
 800984c:	9301      	str	r3, [sp, #4]
 800984e:	f000 fa3d 	bl	8009ccc <_vfiprintf_r>
 8009852:	b003      	add	sp, #12
 8009854:	f85d eb04 	ldr.w	lr, [sp], #4
 8009858:	b004      	add	sp, #16
 800985a:	4770      	bx	lr
 800985c:	200007dc 	.word	0x200007dc

08009860 <_puts_r>:
 8009860:	6a03      	ldr	r3, [r0, #32]
 8009862:	b570      	push	{r4, r5, r6, lr}
 8009864:	6884      	ldr	r4, [r0, #8]
 8009866:	4605      	mov	r5, r0
 8009868:	460e      	mov	r6, r1
 800986a:	b90b      	cbnz	r3, 8009870 <_puts_r+0x10>
 800986c:	f7ff ffb0 	bl	80097d0 <__sinit>
 8009870:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009872:	07db      	lsls	r3, r3, #31
 8009874:	d405      	bmi.n	8009882 <_puts_r+0x22>
 8009876:	89a3      	ldrh	r3, [r4, #12]
 8009878:	0598      	lsls	r0, r3, #22
 800987a:	d402      	bmi.n	8009882 <_puts_r+0x22>
 800987c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800987e:	f000 f9ae 	bl	8009bde <__retarget_lock_acquire_recursive>
 8009882:	89a3      	ldrh	r3, [r4, #12]
 8009884:	0719      	lsls	r1, r3, #28
 8009886:	d502      	bpl.n	800988e <_puts_r+0x2e>
 8009888:	6923      	ldr	r3, [r4, #16]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d135      	bne.n	80098fa <_puts_r+0x9a>
 800988e:	4621      	mov	r1, r4
 8009890:	4628      	mov	r0, r5
 8009892:	f000 f8c5 	bl	8009a20 <__swsetup_r>
 8009896:	b380      	cbz	r0, 80098fa <_puts_r+0x9a>
 8009898:	f04f 35ff 	mov.w	r5, #4294967295
 800989c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800989e:	07da      	lsls	r2, r3, #31
 80098a0:	d405      	bmi.n	80098ae <_puts_r+0x4e>
 80098a2:	89a3      	ldrh	r3, [r4, #12]
 80098a4:	059b      	lsls	r3, r3, #22
 80098a6:	d402      	bmi.n	80098ae <_puts_r+0x4e>
 80098a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098aa:	f000 f999 	bl	8009be0 <__retarget_lock_release_recursive>
 80098ae:	4628      	mov	r0, r5
 80098b0:	bd70      	pop	{r4, r5, r6, pc}
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	da04      	bge.n	80098c0 <_puts_r+0x60>
 80098b6:	69a2      	ldr	r2, [r4, #24]
 80098b8:	429a      	cmp	r2, r3
 80098ba:	dc17      	bgt.n	80098ec <_puts_r+0x8c>
 80098bc:	290a      	cmp	r1, #10
 80098be:	d015      	beq.n	80098ec <_puts_r+0x8c>
 80098c0:	6823      	ldr	r3, [r4, #0]
 80098c2:	1c5a      	adds	r2, r3, #1
 80098c4:	6022      	str	r2, [r4, #0]
 80098c6:	7019      	strb	r1, [r3, #0]
 80098c8:	68a3      	ldr	r3, [r4, #8]
 80098ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80098ce:	3b01      	subs	r3, #1
 80098d0:	60a3      	str	r3, [r4, #8]
 80098d2:	2900      	cmp	r1, #0
 80098d4:	d1ed      	bne.n	80098b2 <_puts_r+0x52>
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	da11      	bge.n	80098fe <_puts_r+0x9e>
 80098da:	4622      	mov	r2, r4
 80098dc:	210a      	movs	r1, #10
 80098de:	4628      	mov	r0, r5
 80098e0:	f000 f85f 	bl	80099a2 <__swbuf_r>
 80098e4:	3001      	adds	r0, #1
 80098e6:	d0d7      	beq.n	8009898 <_puts_r+0x38>
 80098e8:	250a      	movs	r5, #10
 80098ea:	e7d7      	b.n	800989c <_puts_r+0x3c>
 80098ec:	4622      	mov	r2, r4
 80098ee:	4628      	mov	r0, r5
 80098f0:	f000 f857 	bl	80099a2 <__swbuf_r>
 80098f4:	3001      	adds	r0, #1
 80098f6:	d1e7      	bne.n	80098c8 <_puts_r+0x68>
 80098f8:	e7ce      	b.n	8009898 <_puts_r+0x38>
 80098fa:	3e01      	subs	r6, #1
 80098fc:	e7e4      	b.n	80098c8 <_puts_r+0x68>
 80098fe:	6823      	ldr	r3, [r4, #0]
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	6022      	str	r2, [r4, #0]
 8009904:	220a      	movs	r2, #10
 8009906:	701a      	strb	r2, [r3, #0]
 8009908:	e7ee      	b.n	80098e8 <_puts_r+0x88>
	...

0800990c <puts>:
 800990c:	4b02      	ldr	r3, [pc, #8]	@ (8009918 <puts+0xc>)
 800990e:	4601      	mov	r1, r0
 8009910:	6818      	ldr	r0, [r3, #0]
 8009912:	f7ff bfa5 	b.w	8009860 <_puts_r>
 8009916:	bf00      	nop
 8009918:	200007dc 	.word	0x200007dc

0800991c <__sread>:
 800991c:	b510      	push	{r4, lr}
 800991e:	460c      	mov	r4, r1
 8009920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009924:	f000 f8fc 	bl	8009b20 <_read_r>
 8009928:	2800      	cmp	r0, #0
 800992a:	bfab      	itete	ge
 800992c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800992e:	89a3      	ldrhlt	r3, [r4, #12]
 8009930:	181b      	addge	r3, r3, r0
 8009932:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009936:	bfac      	ite	ge
 8009938:	6563      	strge	r3, [r4, #84]	@ 0x54
 800993a:	81a3      	strhlt	r3, [r4, #12]
 800993c:	bd10      	pop	{r4, pc}

0800993e <__swrite>:
 800993e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009942:	461f      	mov	r7, r3
 8009944:	898b      	ldrh	r3, [r1, #12]
 8009946:	05db      	lsls	r3, r3, #23
 8009948:	4605      	mov	r5, r0
 800994a:	460c      	mov	r4, r1
 800994c:	4616      	mov	r6, r2
 800994e:	d505      	bpl.n	800995c <__swrite+0x1e>
 8009950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009954:	2302      	movs	r3, #2
 8009956:	2200      	movs	r2, #0
 8009958:	f000 f8d0 	bl	8009afc <_lseek_r>
 800995c:	89a3      	ldrh	r3, [r4, #12]
 800995e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009962:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009966:	81a3      	strh	r3, [r4, #12]
 8009968:	4632      	mov	r2, r6
 800996a:	463b      	mov	r3, r7
 800996c:	4628      	mov	r0, r5
 800996e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009972:	f000 b8f7 	b.w	8009b64 <_write_r>

08009976 <__sseek>:
 8009976:	b510      	push	{r4, lr}
 8009978:	460c      	mov	r4, r1
 800997a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800997e:	f000 f8bd 	bl	8009afc <_lseek_r>
 8009982:	1c43      	adds	r3, r0, #1
 8009984:	89a3      	ldrh	r3, [r4, #12]
 8009986:	bf15      	itete	ne
 8009988:	6560      	strne	r0, [r4, #84]	@ 0x54
 800998a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800998e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009992:	81a3      	strheq	r3, [r4, #12]
 8009994:	bf18      	it	ne
 8009996:	81a3      	strhne	r3, [r4, #12]
 8009998:	bd10      	pop	{r4, pc}

0800999a <__sclose>:
 800999a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800999e:	f000 b89d 	b.w	8009adc <_close_r>

080099a2 <__swbuf_r>:
 80099a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099a4:	460e      	mov	r6, r1
 80099a6:	4614      	mov	r4, r2
 80099a8:	4605      	mov	r5, r0
 80099aa:	b118      	cbz	r0, 80099b4 <__swbuf_r+0x12>
 80099ac:	6a03      	ldr	r3, [r0, #32]
 80099ae:	b90b      	cbnz	r3, 80099b4 <__swbuf_r+0x12>
 80099b0:	f7ff ff0e 	bl	80097d0 <__sinit>
 80099b4:	69a3      	ldr	r3, [r4, #24]
 80099b6:	60a3      	str	r3, [r4, #8]
 80099b8:	89a3      	ldrh	r3, [r4, #12]
 80099ba:	071a      	lsls	r2, r3, #28
 80099bc:	d501      	bpl.n	80099c2 <__swbuf_r+0x20>
 80099be:	6923      	ldr	r3, [r4, #16]
 80099c0:	b943      	cbnz	r3, 80099d4 <__swbuf_r+0x32>
 80099c2:	4621      	mov	r1, r4
 80099c4:	4628      	mov	r0, r5
 80099c6:	f000 f82b 	bl	8009a20 <__swsetup_r>
 80099ca:	b118      	cbz	r0, 80099d4 <__swbuf_r+0x32>
 80099cc:	f04f 37ff 	mov.w	r7, #4294967295
 80099d0:	4638      	mov	r0, r7
 80099d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099d4:	6823      	ldr	r3, [r4, #0]
 80099d6:	6922      	ldr	r2, [r4, #16]
 80099d8:	1a98      	subs	r0, r3, r2
 80099da:	6963      	ldr	r3, [r4, #20]
 80099dc:	b2f6      	uxtb	r6, r6
 80099de:	4283      	cmp	r3, r0
 80099e0:	4637      	mov	r7, r6
 80099e2:	dc05      	bgt.n	80099f0 <__swbuf_r+0x4e>
 80099e4:	4621      	mov	r1, r4
 80099e6:	4628      	mov	r0, r5
 80099e8:	f000 fc9a 	bl	800a320 <_fflush_r>
 80099ec:	2800      	cmp	r0, #0
 80099ee:	d1ed      	bne.n	80099cc <__swbuf_r+0x2a>
 80099f0:	68a3      	ldr	r3, [r4, #8]
 80099f2:	3b01      	subs	r3, #1
 80099f4:	60a3      	str	r3, [r4, #8]
 80099f6:	6823      	ldr	r3, [r4, #0]
 80099f8:	1c5a      	adds	r2, r3, #1
 80099fa:	6022      	str	r2, [r4, #0]
 80099fc:	701e      	strb	r6, [r3, #0]
 80099fe:	6962      	ldr	r2, [r4, #20]
 8009a00:	1c43      	adds	r3, r0, #1
 8009a02:	429a      	cmp	r2, r3
 8009a04:	d004      	beq.n	8009a10 <__swbuf_r+0x6e>
 8009a06:	89a3      	ldrh	r3, [r4, #12]
 8009a08:	07db      	lsls	r3, r3, #31
 8009a0a:	d5e1      	bpl.n	80099d0 <__swbuf_r+0x2e>
 8009a0c:	2e0a      	cmp	r6, #10
 8009a0e:	d1df      	bne.n	80099d0 <__swbuf_r+0x2e>
 8009a10:	4621      	mov	r1, r4
 8009a12:	4628      	mov	r0, r5
 8009a14:	f000 fc84 	bl	800a320 <_fflush_r>
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	d0d9      	beq.n	80099d0 <__swbuf_r+0x2e>
 8009a1c:	e7d6      	b.n	80099cc <__swbuf_r+0x2a>
	...

08009a20 <__swsetup_r>:
 8009a20:	b538      	push	{r3, r4, r5, lr}
 8009a22:	4b29      	ldr	r3, [pc, #164]	@ (8009ac8 <__swsetup_r+0xa8>)
 8009a24:	4605      	mov	r5, r0
 8009a26:	6818      	ldr	r0, [r3, #0]
 8009a28:	460c      	mov	r4, r1
 8009a2a:	b118      	cbz	r0, 8009a34 <__swsetup_r+0x14>
 8009a2c:	6a03      	ldr	r3, [r0, #32]
 8009a2e:	b90b      	cbnz	r3, 8009a34 <__swsetup_r+0x14>
 8009a30:	f7ff fece 	bl	80097d0 <__sinit>
 8009a34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a38:	0719      	lsls	r1, r3, #28
 8009a3a:	d422      	bmi.n	8009a82 <__swsetup_r+0x62>
 8009a3c:	06da      	lsls	r2, r3, #27
 8009a3e:	d407      	bmi.n	8009a50 <__swsetup_r+0x30>
 8009a40:	2209      	movs	r2, #9
 8009a42:	602a      	str	r2, [r5, #0]
 8009a44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a48:	81a3      	strh	r3, [r4, #12]
 8009a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a4e:	e033      	b.n	8009ab8 <__swsetup_r+0x98>
 8009a50:	0758      	lsls	r0, r3, #29
 8009a52:	d512      	bpl.n	8009a7a <__swsetup_r+0x5a>
 8009a54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a56:	b141      	cbz	r1, 8009a6a <__swsetup_r+0x4a>
 8009a58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a5c:	4299      	cmp	r1, r3
 8009a5e:	d002      	beq.n	8009a66 <__swsetup_r+0x46>
 8009a60:	4628      	mov	r0, r5
 8009a62:	f000 f8bf 	bl	8009be4 <_free_r>
 8009a66:	2300      	movs	r3, #0
 8009a68:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a6a:	89a3      	ldrh	r3, [r4, #12]
 8009a6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a70:	81a3      	strh	r3, [r4, #12]
 8009a72:	2300      	movs	r3, #0
 8009a74:	6063      	str	r3, [r4, #4]
 8009a76:	6923      	ldr	r3, [r4, #16]
 8009a78:	6023      	str	r3, [r4, #0]
 8009a7a:	89a3      	ldrh	r3, [r4, #12]
 8009a7c:	f043 0308 	orr.w	r3, r3, #8
 8009a80:	81a3      	strh	r3, [r4, #12]
 8009a82:	6923      	ldr	r3, [r4, #16]
 8009a84:	b94b      	cbnz	r3, 8009a9a <__swsetup_r+0x7a>
 8009a86:	89a3      	ldrh	r3, [r4, #12]
 8009a88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009a8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a90:	d003      	beq.n	8009a9a <__swsetup_r+0x7a>
 8009a92:	4621      	mov	r1, r4
 8009a94:	4628      	mov	r0, r5
 8009a96:	f000 fc91 	bl	800a3bc <__smakebuf_r>
 8009a9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a9e:	f013 0201 	ands.w	r2, r3, #1
 8009aa2:	d00a      	beq.n	8009aba <__swsetup_r+0x9a>
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	60a2      	str	r2, [r4, #8]
 8009aa8:	6962      	ldr	r2, [r4, #20]
 8009aaa:	4252      	negs	r2, r2
 8009aac:	61a2      	str	r2, [r4, #24]
 8009aae:	6922      	ldr	r2, [r4, #16]
 8009ab0:	b942      	cbnz	r2, 8009ac4 <__swsetup_r+0xa4>
 8009ab2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009ab6:	d1c5      	bne.n	8009a44 <__swsetup_r+0x24>
 8009ab8:	bd38      	pop	{r3, r4, r5, pc}
 8009aba:	0799      	lsls	r1, r3, #30
 8009abc:	bf58      	it	pl
 8009abe:	6962      	ldrpl	r2, [r4, #20]
 8009ac0:	60a2      	str	r2, [r4, #8]
 8009ac2:	e7f4      	b.n	8009aae <__swsetup_r+0x8e>
 8009ac4:	2000      	movs	r0, #0
 8009ac6:	e7f7      	b.n	8009ab8 <__swsetup_r+0x98>
 8009ac8:	200007dc 	.word	0x200007dc

08009acc <memset>:
 8009acc:	4402      	add	r2, r0
 8009ace:	4603      	mov	r3, r0
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d100      	bne.n	8009ad6 <memset+0xa>
 8009ad4:	4770      	bx	lr
 8009ad6:	f803 1b01 	strb.w	r1, [r3], #1
 8009ada:	e7f9      	b.n	8009ad0 <memset+0x4>

08009adc <_close_r>:
 8009adc:	b538      	push	{r3, r4, r5, lr}
 8009ade:	4d06      	ldr	r5, [pc, #24]	@ (8009af8 <_close_r+0x1c>)
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	4604      	mov	r4, r0
 8009ae4:	4608      	mov	r0, r1
 8009ae6:	602b      	str	r3, [r5, #0]
 8009ae8:	f7f7 fd02 	bl	80014f0 <_close>
 8009aec:	1c43      	adds	r3, r0, #1
 8009aee:	d102      	bne.n	8009af6 <_close_r+0x1a>
 8009af0:	682b      	ldr	r3, [r5, #0]
 8009af2:	b103      	cbz	r3, 8009af6 <_close_r+0x1a>
 8009af4:	6023      	str	r3, [r4, #0]
 8009af6:	bd38      	pop	{r3, r4, r5, pc}
 8009af8:	20001c44 	.word	0x20001c44

08009afc <_lseek_r>:
 8009afc:	b538      	push	{r3, r4, r5, lr}
 8009afe:	4d07      	ldr	r5, [pc, #28]	@ (8009b1c <_lseek_r+0x20>)
 8009b00:	4604      	mov	r4, r0
 8009b02:	4608      	mov	r0, r1
 8009b04:	4611      	mov	r1, r2
 8009b06:	2200      	movs	r2, #0
 8009b08:	602a      	str	r2, [r5, #0]
 8009b0a:	461a      	mov	r2, r3
 8009b0c:	f7f7 fd17 	bl	800153e <_lseek>
 8009b10:	1c43      	adds	r3, r0, #1
 8009b12:	d102      	bne.n	8009b1a <_lseek_r+0x1e>
 8009b14:	682b      	ldr	r3, [r5, #0]
 8009b16:	b103      	cbz	r3, 8009b1a <_lseek_r+0x1e>
 8009b18:	6023      	str	r3, [r4, #0]
 8009b1a:	bd38      	pop	{r3, r4, r5, pc}
 8009b1c:	20001c44 	.word	0x20001c44

08009b20 <_read_r>:
 8009b20:	b538      	push	{r3, r4, r5, lr}
 8009b22:	4d07      	ldr	r5, [pc, #28]	@ (8009b40 <_read_r+0x20>)
 8009b24:	4604      	mov	r4, r0
 8009b26:	4608      	mov	r0, r1
 8009b28:	4611      	mov	r1, r2
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	602a      	str	r2, [r5, #0]
 8009b2e:	461a      	mov	r2, r3
 8009b30:	f7f7 fca5 	bl	800147e <_read>
 8009b34:	1c43      	adds	r3, r0, #1
 8009b36:	d102      	bne.n	8009b3e <_read_r+0x1e>
 8009b38:	682b      	ldr	r3, [r5, #0]
 8009b3a:	b103      	cbz	r3, 8009b3e <_read_r+0x1e>
 8009b3c:	6023      	str	r3, [r4, #0]
 8009b3e:	bd38      	pop	{r3, r4, r5, pc}
 8009b40:	20001c44 	.word	0x20001c44

08009b44 <_sbrk_r>:
 8009b44:	b538      	push	{r3, r4, r5, lr}
 8009b46:	4d06      	ldr	r5, [pc, #24]	@ (8009b60 <_sbrk_r+0x1c>)
 8009b48:	2300      	movs	r3, #0
 8009b4a:	4604      	mov	r4, r0
 8009b4c:	4608      	mov	r0, r1
 8009b4e:	602b      	str	r3, [r5, #0]
 8009b50:	f7f7 fd02 	bl	8001558 <_sbrk>
 8009b54:	1c43      	adds	r3, r0, #1
 8009b56:	d102      	bne.n	8009b5e <_sbrk_r+0x1a>
 8009b58:	682b      	ldr	r3, [r5, #0]
 8009b5a:	b103      	cbz	r3, 8009b5e <_sbrk_r+0x1a>
 8009b5c:	6023      	str	r3, [r4, #0]
 8009b5e:	bd38      	pop	{r3, r4, r5, pc}
 8009b60:	20001c44 	.word	0x20001c44

08009b64 <_write_r>:
 8009b64:	b538      	push	{r3, r4, r5, lr}
 8009b66:	4d07      	ldr	r5, [pc, #28]	@ (8009b84 <_write_r+0x20>)
 8009b68:	4604      	mov	r4, r0
 8009b6a:	4608      	mov	r0, r1
 8009b6c:	4611      	mov	r1, r2
 8009b6e:	2200      	movs	r2, #0
 8009b70:	602a      	str	r2, [r5, #0]
 8009b72:	461a      	mov	r2, r3
 8009b74:	f7f7 fca0 	bl	80014b8 <_write>
 8009b78:	1c43      	adds	r3, r0, #1
 8009b7a:	d102      	bne.n	8009b82 <_write_r+0x1e>
 8009b7c:	682b      	ldr	r3, [r5, #0]
 8009b7e:	b103      	cbz	r3, 8009b82 <_write_r+0x1e>
 8009b80:	6023      	str	r3, [r4, #0]
 8009b82:	bd38      	pop	{r3, r4, r5, pc}
 8009b84:	20001c44 	.word	0x20001c44

08009b88 <__errno>:
 8009b88:	4b01      	ldr	r3, [pc, #4]	@ (8009b90 <__errno+0x8>)
 8009b8a:	6818      	ldr	r0, [r3, #0]
 8009b8c:	4770      	bx	lr
 8009b8e:	bf00      	nop
 8009b90:	200007dc 	.word	0x200007dc

08009b94 <__libc_init_array>:
 8009b94:	b570      	push	{r4, r5, r6, lr}
 8009b96:	4d0d      	ldr	r5, [pc, #52]	@ (8009bcc <__libc_init_array+0x38>)
 8009b98:	4c0d      	ldr	r4, [pc, #52]	@ (8009bd0 <__libc_init_array+0x3c>)
 8009b9a:	1b64      	subs	r4, r4, r5
 8009b9c:	10a4      	asrs	r4, r4, #2
 8009b9e:	2600      	movs	r6, #0
 8009ba0:	42a6      	cmp	r6, r4
 8009ba2:	d109      	bne.n	8009bb8 <__libc_init_array+0x24>
 8009ba4:	4d0b      	ldr	r5, [pc, #44]	@ (8009bd4 <__libc_init_array+0x40>)
 8009ba6:	4c0c      	ldr	r4, [pc, #48]	@ (8009bd8 <__libc_init_array+0x44>)
 8009ba8:	f000 fd9a 	bl	800a6e0 <_init>
 8009bac:	1b64      	subs	r4, r4, r5
 8009bae:	10a4      	asrs	r4, r4, #2
 8009bb0:	2600      	movs	r6, #0
 8009bb2:	42a6      	cmp	r6, r4
 8009bb4:	d105      	bne.n	8009bc2 <__libc_init_array+0x2e>
 8009bb6:	bd70      	pop	{r4, r5, r6, pc}
 8009bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bbc:	4798      	blx	r3
 8009bbe:	3601      	adds	r6, #1
 8009bc0:	e7ee      	b.n	8009ba0 <__libc_init_array+0xc>
 8009bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bc6:	4798      	blx	r3
 8009bc8:	3601      	adds	r6, #1
 8009bca:	e7f2      	b.n	8009bb2 <__libc_init_array+0x1e>
 8009bcc:	08010eec 	.word	0x08010eec
 8009bd0:	08010eec 	.word	0x08010eec
 8009bd4:	08010eec 	.word	0x08010eec
 8009bd8:	08010ef0 	.word	0x08010ef0

08009bdc <__retarget_lock_init_recursive>:
 8009bdc:	4770      	bx	lr

08009bde <__retarget_lock_acquire_recursive>:
 8009bde:	4770      	bx	lr

08009be0 <__retarget_lock_release_recursive>:
 8009be0:	4770      	bx	lr
	...

08009be4 <_free_r>:
 8009be4:	b538      	push	{r3, r4, r5, lr}
 8009be6:	4605      	mov	r5, r0
 8009be8:	2900      	cmp	r1, #0
 8009bea:	d041      	beq.n	8009c70 <_free_r+0x8c>
 8009bec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bf0:	1f0c      	subs	r4, r1, #4
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	bfb8      	it	lt
 8009bf6:	18e4      	addlt	r4, r4, r3
 8009bf8:	f7ff fd52 	bl	80096a0 <__malloc_lock>
 8009bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8009c74 <_free_r+0x90>)
 8009bfe:	6813      	ldr	r3, [r2, #0]
 8009c00:	b933      	cbnz	r3, 8009c10 <_free_r+0x2c>
 8009c02:	6063      	str	r3, [r4, #4]
 8009c04:	6014      	str	r4, [r2, #0]
 8009c06:	4628      	mov	r0, r5
 8009c08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c0c:	f7ff bd4e 	b.w	80096ac <__malloc_unlock>
 8009c10:	42a3      	cmp	r3, r4
 8009c12:	d908      	bls.n	8009c26 <_free_r+0x42>
 8009c14:	6820      	ldr	r0, [r4, #0]
 8009c16:	1821      	adds	r1, r4, r0
 8009c18:	428b      	cmp	r3, r1
 8009c1a:	bf01      	itttt	eq
 8009c1c:	6819      	ldreq	r1, [r3, #0]
 8009c1e:	685b      	ldreq	r3, [r3, #4]
 8009c20:	1809      	addeq	r1, r1, r0
 8009c22:	6021      	streq	r1, [r4, #0]
 8009c24:	e7ed      	b.n	8009c02 <_free_r+0x1e>
 8009c26:	461a      	mov	r2, r3
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	b10b      	cbz	r3, 8009c30 <_free_r+0x4c>
 8009c2c:	42a3      	cmp	r3, r4
 8009c2e:	d9fa      	bls.n	8009c26 <_free_r+0x42>
 8009c30:	6811      	ldr	r1, [r2, #0]
 8009c32:	1850      	adds	r0, r2, r1
 8009c34:	42a0      	cmp	r0, r4
 8009c36:	d10b      	bne.n	8009c50 <_free_r+0x6c>
 8009c38:	6820      	ldr	r0, [r4, #0]
 8009c3a:	4401      	add	r1, r0
 8009c3c:	1850      	adds	r0, r2, r1
 8009c3e:	4283      	cmp	r3, r0
 8009c40:	6011      	str	r1, [r2, #0]
 8009c42:	d1e0      	bne.n	8009c06 <_free_r+0x22>
 8009c44:	6818      	ldr	r0, [r3, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	6053      	str	r3, [r2, #4]
 8009c4a:	4408      	add	r0, r1
 8009c4c:	6010      	str	r0, [r2, #0]
 8009c4e:	e7da      	b.n	8009c06 <_free_r+0x22>
 8009c50:	d902      	bls.n	8009c58 <_free_r+0x74>
 8009c52:	230c      	movs	r3, #12
 8009c54:	602b      	str	r3, [r5, #0]
 8009c56:	e7d6      	b.n	8009c06 <_free_r+0x22>
 8009c58:	6820      	ldr	r0, [r4, #0]
 8009c5a:	1821      	adds	r1, r4, r0
 8009c5c:	428b      	cmp	r3, r1
 8009c5e:	bf04      	itt	eq
 8009c60:	6819      	ldreq	r1, [r3, #0]
 8009c62:	685b      	ldreq	r3, [r3, #4]
 8009c64:	6063      	str	r3, [r4, #4]
 8009c66:	bf04      	itt	eq
 8009c68:	1809      	addeq	r1, r1, r0
 8009c6a:	6021      	streq	r1, [r4, #0]
 8009c6c:	6054      	str	r4, [r2, #4]
 8009c6e:	e7ca      	b.n	8009c06 <_free_r+0x22>
 8009c70:	bd38      	pop	{r3, r4, r5, pc}
 8009c72:	bf00      	nop
 8009c74:	20001b04 	.word	0x20001b04

08009c78 <__sfputc_r>:
 8009c78:	6893      	ldr	r3, [r2, #8]
 8009c7a:	3b01      	subs	r3, #1
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	b410      	push	{r4}
 8009c80:	6093      	str	r3, [r2, #8]
 8009c82:	da08      	bge.n	8009c96 <__sfputc_r+0x1e>
 8009c84:	6994      	ldr	r4, [r2, #24]
 8009c86:	42a3      	cmp	r3, r4
 8009c88:	db01      	blt.n	8009c8e <__sfputc_r+0x16>
 8009c8a:	290a      	cmp	r1, #10
 8009c8c:	d103      	bne.n	8009c96 <__sfputc_r+0x1e>
 8009c8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c92:	f7ff be86 	b.w	80099a2 <__swbuf_r>
 8009c96:	6813      	ldr	r3, [r2, #0]
 8009c98:	1c58      	adds	r0, r3, #1
 8009c9a:	6010      	str	r0, [r2, #0]
 8009c9c:	7019      	strb	r1, [r3, #0]
 8009c9e:	4608      	mov	r0, r1
 8009ca0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ca4:	4770      	bx	lr

08009ca6 <__sfputs_r>:
 8009ca6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ca8:	4606      	mov	r6, r0
 8009caa:	460f      	mov	r7, r1
 8009cac:	4614      	mov	r4, r2
 8009cae:	18d5      	adds	r5, r2, r3
 8009cb0:	42ac      	cmp	r4, r5
 8009cb2:	d101      	bne.n	8009cb8 <__sfputs_r+0x12>
 8009cb4:	2000      	movs	r0, #0
 8009cb6:	e007      	b.n	8009cc8 <__sfputs_r+0x22>
 8009cb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cbc:	463a      	mov	r2, r7
 8009cbe:	4630      	mov	r0, r6
 8009cc0:	f7ff ffda 	bl	8009c78 <__sfputc_r>
 8009cc4:	1c43      	adds	r3, r0, #1
 8009cc6:	d1f3      	bne.n	8009cb0 <__sfputs_r+0xa>
 8009cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ccc <_vfiprintf_r>:
 8009ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cd0:	460d      	mov	r5, r1
 8009cd2:	b09d      	sub	sp, #116	@ 0x74
 8009cd4:	4614      	mov	r4, r2
 8009cd6:	4698      	mov	r8, r3
 8009cd8:	4606      	mov	r6, r0
 8009cda:	b118      	cbz	r0, 8009ce4 <_vfiprintf_r+0x18>
 8009cdc:	6a03      	ldr	r3, [r0, #32]
 8009cde:	b90b      	cbnz	r3, 8009ce4 <_vfiprintf_r+0x18>
 8009ce0:	f7ff fd76 	bl	80097d0 <__sinit>
 8009ce4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ce6:	07d9      	lsls	r1, r3, #31
 8009ce8:	d405      	bmi.n	8009cf6 <_vfiprintf_r+0x2a>
 8009cea:	89ab      	ldrh	r3, [r5, #12]
 8009cec:	059a      	lsls	r2, r3, #22
 8009cee:	d402      	bmi.n	8009cf6 <_vfiprintf_r+0x2a>
 8009cf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cf2:	f7ff ff74 	bl	8009bde <__retarget_lock_acquire_recursive>
 8009cf6:	89ab      	ldrh	r3, [r5, #12]
 8009cf8:	071b      	lsls	r3, r3, #28
 8009cfa:	d501      	bpl.n	8009d00 <_vfiprintf_r+0x34>
 8009cfc:	692b      	ldr	r3, [r5, #16]
 8009cfe:	b99b      	cbnz	r3, 8009d28 <_vfiprintf_r+0x5c>
 8009d00:	4629      	mov	r1, r5
 8009d02:	4630      	mov	r0, r6
 8009d04:	f7ff fe8c 	bl	8009a20 <__swsetup_r>
 8009d08:	b170      	cbz	r0, 8009d28 <_vfiprintf_r+0x5c>
 8009d0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d0c:	07dc      	lsls	r4, r3, #31
 8009d0e:	d504      	bpl.n	8009d1a <_vfiprintf_r+0x4e>
 8009d10:	f04f 30ff 	mov.w	r0, #4294967295
 8009d14:	b01d      	add	sp, #116	@ 0x74
 8009d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d1a:	89ab      	ldrh	r3, [r5, #12]
 8009d1c:	0598      	lsls	r0, r3, #22
 8009d1e:	d4f7      	bmi.n	8009d10 <_vfiprintf_r+0x44>
 8009d20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d22:	f7ff ff5d 	bl	8009be0 <__retarget_lock_release_recursive>
 8009d26:	e7f3      	b.n	8009d10 <_vfiprintf_r+0x44>
 8009d28:	2300      	movs	r3, #0
 8009d2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d2c:	2320      	movs	r3, #32
 8009d2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d32:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d36:	2330      	movs	r3, #48	@ 0x30
 8009d38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ee8 <_vfiprintf_r+0x21c>
 8009d3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d40:	f04f 0901 	mov.w	r9, #1
 8009d44:	4623      	mov	r3, r4
 8009d46:	469a      	mov	sl, r3
 8009d48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d4c:	b10a      	cbz	r2, 8009d52 <_vfiprintf_r+0x86>
 8009d4e:	2a25      	cmp	r2, #37	@ 0x25
 8009d50:	d1f9      	bne.n	8009d46 <_vfiprintf_r+0x7a>
 8009d52:	ebba 0b04 	subs.w	fp, sl, r4
 8009d56:	d00b      	beq.n	8009d70 <_vfiprintf_r+0xa4>
 8009d58:	465b      	mov	r3, fp
 8009d5a:	4622      	mov	r2, r4
 8009d5c:	4629      	mov	r1, r5
 8009d5e:	4630      	mov	r0, r6
 8009d60:	f7ff ffa1 	bl	8009ca6 <__sfputs_r>
 8009d64:	3001      	adds	r0, #1
 8009d66:	f000 80a7 	beq.w	8009eb8 <_vfiprintf_r+0x1ec>
 8009d6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d6c:	445a      	add	r2, fp
 8009d6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d70:	f89a 3000 	ldrb.w	r3, [sl]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	f000 809f 	beq.w	8009eb8 <_vfiprintf_r+0x1ec>
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d84:	f10a 0a01 	add.w	sl, sl, #1
 8009d88:	9304      	str	r3, [sp, #16]
 8009d8a:	9307      	str	r3, [sp, #28]
 8009d8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d90:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d92:	4654      	mov	r4, sl
 8009d94:	2205      	movs	r2, #5
 8009d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d9a:	4853      	ldr	r0, [pc, #332]	@ (8009ee8 <_vfiprintf_r+0x21c>)
 8009d9c:	f7f6 fa30 	bl	8000200 <memchr>
 8009da0:	9a04      	ldr	r2, [sp, #16]
 8009da2:	b9d8      	cbnz	r0, 8009ddc <_vfiprintf_r+0x110>
 8009da4:	06d1      	lsls	r1, r2, #27
 8009da6:	bf44      	itt	mi
 8009da8:	2320      	movmi	r3, #32
 8009daa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dae:	0713      	lsls	r3, r2, #28
 8009db0:	bf44      	itt	mi
 8009db2:	232b      	movmi	r3, #43	@ 0x2b
 8009db4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009db8:	f89a 3000 	ldrb.w	r3, [sl]
 8009dbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dbe:	d015      	beq.n	8009dec <_vfiprintf_r+0x120>
 8009dc0:	9a07      	ldr	r2, [sp, #28]
 8009dc2:	4654      	mov	r4, sl
 8009dc4:	2000      	movs	r0, #0
 8009dc6:	f04f 0c0a 	mov.w	ip, #10
 8009dca:	4621      	mov	r1, r4
 8009dcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dd0:	3b30      	subs	r3, #48	@ 0x30
 8009dd2:	2b09      	cmp	r3, #9
 8009dd4:	d94b      	bls.n	8009e6e <_vfiprintf_r+0x1a2>
 8009dd6:	b1b0      	cbz	r0, 8009e06 <_vfiprintf_r+0x13a>
 8009dd8:	9207      	str	r2, [sp, #28]
 8009dda:	e014      	b.n	8009e06 <_vfiprintf_r+0x13a>
 8009ddc:	eba0 0308 	sub.w	r3, r0, r8
 8009de0:	fa09 f303 	lsl.w	r3, r9, r3
 8009de4:	4313      	orrs	r3, r2
 8009de6:	9304      	str	r3, [sp, #16]
 8009de8:	46a2      	mov	sl, r4
 8009dea:	e7d2      	b.n	8009d92 <_vfiprintf_r+0xc6>
 8009dec:	9b03      	ldr	r3, [sp, #12]
 8009dee:	1d19      	adds	r1, r3, #4
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	9103      	str	r1, [sp, #12]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	bfbb      	ittet	lt
 8009df8:	425b      	neglt	r3, r3
 8009dfa:	f042 0202 	orrlt.w	r2, r2, #2
 8009dfe:	9307      	strge	r3, [sp, #28]
 8009e00:	9307      	strlt	r3, [sp, #28]
 8009e02:	bfb8      	it	lt
 8009e04:	9204      	strlt	r2, [sp, #16]
 8009e06:	7823      	ldrb	r3, [r4, #0]
 8009e08:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e0a:	d10a      	bne.n	8009e22 <_vfiprintf_r+0x156>
 8009e0c:	7863      	ldrb	r3, [r4, #1]
 8009e0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e10:	d132      	bne.n	8009e78 <_vfiprintf_r+0x1ac>
 8009e12:	9b03      	ldr	r3, [sp, #12]
 8009e14:	1d1a      	adds	r2, r3, #4
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	9203      	str	r2, [sp, #12]
 8009e1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e1e:	3402      	adds	r4, #2
 8009e20:	9305      	str	r3, [sp, #20]
 8009e22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ef8 <_vfiprintf_r+0x22c>
 8009e26:	7821      	ldrb	r1, [r4, #0]
 8009e28:	2203      	movs	r2, #3
 8009e2a:	4650      	mov	r0, sl
 8009e2c:	f7f6 f9e8 	bl	8000200 <memchr>
 8009e30:	b138      	cbz	r0, 8009e42 <_vfiprintf_r+0x176>
 8009e32:	9b04      	ldr	r3, [sp, #16]
 8009e34:	eba0 000a 	sub.w	r0, r0, sl
 8009e38:	2240      	movs	r2, #64	@ 0x40
 8009e3a:	4082      	lsls	r2, r0
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	3401      	adds	r4, #1
 8009e40:	9304      	str	r3, [sp, #16]
 8009e42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e46:	4829      	ldr	r0, [pc, #164]	@ (8009eec <_vfiprintf_r+0x220>)
 8009e48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e4c:	2206      	movs	r2, #6
 8009e4e:	f7f6 f9d7 	bl	8000200 <memchr>
 8009e52:	2800      	cmp	r0, #0
 8009e54:	d03f      	beq.n	8009ed6 <_vfiprintf_r+0x20a>
 8009e56:	4b26      	ldr	r3, [pc, #152]	@ (8009ef0 <_vfiprintf_r+0x224>)
 8009e58:	bb1b      	cbnz	r3, 8009ea2 <_vfiprintf_r+0x1d6>
 8009e5a:	9b03      	ldr	r3, [sp, #12]
 8009e5c:	3307      	adds	r3, #7
 8009e5e:	f023 0307 	bic.w	r3, r3, #7
 8009e62:	3308      	adds	r3, #8
 8009e64:	9303      	str	r3, [sp, #12]
 8009e66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e68:	443b      	add	r3, r7
 8009e6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e6c:	e76a      	b.n	8009d44 <_vfiprintf_r+0x78>
 8009e6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e72:	460c      	mov	r4, r1
 8009e74:	2001      	movs	r0, #1
 8009e76:	e7a8      	b.n	8009dca <_vfiprintf_r+0xfe>
 8009e78:	2300      	movs	r3, #0
 8009e7a:	3401      	adds	r4, #1
 8009e7c:	9305      	str	r3, [sp, #20]
 8009e7e:	4619      	mov	r1, r3
 8009e80:	f04f 0c0a 	mov.w	ip, #10
 8009e84:	4620      	mov	r0, r4
 8009e86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e8a:	3a30      	subs	r2, #48	@ 0x30
 8009e8c:	2a09      	cmp	r2, #9
 8009e8e:	d903      	bls.n	8009e98 <_vfiprintf_r+0x1cc>
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d0c6      	beq.n	8009e22 <_vfiprintf_r+0x156>
 8009e94:	9105      	str	r1, [sp, #20]
 8009e96:	e7c4      	b.n	8009e22 <_vfiprintf_r+0x156>
 8009e98:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e9c:	4604      	mov	r4, r0
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	e7f0      	b.n	8009e84 <_vfiprintf_r+0x1b8>
 8009ea2:	ab03      	add	r3, sp, #12
 8009ea4:	9300      	str	r3, [sp, #0]
 8009ea6:	462a      	mov	r2, r5
 8009ea8:	4b12      	ldr	r3, [pc, #72]	@ (8009ef4 <_vfiprintf_r+0x228>)
 8009eaa:	a904      	add	r1, sp, #16
 8009eac:	4630      	mov	r0, r6
 8009eae:	f3af 8000 	nop.w
 8009eb2:	4607      	mov	r7, r0
 8009eb4:	1c78      	adds	r0, r7, #1
 8009eb6:	d1d6      	bne.n	8009e66 <_vfiprintf_r+0x19a>
 8009eb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009eba:	07d9      	lsls	r1, r3, #31
 8009ebc:	d405      	bmi.n	8009eca <_vfiprintf_r+0x1fe>
 8009ebe:	89ab      	ldrh	r3, [r5, #12]
 8009ec0:	059a      	lsls	r2, r3, #22
 8009ec2:	d402      	bmi.n	8009eca <_vfiprintf_r+0x1fe>
 8009ec4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ec6:	f7ff fe8b 	bl	8009be0 <__retarget_lock_release_recursive>
 8009eca:	89ab      	ldrh	r3, [r5, #12]
 8009ecc:	065b      	lsls	r3, r3, #25
 8009ece:	f53f af1f 	bmi.w	8009d10 <_vfiprintf_r+0x44>
 8009ed2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ed4:	e71e      	b.n	8009d14 <_vfiprintf_r+0x48>
 8009ed6:	ab03      	add	r3, sp, #12
 8009ed8:	9300      	str	r3, [sp, #0]
 8009eda:	462a      	mov	r2, r5
 8009edc:	4b05      	ldr	r3, [pc, #20]	@ (8009ef4 <_vfiprintf_r+0x228>)
 8009ede:	a904      	add	r1, sp, #16
 8009ee0:	4630      	mov	r0, r6
 8009ee2:	f000 f879 	bl	8009fd8 <_printf_i>
 8009ee6:	e7e4      	b.n	8009eb2 <_vfiprintf_r+0x1e6>
 8009ee8:	08010e98 	.word	0x08010e98
 8009eec:	08010ea2 	.word	0x08010ea2
 8009ef0:	00000000 	.word	0x00000000
 8009ef4:	08009ca7 	.word	0x08009ca7
 8009ef8:	08010e9e 	.word	0x08010e9e

08009efc <_printf_common>:
 8009efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f00:	4616      	mov	r6, r2
 8009f02:	4698      	mov	r8, r3
 8009f04:	688a      	ldr	r2, [r1, #8]
 8009f06:	690b      	ldr	r3, [r1, #16]
 8009f08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	bfb8      	it	lt
 8009f10:	4613      	movlt	r3, r2
 8009f12:	6033      	str	r3, [r6, #0]
 8009f14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009f18:	4607      	mov	r7, r0
 8009f1a:	460c      	mov	r4, r1
 8009f1c:	b10a      	cbz	r2, 8009f22 <_printf_common+0x26>
 8009f1e:	3301      	adds	r3, #1
 8009f20:	6033      	str	r3, [r6, #0]
 8009f22:	6823      	ldr	r3, [r4, #0]
 8009f24:	0699      	lsls	r1, r3, #26
 8009f26:	bf42      	ittt	mi
 8009f28:	6833      	ldrmi	r3, [r6, #0]
 8009f2a:	3302      	addmi	r3, #2
 8009f2c:	6033      	strmi	r3, [r6, #0]
 8009f2e:	6825      	ldr	r5, [r4, #0]
 8009f30:	f015 0506 	ands.w	r5, r5, #6
 8009f34:	d106      	bne.n	8009f44 <_printf_common+0x48>
 8009f36:	f104 0a19 	add.w	sl, r4, #25
 8009f3a:	68e3      	ldr	r3, [r4, #12]
 8009f3c:	6832      	ldr	r2, [r6, #0]
 8009f3e:	1a9b      	subs	r3, r3, r2
 8009f40:	42ab      	cmp	r3, r5
 8009f42:	dc26      	bgt.n	8009f92 <_printf_common+0x96>
 8009f44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009f48:	6822      	ldr	r2, [r4, #0]
 8009f4a:	3b00      	subs	r3, #0
 8009f4c:	bf18      	it	ne
 8009f4e:	2301      	movne	r3, #1
 8009f50:	0692      	lsls	r2, r2, #26
 8009f52:	d42b      	bmi.n	8009fac <_printf_common+0xb0>
 8009f54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009f58:	4641      	mov	r1, r8
 8009f5a:	4638      	mov	r0, r7
 8009f5c:	47c8      	blx	r9
 8009f5e:	3001      	adds	r0, #1
 8009f60:	d01e      	beq.n	8009fa0 <_printf_common+0xa4>
 8009f62:	6823      	ldr	r3, [r4, #0]
 8009f64:	6922      	ldr	r2, [r4, #16]
 8009f66:	f003 0306 	and.w	r3, r3, #6
 8009f6a:	2b04      	cmp	r3, #4
 8009f6c:	bf02      	ittt	eq
 8009f6e:	68e5      	ldreq	r5, [r4, #12]
 8009f70:	6833      	ldreq	r3, [r6, #0]
 8009f72:	1aed      	subeq	r5, r5, r3
 8009f74:	68a3      	ldr	r3, [r4, #8]
 8009f76:	bf0c      	ite	eq
 8009f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f7c:	2500      	movne	r5, #0
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	bfc4      	itt	gt
 8009f82:	1a9b      	subgt	r3, r3, r2
 8009f84:	18ed      	addgt	r5, r5, r3
 8009f86:	2600      	movs	r6, #0
 8009f88:	341a      	adds	r4, #26
 8009f8a:	42b5      	cmp	r5, r6
 8009f8c:	d11a      	bne.n	8009fc4 <_printf_common+0xc8>
 8009f8e:	2000      	movs	r0, #0
 8009f90:	e008      	b.n	8009fa4 <_printf_common+0xa8>
 8009f92:	2301      	movs	r3, #1
 8009f94:	4652      	mov	r2, sl
 8009f96:	4641      	mov	r1, r8
 8009f98:	4638      	mov	r0, r7
 8009f9a:	47c8      	blx	r9
 8009f9c:	3001      	adds	r0, #1
 8009f9e:	d103      	bne.n	8009fa8 <_printf_common+0xac>
 8009fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fa8:	3501      	adds	r5, #1
 8009faa:	e7c6      	b.n	8009f3a <_printf_common+0x3e>
 8009fac:	18e1      	adds	r1, r4, r3
 8009fae:	1c5a      	adds	r2, r3, #1
 8009fb0:	2030      	movs	r0, #48	@ 0x30
 8009fb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009fb6:	4422      	add	r2, r4
 8009fb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009fbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009fc0:	3302      	adds	r3, #2
 8009fc2:	e7c7      	b.n	8009f54 <_printf_common+0x58>
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	4622      	mov	r2, r4
 8009fc8:	4641      	mov	r1, r8
 8009fca:	4638      	mov	r0, r7
 8009fcc:	47c8      	blx	r9
 8009fce:	3001      	adds	r0, #1
 8009fd0:	d0e6      	beq.n	8009fa0 <_printf_common+0xa4>
 8009fd2:	3601      	adds	r6, #1
 8009fd4:	e7d9      	b.n	8009f8a <_printf_common+0x8e>
	...

08009fd8 <_printf_i>:
 8009fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fdc:	7e0f      	ldrb	r7, [r1, #24]
 8009fde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009fe0:	2f78      	cmp	r7, #120	@ 0x78
 8009fe2:	4691      	mov	r9, r2
 8009fe4:	4680      	mov	r8, r0
 8009fe6:	460c      	mov	r4, r1
 8009fe8:	469a      	mov	sl, r3
 8009fea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009fee:	d807      	bhi.n	800a000 <_printf_i+0x28>
 8009ff0:	2f62      	cmp	r7, #98	@ 0x62
 8009ff2:	d80a      	bhi.n	800a00a <_printf_i+0x32>
 8009ff4:	2f00      	cmp	r7, #0
 8009ff6:	f000 80d2 	beq.w	800a19e <_printf_i+0x1c6>
 8009ffa:	2f58      	cmp	r7, #88	@ 0x58
 8009ffc:	f000 80b9 	beq.w	800a172 <_printf_i+0x19a>
 800a000:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a004:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a008:	e03a      	b.n	800a080 <_printf_i+0xa8>
 800a00a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a00e:	2b15      	cmp	r3, #21
 800a010:	d8f6      	bhi.n	800a000 <_printf_i+0x28>
 800a012:	a101      	add	r1, pc, #4	@ (adr r1, 800a018 <_printf_i+0x40>)
 800a014:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a018:	0800a071 	.word	0x0800a071
 800a01c:	0800a085 	.word	0x0800a085
 800a020:	0800a001 	.word	0x0800a001
 800a024:	0800a001 	.word	0x0800a001
 800a028:	0800a001 	.word	0x0800a001
 800a02c:	0800a001 	.word	0x0800a001
 800a030:	0800a085 	.word	0x0800a085
 800a034:	0800a001 	.word	0x0800a001
 800a038:	0800a001 	.word	0x0800a001
 800a03c:	0800a001 	.word	0x0800a001
 800a040:	0800a001 	.word	0x0800a001
 800a044:	0800a185 	.word	0x0800a185
 800a048:	0800a0af 	.word	0x0800a0af
 800a04c:	0800a13f 	.word	0x0800a13f
 800a050:	0800a001 	.word	0x0800a001
 800a054:	0800a001 	.word	0x0800a001
 800a058:	0800a1a7 	.word	0x0800a1a7
 800a05c:	0800a001 	.word	0x0800a001
 800a060:	0800a0af 	.word	0x0800a0af
 800a064:	0800a001 	.word	0x0800a001
 800a068:	0800a001 	.word	0x0800a001
 800a06c:	0800a147 	.word	0x0800a147
 800a070:	6833      	ldr	r3, [r6, #0]
 800a072:	1d1a      	adds	r2, r3, #4
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	6032      	str	r2, [r6, #0]
 800a078:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a07c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a080:	2301      	movs	r3, #1
 800a082:	e09d      	b.n	800a1c0 <_printf_i+0x1e8>
 800a084:	6833      	ldr	r3, [r6, #0]
 800a086:	6820      	ldr	r0, [r4, #0]
 800a088:	1d19      	adds	r1, r3, #4
 800a08a:	6031      	str	r1, [r6, #0]
 800a08c:	0606      	lsls	r6, r0, #24
 800a08e:	d501      	bpl.n	800a094 <_printf_i+0xbc>
 800a090:	681d      	ldr	r5, [r3, #0]
 800a092:	e003      	b.n	800a09c <_printf_i+0xc4>
 800a094:	0645      	lsls	r5, r0, #25
 800a096:	d5fb      	bpl.n	800a090 <_printf_i+0xb8>
 800a098:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a09c:	2d00      	cmp	r5, #0
 800a09e:	da03      	bge.n	800a0a8 <_printf_i+0xd0>
 800a0a0:	232d      	movs	r3, #45	@ 0x2d
 800a0a2:	426d      	negs	r5, r5
 800a0a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0a8:	4859      	ldr	r0, [pc, #356]	@ (800a210 <_printf_i+0x238>)
 800a0aa:	230a      	movs	r3, #10
 800a0ac:	e011      	b.n	800a0d2 <_printf_i+0xfa>
 800a0ae:	6821      	ldr	r1, [r4, #0]
 800a0b0:	6833      	ldr	r3, [r6, #0]
 800a0b2:	0608      	lsls	r0, r1, #24
 800a0b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a0b8:	d402      	bmi.n	800a0c0 <_printf_i+0xe8>
 800a0ba:	0649      	lsls	r1, r1, #25
 800a0bc:	bf48      	it	mi
 800a0be:	b2ad      	uxthmi	r5, r5
 800a0c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a0c2:	4853      	ldr	r0, [pc, #332]	@ (800a210 <_printf_i+0x238>)
 800a0c4:	6033      	str	r3, [r6, #0]
 800a0c6:	bf14      	ite	ne
 800a0c8:	230a      	movne	r3, #10
 800a0ca:	2308      	moveq	r3, #8
 800a0cc:	2100      	movs	r1, #0
 800a0ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a0d2:	6866      	ldr	r6, [r4, #4]
 800a0d4:	60a6      	str	r6, [r4, #8]
 800a0d6:	2e00      	cmp	r6, #0
 800a0d8:	bfa2      	ittt	ge
 800a0da:	6821      	ldrge	r1, [r4, #0]
 800a0dc:	f021 0104 	bicge.w	r1, r1, #4
 800a0e0:	6021      	strge	r1, [r4, #0]
 800a0e2:	b90d      	cbnz	r5, 800a0e8 <_printf_i+0x110>
 800a0e4:	2e00      	cmp	r6, #0
 800a0e6:	d04b      	beq.n	800a180 <_printf_i+0x1a8>
 800a0e8:	4616      	mov	r6, r2
 800a0ea:	fbb5 f1f3 	udiv	r1, r5, r3
 800a0ee:	fb03 5711 	mls	r7, r3, r1, r5
 800a0f2:	5dc7      	ldrb	r7, [r0, r7]
 800a0f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a0f8:	462f      	mov	r7, r5
 800a0fa:	42bb      	cmp	r3, r7
 800a0fc:	460d      	mov	r5, r1
 800a0fe:	d9f4      	bls.n	800a0ea <_printf_i+0x112>
 800a100:	2b08      	cmp	r3, #8
 800a102:	d10b      	bne.n	800a11c <_printf_i+0x144>
 800a104:	6823      	ldr	r3, [r4, #0]
 800a106:	07df      	lsls	r7, r3, #31
 800a108:	d508      	bpl.n	800a11c <_printf_i+0x144>
 800a10a:	6923      	ldr	r3, [r4, #16]
 800a10c:	6861      	ldr	r1, [r4, #4]
 800a10e:	4299      	cmp	r1, r3
 800a110:	bfde      	ittt	le
 800a112:	2330      	movle	r3, #48	@ 0x30
 800a114:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a118:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a11c:	1b92      	subs	r2, r2, r6
 800a11e:	6122      	str	r2, [r4, #16]
 800a120:	f8cd a000 	str.w	sl, [sp]
 800a124:	464b      	mov	r3, r9
 800a126:	aa03      	add	r2, sp, #12
 800a128:	4621      	mov	r1, r4
 800a12a:	4640      	mov	r0, r8
 800a12c:	f7ff fee6 	bl	8009efc <_printf_common>
 800a130:	3001      	adds	r0, #1
 800a132:	d14a      	bne.n	800a1ca <_printf_i+0x1f2>
 800a134:	f04f 30ff 	mov.w	r0, #4294967295
 800a138:	b004      	add	sp, #16
 800a13a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a13e:	6823      	ldr	r3, [r4, #0]
 800a140:	f043 0320 	orr.w	r3, r3, #32
 800a144:	6023      	str	r3, [r4, #0]
 800a146:	4833      	ldr	r0, [pc, #204]	@ (800a214 <_printf_i+0x23c>)
 800a148:	2778      	movs	r7, #120	@ 0x78
 800a14a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a14e:	6823      	ldr	r3, [r4, #0]
 800a150:	6831      	ldr	r1, [r6, #0]
 800a152:	061f      	lsls	r7, r3, #24
 800a154:	f851 5b04 	ldr.w	r5, [r1], #4
 800a158:	d402      	bmi.n	800a160 <_printf_i+0x188>
 800a15a:	065f      	lsls	r7, r3, #25
 800a15c:	bf48      	it	mi
 800a15e:	b2ad      	uxthmi	r5, r5
 800a160:	6031      	str	r1, [r6, #0]
 800a162:	07d9      	lsls	r1, r3, #31
 800a164:	bf44      	itt	mi
 800a166:	f043 0320 	orrmi.w	r3, r3, #32
 800a16a:	6023      	strmi	r3, [r4, #0]
 800a16c:	b11d      	cbz	r5, 800a176 <_printf_i+0x19e>
 800a16e:	2310      	movs	r3, #16
 800a170:	e7ac      	b.n	800a0cc <_printf_i+0xf4>
 800a172:	4827      	ldr	r0, [pc, #156]	@ (800a210 <_printf_i+0x238>)
 800a174:	e7e9      	b.n	800a14a <_printf_i+0x172>
 800a176:	6823      	ldr	r3, [r4, #0]
 800a178:	f023 0320 	bic.w	r3, r3, #32
 800a17c:	6023      	str	r3, [r4, #0]
 800a17e:	e7f6      	b.n	800a16e <_printf_i+0x196>
 800a180:	4616      	mov	r6, r2
 800a182:	e7bd      	b.n	800a100 <_printf_i+0x128>
 800a184:	6833      	ldr	r3, [r6, #0]
 800a186:	6825      	ldr	r5, [r4, #0]
 800a188:	6961      	ldr	r1, [r4, #20]
 800a18a:	1d18      	adds	r0, r3, #4
 800a18c:	6030      	str	r0, [r6, #0]
 800a18e:	062e      	lsls	r6, r5, #24
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	d501      	bpl.n	800a198 <_printf_i+0x1c0>
 800a194:	6019      	str	r1, [r3, #0]
 800a196:	e002      	b.n	800a19e <_printf_i+0x1c6>
 800a198:	0668      	lsls	r0, r5, #25
 800a19a:	d5fb      	bpl.n	800a194 <_printf_i+0x1bc>
 800a19c:	8019      	strh	r1, [r3, #0]
 800a19e:	2300      	movs	r3, #0
 800a1a0:	6123      	str	r3, [r4, #16]
 800a1a2:	4616      	mov	r6, r2
 800a1a4:	e7bc      	b.n	800a120 <_printf_i+0x148>
 800a1a6:	6833      	ldr	r3, [r6, #0]
 800a1a8:	1d1a      	adds	r2, r3, #4
 800a1aa:	6032      	str	r2, [r6, #0]
 800a1ac:	681e      	ldr	r6, [r3, #0]
 800a1ae:	6862      	ldr	r2, [r4, #4]
 800a1b0:	2100      	movs	r1, #0
 800a1b2:	4630      	mov	r0, r6
 800a1b4:	f7f6 f824 	bl	8000200 <memchr>
 800a1b8:	b108      	cbz	r0, 800a1be <_printf_i+0x1e6>
 800a1ba:	1b80      	subs	r0, r0, r6
 800a1bc:	6060      	str	r0, [r4, #4]
 800a1be:	6863      	ldr	r3, [r4, #4]
 800a1c0:	6123      	str	r3, [r4, #16]
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1c8:	e7aa      	b.n	800a120 <_printf_i+0x148>
 800a1ca:	6923      	ldr	r3, [r4, #16]
 800a1cc:	4632      	mov	r2, r6
 800a1ce:	4649      	mov	r1, r9
 800a1d0:	4640      	mov	r0, r8
 800a1d2:	47d0      	blx	sl
 800a1d4:	3001      	adds	r0, #1
 800a1d6:	d0ad      	beq.n	800a134 <_printf_i+0x15c>
 800a1d8:	6823      	ldr	r3, [r4, #0]
 800a1da:	079b      	lsls	r3, r3, #30
 800a1dc:	d413      	bmi.n	800a206 <_printf_i+0x22e>
 800a1de:	68e0      	ldr	r0, [r4, #12]
 800a1e0:	9b03      	ldr	r3, [sp, #12]
 800a1e2:	4298      	cmp	r0, r3
 800a1e4:	bfb8      	it	lt
 800a1e6:	4618      	movlt	r0, r3
 800a1e8:	e7a6      	b.n	800a138 <_printf_i+0x160>
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	4632      	mov	r2, r6
 800a1ee:	4649      	mov	r1, r9
 800a1f0:	4640      	mov	r0, r8
 800a1f2:	47d0      	blx	sl
 800a1f4:	3001      	adds	r0, #1
 800a1f6:	d09d      	beq.n	800a134 <_printf_i+0x15c>
 800a1f8:	3501      	adds	r5, #1
 800a1fa:	68e3      	ldr	r3, [r4, #12]
 800a1fc:	9903      	ldr	r1, [sp, #12]
 800a1fe:	1a5b      	subs	r3, r3, r1
 800a200:	42ab      	cmp	r3, r5
 800a202:	dcf2      	bgt.n	800a1ea <_printf_i+0x212>
 800a204:	e7eb      	b.n	800a1de <_printf_i+0x206>
 800a206:	2500      	movs	r5, #0
 800a208:	f104 0619 	add.w	r6, r4, #25
 800a20c:	e7f5      	b.n	800a1fa <_printf_i+0x222>
 800a20e:	bf00      	nop
 800a210:	08010ea9 	.word	0x08010ea9
 800a214:	08010eba 	.word	0x08010eba

0800a218 <__sflush_r>:
 800a218:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a21c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a220:	0716      	lsls	r6, r2, #28
 800a222:	4605      	mov	r5, r0
 800a224:	460c      	mov	r4, r1
 800a226:	d454      	bmi.n	800a2d2 <__sflush_r+0xba>
 800a228:	684b      	ldr	r3, [r1, #4]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	dc02      	bgt.n	800a234 <__sflush_r+0x1c>
 800a22e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a230:	2b00      	cmp	r3, #0
 800a232:	dd48      	ble.n	800a2c6 <__sflush_r+0xae>
 800a234:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a236:	2e00      	cmp	r6, #0
 800a238:	d045      	beq.n	800a2c6 <__sflush_r+0xae>
 800a23a:	2300      	movs	r3, #0
 800a23c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a240:	682f      	ldr	r7, [r5, #0]
 800a242:	6a21      	ldr	r1, [r4, #32]
 800a244:	602b      	str	r3, [r5, #0]
 800a246:	d030      	beq.n	800a2aa <__sflush_r+0x92>
 800a248:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a24a:	89a3      	ldrh	r3, [r4, #12]
 800a24c:	0759      	lsls	r1, r3, #29
 800a24e:	d505      	bpl.n	800a25c <__sflush_r+0x44>
 800a250:	6863      	ldr	r3, [r4, #4]
 800a252:	1ad2      	subs	r2, r2, r3
 800a254:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a256:	b10b      	cbz	r3, 800a25c <__sflush_r+0x44>
 800a258:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a25a:	1ad2      	subs	r2, r2, r3
 800a25c:	2300      	movs	r3, #0
 800a25e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a260:	6a21      	ldr	r1, [r4, #32]
 800a262:	4628      	mov	r0, r5
 800a264:	47b0      	blx	r6
 800a266:	1c43      	adds	r3, r0, #1
 800a268:	89a3      	ldrh	r3, [r4, #12]
 800a26a:	d106      	bne.n	800a27a <__sflush_r+0x62>
 800a26c:	6829      	ldr	r1, [r5, #0]
 800a26e:	291d      	cmp	r1, #29
 800a270:	d82b      	bhi.n	800a2ca <__sflush_r+0xb2>
 800a272:	4a2a      	ldr	r2, [pc, #168]	@ (800a31c <__sflush_r+0x104>)
 800a274:	410a      	asrs	r2, r1
 800a276:	07d6      	lsls	r6, r2, #31
 800a278:	d427      	bmi.n	800a2ca <__sflush_r+0xb2>
 800a27a:	2200      	movs	r2, #0
 800a27c:	6062      	str	r2, [r4, #4]
 800a27e:	04d9      	lsls	r1, r3, #19
 800a280:	6922      	ldr	r2, [r4, #16]
 800a282:	6022      	str	r2, [r4, #0]
 800a284:	d504      	bpl.n	800a290 <__sflush_r+0x78>
 800a286:	1c42      	adds	r2, r0, #1
 800a288:	d101      	bne.n	800a28e <__sflush_r+0x76>
 800a28a:	682b      	ldr	r3, [r5, #0]
 800a28c:	b903      	cbnz	r3, 800a290 <__sflush_r+0x78>
 800a28e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a290:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a292:	602f      	str	r7, [r5, #0]
 800a294:	b1b9      	cbz	r1, 800a2c6 <__sflush_r+0xae>
 800a296:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a29a:	4299      	cmp	r1, r3
 800a29c:	d002      	beq.n	800a2a4 <__sflush_r+0x8c>
 800a29e:	4628      	mov	r0, r5
 800a2a0:	f7ff fca0 	bl	8009be4 <_free_r>
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	6363      	str	r3, [r4, #52]	@ 0x34
 800a2a8:	e00d      	b.n	800a2c6 <__sflush_r+0xae>
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	4628      	mov	r0, r5
 800a2ae:	47b0      	blx	r6
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	1c50      	adds	r0, r2, #1
 800a2b4:	d1c9      	bne.n	800a24a <__sflush_r+0x32>
 800a2b6:	682b      	ldr	r3, [r5, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d0c6      	beq.n	800a24a <__sflush_r+0x32>
 800a2bc:	2b1d      	cmp	r3, #29
 800a2be:	d001      	beq.n	800a2c4 <__sflush_r+0xac>
 800a2c0:	2b16      	cmp	r3, #22
 800a2c2:	d11e      	bne.n	800a302 <__sflush_r+0xea>
 800a2c4:	602f      	str	r7, [r5, #0]
 800a2c6:	2000      	movs	r0, #0
 800a2c8:	e022      	b.n	800a310 <__sflush_r+0xf8>
 800a2ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2ce:	b21b      	sxth	r3, r3
 800a2d0:	e01b      	b.n	800a30a <__sflush_r+0xf2>
 800a2d2:	690f      	ldr	r7, [r1, #16]
 800a2d4:	2f00      	cmp	r7, #0
 800a2d6:	d0f6      	beq.n	800a2c6 <__sflush_r+0xae>
 800a2d8:	0793      	lsls	r3, r2, #30
 800a2da:	680e      	ldr	r6, [r1, #0]
 800a2dc:	bf08      	it	eq
 800a2de:	694b      	ldreq	r3, [r1, #20]
 800a2e0:	600f      	str	r7, [r1, #0]
 800a2e2:	bf18      	it	ne
 800a2e4:	2300      	movne	r3, #0
 800a2e6:	eba6 0807 	sub.w	r8, r6, r7
 800a2ea:	608b      	str	r3, [r1, #8]
 800a2ec:	f1b8 0f00 	cmp.w	r8, #0
 800a2f0:	dde9      	ble.n	800a2c6 <__sflush_r+0xae>
 800a2f2:	6a21      	ldr	r1, [r4, #32]
 800a2f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a2f6:	4643      	mov	r3, r8
 800a2f8:	463a      	mov	r2, r7
 800a2fa:	4628      	mov	r0, r5
 800a2fc:	47b0      	blx	r6
 800a2fe:	2800      	cmp	r0, #0
 800a300:	dc08      	bgt.n	800a314 <__sflush_r+0xfc>
 800a302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a306:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a30a:	81a3      	strh	r3, [r4, #12]
 800a30c:	f04f 30ff 	mov.w	r0, #4294967295
 800a310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a314:	4407      	add	r7, r0
 800a316:	eba8 0800 	sub.w	r8, r8, r0
 800a31a:	e7e7      	b.n	800a2ec <__sflush_r+0xd4>
 800a31c:	dfbffffe 	.word	0xdfbffffe

0800a320 <_fflush_r>:
 800a320:	b538      	push	{r3, r4, r5, lr}
 800a322:	690b      	ldr	r3, [r1, #16]
 800a324:	4605      	mov	r5, r0
 800a326:	460c      	mov	r4, r1
 800a328:	b913      	cbnz	r3, 800a330 <_fflush_r+0x10>
 800a32a:	2500      	movs	r5, #0
 800a32c:	4628      	mov	r0, r5
 800a32e:	bd38      	pop	{r3, r4, r5, pc}
 800a330:	b118      	cbz	r0, 800a33a <_fflush_r+0x1a>
 800a332:	6a03      	ldr	r3, [r0, #32]
 800a334:	b90b      	cbnz	r3, 800a33a <_fflush_r+0x1a>
 800a336:	f7ff fa4b 	bl	80097d0 <__sinit>
 800a33a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d0f3      	beq.n	800a32a <_fflush_r+0xa>
 800a342:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a344:	07d0      	lsls	r0, r2, #31
 800a346:	d404      	bmi.n	800a352 <_fflush_r+0x32>
 800a348:	0599      	lsls	r1, r3, #22
 800a34a:	d402      	bmi.n	800a352 <_fflush_r+0x32>
 800a34c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a34e:	f7ff fc46 	bl	8009bde <__retarget_lock_acquire_recursive>
 800a352:	4628      	mov	r0, r5
 800a354:	4621      	mov	r1, r4
 800a356:	f7ff ff5f 	bl	800a218 <__sflush_r>
 800a35a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a35c:	07da      	lsls	r2, r3, #31
 800a35e:	4605      	mov	r5, r0
 800a360:	d4e4      	bmi.n	800a32c <_fflush_r+0xc>
 800a362:	89a3      	ldrh	r3, [r4, #12]
 800a364:	059b      	lsls	r3, r3, #22
 800a366:	d4e1      	bmi.n	800a32c <_fflush_r+0xc>
 800a368:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a36a:	f7ff fc39 	bl	8009be0 <__retarget_lock_release_recursive>
 800a36e:	e7dd      	b.n	800a32c <_fflush_r+0xc>

0800a370 <__swhatbuf_r>:
 800a370:	b570      	push	{r4, r5, r6, lr}
 800a372:	460c      	mov	r4, r1
 800a374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a378:	2900      	cmp	r1, #0
 800a37a:	b096      	sub	sp, #88	@ 0x58
 800a37c:	4615      	mov	r5, r2
 800a37e:	461e      	mov	r6, r3
 800a380:	da0d      	bge.n	800a39e <__swhatbuf_r+0x2e>
 800a382:	89a3      	ldrh	r3, [r4, #12]
 800a384:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a388:	f04f 0100 	mov.w	r1, #0
 800a38c:	bf14      	ite	ne
 800a38e:	2340      	movne	r3, #64	@ 0x40
 800a390:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a394:	2000      	movs	r0, #0
 800a396:	6031      	str	r1, [r6, #0]
 800a398:	602b      	str	r3, [r5, #0]
 800a39a:	b016      	add	sp, #88	@ 0x58
 800a39c:	bd70      	pop	{r4, r5, r6, pc}
 800a39e:	466a      	mov	r2, sp
 800a3a0:	f000 f848 	bl	800a434 <_fstat_r>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	dbec      	blt.n	800a382 <__swhatbuf_r+0x12>
 800a3a8:	9901      	ldr	r1, [sp, #4]
 800a3aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a3ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a3b2:	4259      	negs	r1, r3
 800a3b4:	4159      	adcs	r1, r3
 800a3b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3ba:	e7eb      	b.n	800a394 <__swhatbuf_r+0x24>

0800a3bc <__smakebuf_r>:
 800a3bc:	898b      	ldrh	r3, [r1, #12]
 800a3be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3c0:	079d      	lsls	r5, r3, #30
 800a3c2:	4606      	mov	r6, r0
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	d507      	bpl.n	800a3d8 <__smakebuf_r+0x1c>
 800a3c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a3cc:	6023      	str	r3, [r4, #0]
 800a3ce:	6123      	str	r3, [r4, #16]
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	6163      	str	r3, [r4, #20]
 800a3d4:	b003      	add	sp, #12
 800a3d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3d8:	ab01      	add	r3, sp, #4
 800a3da:	466a      	mov	r2, sp
 800a3dc:	f7ff ffc8 	bl	800a370 <__swhatbuf_r>
 800a3e0:	9f00      	ldr	r7, [sp, #0]
 800a3e2:	4605      	mov	r5, r0
 800a3e4:	4639      	mov	r1, r7
 800a3e6:	4630      	mov	r0, r6
 800a3e8:	f7ff f8da 	bl	80095a0 <_malloc_r>
 800a3ec:	b948      	cbnz	r0, 800a402 <__smakebuf_r+0x46>
 800a3ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3f2:	059a      	lsls	r2, r3, #22
 800a3f4:	d4ee      	bmi.n	800a3d4 <__smakebuf_r+0x18>
 800a3f6:	f023 0303 	bic.w	r3, r3, #3
 800a3fa:	f043 0302 	orr.w	r3, r3, #2
 800a3fe:	81a3      	strh	r3, [r4, #12]
 800a400:	e7e2      	b.n	800a3c8 <__smakebuf_r+0xc>
 800a402:	89a3      	ldrh	r3, [r4, #12]
 800a404:	6020      	str	r0, [r4, #0]
 800a406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a40a:	81a3      	strh	r3, [r4, #12]
 800a40c:	9b01      	ldr	r3, [sp, #4]
 800a40e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a412:	b15b      	cbz	r3, 800a42c <__smakebuf_r+0x70>
 800a414:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a418:	4630      	mov	r0, r6
 800a41a:	f000 f81d 	bl	800a458 <_isatty_r>
 800a41e:	b128      	cbz	r0, 800a42c <__smakebuf_r+0x70>
 800a420:	89a3      	ldrh	r3, [r4, #12]
 800a422:	f023 0303 	bic.w	r3, r3, #3
 800a426:	f043 0301 	orr.w	r3, r3, #1
 800a42a:	81a3      	strh	r3, [r4, #12]
 800a42c:	89a3      	ldrh	r3, [r4, #12]
 800a42e:	431d      	orrs	r5, r3
 800a430:	81a5      	strh	r5, [r4, #12]
 800a432:	e7cf      	b.n	800a3d4 <__smakebuf_r+0x18>

0800a434 <_fstat_r>:
 800a434:	b538      	push	{r3, r4, r5, lr}
 800a436:	4d07      	ldr	r5, [pc, #28]	@ (800a454 <_fstat_r+0x20>)
 800a438:	2300      	movs	r3, #0
 800a43a:	4604      	mov	r4, r0
 800a43c:	4608      	mov	r0, r1
 800a43e:	4611      	mov	r1, r2
 800a440:	602b      	str	r3, [r5, #0]
 800a442:	f7f7 f861 	bl	8001508 <_fstat>
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	d102      	bne.n	800a450 <_fstat_r+0x1c>
 800a44a:	682b      	ldr	r3, [r5, #0]
 800a44c:	b103      	cbz	r3, 800a450 <_fstat_r+0x1c>
 800a44e:	6023      	str	r3, [r4, #0]
 800a450:	bd38      	pop	{r3, r4, r5, pc}
 800a452:	bf00      	nop
 800a454:	20001c44 	.word	0x20001c44

0800a458 <_isatty_r>:
 800a458:	b538      	push	{r3, r4, r5, lr}
 800a45a:	4d06      	ldr	r5, [pc, #24]	@ (800a474 <_isatty_r+0x1c>)
 800a45c:	2300      	movs	r3, #0
 800a45e:	4604      	mov	r4, r0
 800a460:	4608      	mov	r0, r1
 800a462:	602b      	str	r3, [r5, #0]
 800a464:	f7f7 f860 	bl	8001528 <_isatty>
 800a468:	1c43      	adds	r3, r0, #1
 800a46a:	d102      	bne.n	800a472 <_isatty_r+0x1a>
 800a46c:	682b      	ldr	r3, [r5, #0]
 800a46e:	b103      	cbz	r3, 800a472 <_isatty_r+0x1a>
 800a470:	6023      	str	r3, [r4, #0]
 800a472:	bd38      	pop	{r3, r4, r5, pc}
 800a474:	20001c44 	.word	0x20001c44

0800a478 <expf>:
 800a478:	b508      	push	{r3, lr}
 800a47a:	ed2d 8b02 	vpush	{d8}
 800a47e:	eef0 8a40 	vmov.f32	s17, s0
 800a482:	f000 f85f 	bl	800a544 <__ieee754_expf>
 800a486:	eeb0 8a40 	vmov.f32	s16, s0
 800a48a:	eeb0 0a68 	vmov.f32	s0, s17
 800a48e:	f000 f829 	bl	800a4e4 <finitef>
 800a492:	b160      	cbz	r0, 800a4ae <expf+0x36>
 800a494:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800a4d4 <expf+0x5c>
 800a498:	eef4 8ae7 	vcmpe.f32	s17, s15
 800a49c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4a0:	dd0a      	ble.n	800a4b8 <expf+0x40>
 800a4a2:	f7ff fb71 	bl	8009b88 <__errno>
 800a4a6:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800a4d8 <expf+0x60>
 800a4aa:	2322      	movs	r3, #34	@ 0x22
 800a4ac:	6003      	str	r3, [r0, #0]
 800a4ae:	eeb0 0a48 	vmov.f32	s0, s16
 800a4b2:	ecbd 8b02 	vpop	{d8}
 800a4b6:	bd08      	pop	{r3, pc}
 800a4b8:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800a4dc <expf+0x64>
 800a4bc:	eef4 8ae7 	vcmpe.f32	s17, s15
 800a4c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4c4:	d5f3      	bpl.n	800a4ae <expf+0x36>
 800a4c6:	f7ff fb5f 	bl	8009b88 <__errno>
 800a4ca:	2322      	movs	r3, #34	@ 0x22
 800a4cc:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800a4e0 <expf+0x68>
 800a4d0:	6003      	str	r3, [r0, #0]
 800a4d2:	e7ec      	b.n	800a4ae <expf+0x36>
 800a4d4:	42b17217 	.word	0x42b17217
 800a4d8:	7f800000 	.word	0x7f800000
 800a4dc:	c2cff1b5 	.word	0xc2cff1b5
 800a4e0:	00000000 	.word	0x00000000

0800a4e4 <finitef>:
 800a4e4:	ee10 3a10 	vmov	r3, s0
 800a4e8:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800a4ec:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800a4f0:	bfac      	ite	ge
 800a4f2:	2000      	movge	r0, #0
 800a4f4:	2001      	movlt	r0, #1
 800a4f6:	4770      	bx	lr

0800a4f8 <with_errnof>:
 800a4f8:	b510      	push	{r4, lr}
 800a4fa:	ed2d 8b02 	vpush	{d8}
 800a4fe:	eeb0 8a40 	vmov.f32	s16, s0
 800a502:	4604      	mov	r4, r0
 800a504:	f7ff fb40 	bl	8009b88 <__errno>
 800a508:	eeb0 0a48 	vmov.f32	s0, s16
 800a50c:	ecbd 8b02 	vpop	{d8}
 800a510:	6004      	str	r4, [r0, #0]
 800a512:	bd10      	pop	{r4, pc}

0800a514 <xflowf>:
 800a514:	b130      	cbz	r0, 800a524 <xflowf+0x10>
 800a516:	eef1 7a40 	vneg.f32	s15, s0
 800a51a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a51e:	2022      	movs	r0, #34	@ 0x22
 800a520:	f7ff bfea 	b.w	800a4f8 <with_errnof>
 800a524:	eef0 7a40 	vmov.f32	s15, s0
 800a528:	e7f7      	b.n	800a51a <xflowf+0x6>
	...

0800a52c <__math_uflowf>:
 800a52c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a534 <__math_uflowf+0x8>
 800a530:	f7ff bff0 	b.w	800a514 <xflowf>
 800a534:	10000000 	.word	0x10000000

0800a538 <__math_oflowf>:
 800a538:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a540 <__math_oflowf+0x8>
 800a53c:	f7ff bfea 	b.w	800a514 <xflowf>
 800a540:	70000000 	.word	0x70000000

0800a544 <__ieee754_expf>:
 800a544:	ee10 2a10 	vmov	r2, s0
 800a548:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800a54c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a550:	d902      	bls.n	800a558 <__ieee754_expf+0x14>
 800a552:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a556:	4770      	bx	lr
 800a558:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800a55c:	d106      	bne.n	800a56c <__ieee754_expf+0x28>
 800a55e:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800a698 <__ieee754_expf+0x154>
 800a562:	2900      	cmp	r1, #0
 800a564:	bf18      	it	ne
 800a566:	eeb0 0a67 	vmovne.f32	s0, s15
 800a56a:	4770      	bx	lr
 800a56c:	484b      	ldr	r0, [pc, #300]	@ (800a69c <__ieee754_expf+0x158>)
 800a56e:	4282      	cmp	r2, r0
 800a570:	dd02      	ble.n	800a578 <__ieee754_expf+0x34>
 800a572:	2000      	movs	r0, #0
 800a574:	f7ff bfe0 	b.w	800a538 <__math_oflowf>
 800a578:	2a00      	cmp	r2, #0
 800a57a:	da05      	bge.n	800a588 <__ieee754_expf+0x44>
 800a57c:	4a48      	ldr	r2, [pc, #288]	@ (800a6a0 <__ieee754_expf+0x15c>)
 800a57e:	4293      	cmp	r3, r2
 800a580:	d902      	bls.n	800a588 <__ieee754_expf+0x44>
 800a582:	2000      	movs	r0, #0
 800a584:	f7ff bfd2 	b.w	800a52c <__math_uflowf>
 800a588:	4a46      	ldr	r2, [pc, #280]	@ (800a6a4 <__ieee754_expf+0x160>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a590:	d952      	bls.n	800a638 <__ieee754_expf+0xf4>
 800a592:	4a45      	ldr	r2, [pc, #276]	@ (800a6a8 <__ieee754_expf+0x164>)
 800a594:	4293      	cmp	r3, r2
 800a596:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800a59a:	d834      	bhi.n	800a606 <__ieee754_expf+0xc2>
 800a59c:	4b43      	ldr	r3, [pc, #268]	@ (800a6ac <__ieee754_expf+0x168>)
 800a59e:	4413      	add	r3, r2
 800a5a0:	ed93 7a00 	vldr	s14, [r3]
 800a5a4:	4b42      	ldr	r3, [pc, #264]	@ (800a6b0 <__ieee754_expf+0x16c>)
 800a5a6:	4413      	add	r3, r2
 800a5a8:	ee30 7a47 	vsub.f32	s14, s0, s14
 800a5ac:	f1c1 0201 	rsb	r2, r1, #1
 800a5b0:	edd3 7a00 	vldr	s15, [r3]
 800a5b4:	1a52      	subs	r2, r2, r1
 800a5b6:	ee37 0a67 	vsub.f32	s0, s14, s15
 800a5ba:	ee20 6a00 	vmul.f32	s12, s0, s0
 800a5be:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800a6b4 <__ieee754_expf+0x170>
 800a5c2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a6b8 <__ieee754_expf+0x174>
 800a5c6:	eee6 6a05 	vfma.f32	s13, s12, s10
 800a5ca:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800a6bc <__ieee754_expf+0x178>
 800a5ce:	eea6 5a86 	vfma.f32	s10, s13, s12
 800a5d2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a6c0 <__ieee754_expf+0x17c>
 800a5d6:	eee5 6a06 	vfma.f32	s13, s10, s12
 800a5da:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800a6c4 <__ieee754_expf+0x180>
 800a5de:	eea6 5a86 	vfma.f32	s10, s13, s12
 800a5e2:	eef0 6a40 	vmov.f32	s13, s0
 800a5e6:	eee5 6a46 	vfms.f32	s13, s10, s12
 800a5ea:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800a5ee:	ee20 5a26 	vmul.f32	s10, s0, s13
 800a5f2:	bb92      	cbnz	r2, 800a65a <__ieee754_expf+0x116>
 800a5f4:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800a5f8:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800a5fc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800a600:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800a604:	4770      	bx	lr
 800a606:	4b30      	ldr	r3, [pc, #192]	@ (800a6c8 <__ieee754_expf+0x184>)
 800a608:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800a6cc <__ieee754_expf+0x188>
 800a60c:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800a6d0 <__ieee754_expf+0x18c>
 800a610:	4413      	add	r3, r2
 800a612:	edd3 7a00 	vldr	s15, [r3]
 800a616:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a61a:	eeb0 7a40 	vmov.f32	s14, s0
 800a61e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a622:	ee17 2a90 	vmov	r2, s15
 800a626:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a62a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800a62e:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800a6d4 <__ieee754_expf+0x190>
 800a632:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a636:	e7be      	b.n	800a5b6 <__ieee754_expf+0x72>
 800a638:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800a63c:	d20b      	bcs.n	800a656 <__ieee754_expf+0x112>
 800a63e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a6d8 <__ieee754_expf+0x194>
 800a642:	ee70 6a26 	vadd.f32	s13, s0, s13
 800a646:	eef4 6ae5 	vcmpe.f32	s13, s11
 800a64a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a64e:	dd02      	ble.n	800a656 <__ieee754_expf+0x112>
 800a650:	ee30 0a25 	vadd.f32	s0, s0, s11
 800a654:	4770      	bx	lr
 800a656:	2200      	movs	r2, #0
 800a658:	e7af      	b.n	800a5ba <__ieee754_expf+0x76>
 800a65a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800a65e:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800a662:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800a666:	bfb8      	it	lt
 800a668:	3264      	addlt	r2, #100	@ 0x64
 800a66a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a66e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a672:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800a676:	ee17 3a90 	vmov	r3, s15
 800a67a:	bfab      	itete	ge
 800a67c:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800a680:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800a684:	ee00 3a10 	vmovge	s0, r3
 800a688:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800a6dc <__ieee754_expf+0x198>
 800a68c:	bfbc      	itt	lt
 800a68e:	ee00 3a10 	vmovlt	s0, r3
 800a692:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800a696:	4770      	bx	lr
 800a698:	00000000 	.word	0x00000000
 800a69c:	42b17217 	.word	0x42b17217
 800a6a0:	42cff1b5 	.word	0x42cff1b5
 800a6a4:	3eb17218 	.word	0x3eb17218
 800a6a8:	3f851591 	.word	0x3f851591
 800a6ac:	08010ed4 	.word	0x08010ed4
 800a6b0:	08010ecc 	.word	0x08010ecc
 800a6b4:	3331bb4c 	.word	0x3331bb4c
 800a6b8:	b5ddea0e 	.word	0xb5ddea0e
 800a6bc:	388ab355 	.word	0x388ab355
 800a6c0:	bb360b61 	.word	0xbb360b61
 800a6c4:	3e2aaaab 	.word	0x3e2aaaab
 800a6c8:	08010edc 	.word	0x08010edc
 800a6cc:	3fb8aa3b 	.word	0x3fb8aa3b
 800a6d0:	3f317180 	.word	0x3f317180
 800a6d4:	3717f7d1 	.word	0x3717f7d1
 800a6d8:	7149f2ca 	.word	0x7149f2ca
 800a6dc:	0d800000 	.word	0x0d800000

0800a6e0 <_init>:
 800a6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6e2:	bf00      	nop
 800a6e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6e6:	bc08      	pop	{r3}
 800a6e8:	469e      	mov	lr, r3
 800a6ea:	4770      	bx	lr

0800a6ec <_fini>:
 800a6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ee:	bf00      	nop
 800a6f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6f2:	bc08      	pop	{r3}
 800a6f4:	469e      	mov	lr, r3
 800a6f6:	4770      	bx	lr
