
project_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa60  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  0800abf0  0800abf0  0000bbf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800addc  0800addc  0000c064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800addc  0800addc  0000bddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ade4  0800ade4  0000c064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ade4  0800ade4  0000bde4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ade8  0800ade8  0000bde8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800adec  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007264  20000064  0800ae50  0000c064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200072c8  0800ae50  0000c2c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000236ac  00000000  00000000  0000c094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000483e  00000000  00000000  0002f740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e40  00000000  00000000  00033f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001794  00000000  00000000  00035dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c489  00000000  00000000  00037554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024158  00000000  00000000  000639dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011369c  00000000  00000000  00087b35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019b1d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000085e8  00000000  00000000  0019b214  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001a37fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800abd8 	.word	0x0800abd8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	0800abd8 	.word	0x0800abd8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	@ 0x28
 80005b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005b2:	f107 031c 	add.w	r3, r7, #28
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
 80005ba:	605a      	str	r2, [r3, #4]
 80005bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
 80005c4:	605a      	str	r2, [r3, #4]
 80005c6:	609a      	str	r2, [r3, #8]
 80005c8:	60da      	str	r2, [r3, #12]
 80005ca:	611a      	str	r2, [r3, #16]
 80005cc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005ce:	4b2f      	ldr	r3, [pc, #188]	@ (800068c <MX_ADC1_Init+0xe0>)
 80005d0:	4a2f      	ldr	r2, [pc, #188]	@ (8000690 <MX_ADC1_Init+0xe4>)
 80005d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80005d4:	4b2d      	ldr	r3, [pc, #180]	@ (800068c <MX_ADC1_Init+0xe0>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005da:	4b2c      	ldr	r3, [pc, #176]	@ (800068c <MX_ADC1_Init+0xe0>)
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e0:	4b2a      	ldr	r3, [pc, #168]	@ (800068c <MX_ADC1_Init+0xe0>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005e6:	4b29      	ldr	r3, [pc, #164]	@ (800068c <MX_ADC1_Init+0xe0>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005ec:	4b27      	ldr	r3, [pc, #156]	@ (800068c <MX_ADC1_Init+0xe0>)
 80005ee:	2204      	movs	r2, #4
 80005f0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005f2:	4b26      	ldr	r3, [pc, #152]	@ (800068c <MX_ADC1_Init+0xe0>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005f8:	4b24      	ldr	r3, [pc, #144]	@ (800068c <MX_ADC1_Init+0xe0>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80005fe:	4b23      	ldr	r3, [pc, #140]	@ (800068c <MX_ADC1_Init+0xe0>)
 8000600:	2201      	movs	r2, #1
 8000602:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000604:	4b21      	ldr	r3, [pc, #132]	@ (800068c <MX_ADC1_Init+0xe0>)
 8000606:	2200      	movs	r2, #0
 8000608:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800060c:	4b1f      	ldr	r3, [pc, #124]	@ (800068c <MX_ADC1_Init+0xe0>)
 800060e:	2200      	movs	r2, #0
 8000610:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000612:	4b1e      	ldr	r3, [pc, #120]	@ (800068c <MX_ADC1_Init+0xe0>)
 8000614:	2200      	movs	r2, #0
 8000616:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000618:	4b1c      	ldr	r3, [pc, #112]	@ (800068c <MX_ADC1_Init+0xe0>)
 800061a:	2200      	movs	r2, #0
 800061c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000620:	4b1a      	ldr	r3, [pc, #104]	@ (800068c <MX_ADC1_Init+0xe0>)
 8000622:	2200      	movs	r2, #0
 8000624:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000626:	4b19      	ldr	r3, [pc, #100]	@ (800068c <MX_ADC1_Init+0xe0>)
 8000628:	2200      	movs	r2, #0
 800062a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800062e:	4817      	ldr	r0, [pc, #92]	@ (800068c <MX_ADC1_Init+0xe0>)
 8000630:	f001 fc0a 	bl	8001e48 <HAL_ADC_Init>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800063a:	f000 fea8 	bl	800138e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800063e:	2300      	movs	r3, #0
 8000640:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000642:	f107 031c 	add.w	r3, r7, #28
 8000646:	4619      	mov	r1, r3
 8000648:	4810      	ldr	r0, [pc, #64]	@ (800068c <MX_ADC1_Init+0xe0>)
 800064a:	f002 fb8b 	bl	8002d64 <HAL_ADCEx_MultiModeConfigChannel>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000654:	f000 fe9b 	bl	800138e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000658:	4b0e      	ldr	r3, [pc, #56]	@ (8000694 <MX_ADC1_Init+0xe8>)
 800065a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800065c:	2306      	movs	r3, #6
 800065e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000660:	2300      	movs	r3, #0
 8000662:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000664:	237f      	movs	r3, #127	@ 0x7f
 8000666:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000668:	2304      	movs	r3, #4
 800066a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800066c:	2300      	movs	r3, #0
 800066e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	4619      	mov	r1, r3
 8000674:	4805      	ldr	r0, [pc, #20]	@ (800068c <MX_ADC1_Init+0xe0>)
 8000676:	f001 fed7 	bl	8002428 <HAL_ADC_ConfigChannel>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000680:	f000 fe85 	bl	800138e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000684:	bf00      	nop
 8000686:	3728      	adds	r7, #40	@ 0x28
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	20000080 	.word	0x20000080
 8000690:	50040000 	.word	0x50040000
 8000694:	14f00020 	.word	0x14f00020

08000698 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b0ac      	sub	sp, #176	@ 0xb0
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006b0:	f107 0314 	add.w	r3, r7, #20
 80006b4:	2288      	movs	r2, #136	@ 0x88
 80006b6:	2100      	movs	r1, #0
 80006b8:	4618      	mov	r0, r3
 80006ba:	f009 fe0f 	bl	800a2dc <memset>
  if(adcHandle->Instance==ADC1)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4a35      	ldr	r2, [pc, #212]	@ (8000798 <HAL_ADC_MspInit+0x100>)
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d162      	bne.n	800078e <HAL_ADC_MspInit+0xf6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006c8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006cc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80006ce:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80006d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80006d6:	2302      	movs	r3, #2
 80006d8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80006da:	2301      	movs	r3, #1
 80006dc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80006de:	2308      	movs	r3, #8
 80006e0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80006e2:	2307      	movs	r3, #7
 80006e4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80006e6:	2302      	movs	r3, #2
 80006e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80006ea:	2302      	movs	r3, #2
 80006ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80006ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80006f2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006f4:	f107 0314 	add.w	r3, r7, #20
 80006f8:	4618      	mov	r0, r3
 80006fa:	f004 fad7 	bl	8004cac <HAL_RCCEx_PeriphCLKConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000704:	f000 fe43 	bl	800138e <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000708:	4b24      	ldr	r3, [pc, #144]	@ (800079c <HAL_ADC_MspInit+0x104>)
 800070a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070c:	4a23      	ldr	r2, [pc, #140]	@ (800079c <HAL_ADC_MspInit+0x104>)
 800070e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000712:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000714:	4b21      	ldr	r3, [pc, #132]	@ (800079c <HAL_ADC_MspInit+0x104>)
 8000716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000718:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800071c:	613b      	str	r3, [r7, #16]
 800071e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000720:	4b1e      	ldr	r3, [pc, #120]	@ (800079c <HAL_ADC_MspInit+0x104>)
 8000722:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000724:	4a1d      	ldr	r2, [pc, #116]	@ (800079c <HAL_ADC_MspInit+0x104>)
 8000726:	f043 0301 	orr.w	r3, r3, #1
 800072a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800072c:	4b1b      	ldr	r3, [pc, #108]	@ (800079c <HAL_ADC_MspInit+0x104>)
 800072e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000730:	f003 0301 	and.w	r3, r3, #1
 8000734:	60fb      	str	r3, [r7, #12]
 8000736:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000738:	4b18      	ldr	r3, [pc, #96]	@ (800079c <HAL_ADC_MspInit+0x104>)
 800073a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073c:	4a17      	ldr	r2, [pc, #92]	@ (800079c <HAL_ADC_MspInit+0x104>)
 800073e:	f043 0302 	orr.w	r3, r3, #2
 8000742:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000744:	4b15      	ldr	r3, [pc, #84]	@ (800079c <HAL_ADC_MspInit+0x104>)
 8000746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000748:	f003 0302 	and.w	r3, r3, #2
 800074c:	60bb      	str	r3, [r7, #8]
 800074e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000750:	2303      	movs	r3, #3
 8000752:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000756:	230b      	movs	r3, #11
 8000758:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000762:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000766:	4619      	mov	r1, r3
 8000768:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800076c:	f002 fc90 	bl	8003090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000770:	2301      	movs	r3, #1
 8000772:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000776:	230b      	movs	r3, #11
 8000778:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000782:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000786:	4619      	mov	r1, r3
 8000788:	4805      	ldr	r0, [pc, #20]	@ (80007a0 <HAL_ADC_MspInit+0x108>)
 800078a:	f002 fc81 	bl	8003090 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800078e:	bf00      	nop
 8000790:	37b0      	adds	r7, #176	@ 0xb0
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	50040000 	.word	0x50040000
 800079c:	40021000 	.word	0x40021000
 80007a0:	48000400 	.word	0x48000400

080007a4 <debugPrint>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
void debugPrint(char *msg)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80007ac:	6878      	ldr	r0, [r7, #4]
 80007ae:	f7ff fd0f 	bl	80001d0 <strlen>
 80007b2:	4603      	mov	r3, r0
 80007b4:	b29a      	uxth	r2, r3
 80007b6:	f04f 33ff 	mov.w	r3, #4294967295
 80007ba:	6879      	ldr	r1, [r7, #4]
 80007bc:	4803      	ldr	r0, [pc, #12]	@ (80007cc <debugPrint+0x28>)
 80007be:	f005 fe1b 	bl	80063f8 <HAL_UART_Transmit>
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	200001fc 	.word	0x200001fc

080007d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b0a8      	sub	sp, #160	@ 0xa0
 80007d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

// Center servos on startup
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, SERVO_CENTER); // X servo
 80007d6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80007da:	4b61      	ldr	r3, [pc, #388]	@ (8000960 <MX_FREERTOS_Init+0x190>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	63da      	str	r2, [r3, #60]	@ 0x3c
__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, SERVO_CENTER + SERVO_Y_CENTER_TRIM); // Y servo
 80007e0:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80007e4:	f1a3 0232 	sub.w	r2, r3, #50	@ 0x32
 80007e8:	4b5e      	ldr	r3, [pc, #376]	@ (8000964 <MX_FREERTOS_Init+0x194>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */

  const osMutexAttr_t g_dataMutex_attributes = {
 80007ee:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	4b5a      	ldr	r3, [pc, #360]	@ (8000968 <MX_FREERTOS_Init+0x198>)
 80007fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      .name = "dataMutex"
  };
  g_dataMutexHandle = osMutexNew(&g_dataMutex_attributes);
 8000802:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000806:	4618      	mov	r0, r3
 8000808:	f006 fc7f 	bl	800710a <osMutexNew>
 800080c:	4603      	mov	r3, r0
 800080e:	4a57      	ldr	r2, [pc, #348]	@ (800096c <MX_FREERTOS_Init+0x19c>)
 8000810:	6013      	str	r3, [r2, #0]
  if (g_dataMutexHandle == NULL) {
 8000812:	4b56      	ldr	r3, [pc, #344]	@ (800096c <MX_FREERTOS_Init+0x19c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d102      	bne.n	8000820 <MX_FREERTOS_Init+0x50>
      debugPrint("ERROR: Failed to create dataMutex!\r\n");
 800081a:	4855      	ldr	r0, [pc, #340]	@ (8000970 <MX_FREERTOS_Init+0x1a0>)
 800081c:	f7ff ffc2 	bl	80007a4 <debugPrint>
  }

  // Initialize shared data to center
  g_sharedData.joystick_x    = JOY_X_CENTER;
 8000820:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000824:	461a      	mov	r2, r3
 8000826:	4b53      	ldr	r3, [pc, #332]	@ (8000974 <MX_FREERTOS_Init+0x1a4>)
 8000828:	601a      	str	r2, [r3, #0]
  g_sharedData.joystick_y    = JOY_Y_CENTER;
 800082a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800082e:	461a      	mov	r2, r3
 8000830:	4b50      	ldr	r3, [pc, #320]	@ (8000974 <MX_FREERTOS_Init+0x1a4>)
 8000832:	605a      	str	r2, [r3, #4]
  g_sharedData.servo_x_pulse = SERVO_CENTER;
 8000834:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000838:	4b4e      	ldr	r3, [pc, #312]	@ (8000974 <MX_FREERTOS_Init+0x1a4>)
 800083a:	811a      	strh	r2, [r3, #8]
  g_sharedData.servo_y_pulse = SERVO_CENTER + SERVO_Y_CENTER_TRIM;
 800083c:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000840:	3b32      	subs	r3, #50	@ 0x32
 8000842:	b29a      	uxth	r2, r3
 8000844:	4b4b      	ldr	r3, [pc, #300]	@ (8000974 <MX_FREERTOS_Init+0x1a4>)
 8000846:	815a      	strh	r2, [r3, #10]
  g_sharedData.buzzer_active = 1;
 8000848:	4b4a      	ldr	r3, [pc, #296]	@ (8000974 <MX_FREERTOS_Init+0x1a4>)
 800084a:	2201      	movs	r2, #1
 800084c:	731a      	strb	r2, [r3, #12]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800084e:	4a4a      	ldr	r2, [pc, #296]	@ (8000978 <MX_FREERTOS_Init+0x1a8>)
 8000850:	2100      	movs	r1, #0
 8000852:	484a      	ldr	r0, [pc, #296]	@ (800097c <MX_FREERTOS_Init+0x1ac>)
 8000854:	f006 fbac 	bl	8006fb0 <osThreadNew>
 8000858:	4603      	mov	r3, r0
 800085a:	4a49      	ldr	r2, [pc, #292]	@ (8000980 <MX_FREERTOS_Init+0x1b0>)
 800085c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  // --- Create Joystick Task ---
  const osThreadAttr_t g_joystickTask_attributes = {
 800085e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000862:	2224      	movs	r2, #36	@ 0x24
 8000864:	2100      	movs	r1, #0
 8000866:	4618      	mov	r0, r3
 8000868:	f009 fd38 	bl	800a2dc <memset>
 800086c:	4b45      	ldr	r3, [pc, #276]	@ (8000984 <MX_FREERTOS_Init+0x1b4>)
 800086e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000870:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000874:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000878:	2328      	movs	r3, #40	@ 0x28
 800087a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      .name       = "JoystickTask",
      .priority   = (osPriority_t) osPriorityHigh,
      .stack_size = 500 * 4
  };
  g_joystickTaskHandle = osThreadNew(joystickTask, NULL, &g_joystickTask_attributes);
 800087e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000882:	461a      	mov	r2, r3
 8000884:	2100      	movs	r1, #0
 8000886:	4840      	ldr	r0, [pc, #256]	@ (8000988 <MX_FREERTOS_Init+0x1b8>)
 8000888:	f006 fb92 	bl	8006fb0 <osThreadNew>
 800088c:	4603      	mov	r3, r0
 800088e:	4a3f      	ldr	r2, [pc, #252]	@ (800098c <MX_FREERTOS_Init+0x1bc>)
 8000890:	6013      	str	r3, [r2, #0]
  if (g_joystickTaskHandle == NULL) {
 8000892:	4b3e      	ldr	r3, [pc, #248]	@ (800098c <MX_FREERTOS_Init+0x1bc>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d102      	bne.n	80008a0 <MX_FREERTOS_Init+0xd0>
      debugPrint("ERROR: Failed to create JoystickTask!\r\n");
 800089a:	483d      	ldr	r0, [pc, #244]	@ (8000990 <MX_FREERTOS_Init+0x1c0>)
 800089c:	f7ff ff82 	bl	80007a4 <debugPrint>
  }

  // --- Create Servo Task ---
  const osThreadAttr_t g_servoTask_attributes = {
 80008a0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80008a4:	2224      	movs	r2, #36	@ 0x24
 80008a6:	2100      	movs	r1, #0
 80008a8:	4618      	mov	r0, r3
 80008aa:	f009 fd17 	bl	800a2dc <memset>
 80008ae:	4b39      	ldr	r3, [pc, #228]	@ (8000994 <MX_FREERTOS_Init+0x1c4>)
 80008b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80008b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80008b8:	2320      	movs	r3, #32
 80008ba:	663b      	str	r3, [r7, #96]	@ 0x60
      .name       = "ServoTask",
      .priority   = (osPriority_t) osPriorityAboveNormal,
      .stack_size = 256 * 4
  };
  g_servoTaskHandle = osThreadNew(servoTask, NULL, &g_servoTask_attributes);
 80008bc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80008c0:	461a      	mov	r2, r3
 80008c2:	2100      	movs	r1, #0
 80008c4:	4834      	ldr	r0, [pc, #208]	@ (8000998 <MX_FREERTOS_Init+0x1c8>)
 80008c6:	f006 fb73 	bl	8006fb0 <osThreadNew>
 80008ca:	4603      	mov	r3, r0
 80008cc:	4a33      	ldr	r2, [pc, #204]	@ (800099c <MX_FREERTOS_Init+0x1cc>)
 80008ce:	6013      	str	r3, [r2, #0]
  if (g_servoTaskHandle == NULL) {
 80008d0:	4b32      	ldr	r3, [pc, #200]	@ (800099c <MX_FREERTOS_Init+0x1cc>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d102      	bne.n	80008de <MX_FREERTOS_Init+0x10e>
      debugPrint("ERROR: Failed to create ServoTask!\r\n");
 80008d8:	4831      	ldr	r0, [pc, #196]	@ (80009a0 <MX_FREERTOS_Init+0x1d0>)
 80008da:	f7ff ff63 	bl	80007a4 <debugPrint>
  }

  // --- Create Buzzer Task ---
  const osThreadAttr_t g_buzzerTask_attributes = {
 80008de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008e2:	2224      	movs	r2, #36	@ 0x24
 80008e4:	2100      	movs	r1, #0
 80008e6:	4618      	mov	r0, r3
 80008e8:	f009 fcf8 	bl	800a2dc <memset>
 80008ec:	4b2d      	ldr	r3, [pc, #180]	@ (80009a4 <MX_FREERTOS_Init+0x1d4>)
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80008f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80008f6:	2318      	movs	r3, #24
 80008f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      .name       = "BuzzerTask",
      .priority   = (osPriority_t) osPriorityNormal,
      .stack_size = 256 * 4
  };
  g_buzzerTaskHandle = osThreadNew(buzzerTask, NULL, &g_buzzerTask_attributes);
 80008fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008fe:	461a      	mov	r2, r3
 8000900:	2100      	movs	r1, #0
 8000902:	4829      	ldr	r0, [pc, #164]	@ (80009a8 <MX_FREERTOS_Init+0x1d8>)
 8000904:	f006 fb54 	bl	8006fb0 <osThreadNew>
 8000908:	4603      	mov	r3, r0
 800090a:	4a28      	ldr	r2, [pc, #160]	@ (80009ac <MX_FREERTOS_Init+0x1dc>)
 800090c:	6013      	str	r3, [r2, #0]
  if (g_buzzerTaskHandle == NULL) {
 800090e:	4b27      	ldr	r3, [pc, #156]	@ (80009ac <MX_FREERTOS_Init+0x1dc>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d102      	bne.n	800091c <MX_FREERTOS_Init+0x14c>
      debugPrint("ERROR: Failed to create BuzzerTask!\r\n");
 8000916:	4826      	ldr	r0, [pc, #152]	@ (80009b0 <MX_FREERTOS_Init+0x1e0>)
 8000918:	f7ff ff44 	bl	80007a4 <debugPrint>
  }

  // --- Create UART Printer Task ---
  const osThreadAttr_t g_uartPrinterTask_attributes = {
 800091c:	463b      	mov	r3, r7
 800091e:	2224      	movs	r2, #36	@ 0x24
 8000920:	2100      	movs	r1, #0
 8000922:	4618      	mov	r0, r3
 8000924:	f009 fcda 	bl	800a2dc <memset>
 8000928:	4b22      	ldr	r3, [pc, #136]	@ (80009b4 <MX_FREERTOS_Init+0x1e4>)
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000930:	617b      	str	r3, [r7, #20]
 8000932:	2318      	movs	r3, #24
 8000934:	61bb      	str	r3, [r7, #24]
      .name       = "UARTPrinterTask",
      .priority   = (osPriority_t) osPriorityNormal,
      .stack_size = 256 * 4
  };
  g_uartPrinterTaskHandle = osThreadNew(printerTask, NULL, &g_uartPrinterTask_attributes);
 8000936:	463b      	mov	r3, r7
 8000938:	461a      	mov	r2, r3
 800093a:	2100      	movs	r1, #0
 800093c:	481e      	ldr	r0, [pc, #120]	@ (80009b8 <MX_FREERTOS_Init+0x1e8>)
 800093e:	f006 fb37 	bl	8006fb0 <osThreadNew>
 8000942:	4603      	mov	r3, r0
 8000944:	4a1d      	ldr	r2, [pc, #116]	@ (80009bc <MX_FREERTOS_Init+0x1ec>)
 8000946:	6013      	str	r3, [r2, #0]
  if (g_uartPrinterTaskHandle == NULL) {
 8000948:	4b1c      	ldr	r3, [pc, #112]	@ (80009bc <MX_FREERTOS_Init+0x1ec>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d102      	bne.n	8000956 <MX_FREERTOS_Init+0x186>
      debugPrint("ERROR: Failed to create UARTPrinterTask!\r\n");
 8000950:	481b      	ldr	r0, [pc, #108]	@ (80009c0 <MX_FREERTOS_Init+0x1f0>)
 8000952:	f7ff ff27 	bl	80007a4 <debugPrint>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000956:	bf00      	nop
 8000958:	37a0      	adds	r7, #160	@ 0xa0
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000164 	.word	0x20000164
 8000964:	200001b0 	.word	0x200001b0
 8000968:	0800abfc 	.word	0x0800abfc
 800096c:	200000f4 	.word	0x200000f4
 8000970:	0800ac08 	.word	0x0800ac08
 8000974:	200000e4 	.word	0x200000e4
 8000978:	0800ad3c 	.word	0x0800ad3c
 800097c:	08000a41 	.word	0x08000a41
 8000980:	20000108 	.word	0x20000108
 8000984:	0800ac30 	.word	0x0800ac30
 8000988:	08000ce5 	.word	0x08000ce5
 800098c:	200000f8 	.word	0x200000f8
 8000990:	0800ac40 	.word	0x0800ac40
 8000994:	0800ac68 	.word	0x0800ac68
 8000998:	08000d61 	.word	0x08000d61
 800099c:	200000fc 	.word	0x200000fc
 80009a0:	0800ac74 	.word	0x0800ac74
 80009a4:	0800ac9c 	.word	0x0800ac9c
 80009a8:	08000e81 	.word	0x08000e81
 80009ac:	20000100 	.word	0x20000100
 80009b0:	0800aca8 	.word	0x0800aca8
 80009b4:	0800acd0 	.word	0x0800acd0
 80009b8:	08000ef5 	.word	0x08000ef5
 80009bc:	20000104 	.word	0x20000104
 80009c0:	0800ace0 	.word	0x0800ace0

080009c4 <LightSensor_ReadLux>:
#define PCF_MODULE_ADDRESS  (0x48 << 1)  // 7-bit base address shifted once for HAL
#define PCF_READ_AIN1       (0x40 | 0x01)  // 0x40 = enable ADC, 0x01 = select AIN1

//reading value from photoresistor (0 to 250)
int LightSensor_ReadLux(I2C_HandleTypeDef *hi2c)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af02      	add	r7, sp, #8
 80009ca:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t cmd = PCF_READ_AIN1;
 80009cc:	2341      	movs	r3, #65	@ 0x41
 80009ce:	73bb      	strb	r3, [r7, #14]
    uint8_t dummy;
    uint8_t value;

    // Step 1: Send control byte (select AIN1 and turn on ADC)
    status = HAL_I2C_Master_Transmit(hi2c, PCF_MODULE_ADDRESS, &cmd, 1, 100);
 80009d0:	f107 020e 	add.w	r2, r7, #14
 80009d4:	2364      	movs	r3, #100	@ 0x64
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	2301      	movs	r3, #1
 80009da:	2190      	movs	r1, #144	@ 0x90
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f002 fdb5 	bl	800354c <HAL_I2C_Master_Transmit>
 80009e2:	4603      	mov	r3, r0
 80009e4:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 80009e6:	7bfb      	ldrb	r3, [r7, #15]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d002      	beq.n	80009f2 <LightSensor_ReadLux+0x2e>
        return -1;
 80009ec:	f04f 33ff 	mov.w	r3, #4294967295
 80009f0:	e022      	b.n	8000a38 <LightSensor_ReadLux+0x74>

    // Step 2: Dummy read (previous conversion)
    status = HAL_I2C_Master_Receive(hi2c, PCF_MODULE_ADDRESS, &dummy, 1, 100);
 80009f2:	f107 020d 	add.w	r2, r7, #13
 80009f6:	2364      	movs	r3, #100	@ 0x64
 80009f8:	9300      	str	r3, [sp, #0]
 80009fa:	2301      	movs	r3, #1
 80009fc:	2190      	movs	r1, #144	@ 0x90
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f002 febc 	bl	800377c <HAL_I2C_Master_Receive>
 8000a04:	4603      	mov	r3, r0
 8000a06:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8000a08:	7bfb      	ldrb	r3, [r7, #15]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d002      	beq.n	8000a14 <LightSensor_ReadLux+0x50>
        return -1;
 8000a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a12:	e011      	b.n	8000a38 <LightSensor_ReadLux+0x74>

    // Step 3: Actual conversion result
    status = HAL_I2C_Master_Receive(hi2c, PCF_MODULE_ADDRESS, &value, 1, 100);
 8000a14:	f107 020c 	add.w	r2, r7, #12
 8000a18:	2364      	movs	r3, #100	@ 0x64
 8000a1a:	9300      	str	r3, [sp, #0]
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	2190      	movs	r1, #144	@ 0x90
 8000a20:	6878      	ldr	r0, [r7, #4]
 8000a22:	f002 feab 	bl	800377c <HAL_I2C_Master_Receive>
 8000a26:	4603      	mov	r3, r0
 8000a28:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8000a2a:	7bfb      	ldrb	r3, [r7, #15]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d002      	beq.n	8000a36 <LightSensor_ReadLux+0x72>
        return -1;
 8000a30:	f04f 33ff 	mov.w	r3, #4294967295
 8000a34:	e000      	b.n	8000a38 <LightSensor_ReadLux+0x74>

    // Return 0â€“255 light level (higher = darker)
    return value;
 8000a36:	7b3b      	ldrb	r3, [r7, #12]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3710      	adds	r7, #16
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <StartDefaultTask>:


void StartDefaultTask(void *argument)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  for(;;)
  {
    osDelay(1);
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f006 fb43 	bl	80070d4 <osDelay>
 8000a4e:	e7fb      	b.n	8000a48 <StartDefaultTask+0x8>

08000a50 <play_tone>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void play_tone(uint32_t duration_ms) {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); // buzzer ON
 8000a58:	2201      	movs	r2, #1
 8000a5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a62:	f002 fcbf 	bl	80033e4 <HAL_GPIO_WritePin>
	osDelay(duration_ms);
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f006 fb34 	bl	80070d4 <osDelay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a76:	f002 fcb5 	bl	80033e4 <HAL_GPIO_WritePin>
}
 8000a7a:	bf00      	nop
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <MapRawAxisToPercent>:
//turn raw voltage value into a calibrated percentage
static int32_t MapRawAxisToPercent(uint32_t raw,
                                   uint32_t min,
                                   uint32_t neutral,
                                   uint32_t max)
{
 8000a82:	b480      	push	{r7}
 8000a84:	b089      	sub	sp, #36	@ 0x24
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	60f8      	str	r0, [r7, #12]
 8000a8a:	60b9      	str	r1, [r7, #8]
 8000a8c:	607a      	str	r2, [r7, #4]
 8000a8e:	603b      	str	r3, [r7, #0]
    int32_t range_pos = (int32_t)max - (int32_t)neutral;
 8000a90:	683a      	ldr	r2, [r7, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	1ad3      	subs	r3, r2, r3
 8000a96:	61bb      	str	r3, [r7, #24]
    int32_t range_neg = (int32_t)neutral - (int32_t)min;
 8000a98:	687a      	ldr	r2, [r7, #4]
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	617b      	str	r3, [r7, #20]
    int32_t out;

    if ((int32_t)raw >= (int32_t)neutral) {
 8000aa0:	68fa      	ldr	r2, [r7, #12]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	db0a      	blt.n	8000abe <MapRawAxisToPercent+0x3c>
        out = (int32_t)(( (int32_t)raw - (int32_t)neutral ) * 100) / range_pos;
 8000aa8:	68fa      	ldr	r2, [r7, #12]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	2264      	movs	r2, #100	@ 0x64
 8000ab0:	fb03 f202 	mul.w	r2, r3, r2
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	fb92 f3f3 	sdiv	r3, r2, r3
 8000aba:	61fb      	str	r3, [r7, #28]
 8000abc:	e009      	b.n	8000ad2 <MapRawAxisToPercent+0x50>
    } else {
        out = (int32_t)(( (int32_t)raw - (int32_t)neutral ) * 100) / range_neg;
 8000abe:	68fa      	ldr	r2, [r7, #12]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	1ad3      	subs	r3, r2, r3
 8000ac4:	2264      	movs	r2, #100	@ 0x64
 8000ac6:	fb03 f202 	mul.w	r2, r3, r2
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ad0:	61fb      	str	r3, [r7, #28]
    }

    // Clamp to [-100, 100]
    if (out > 100)  out = 100;
 8000ad2:	69fb      	ldr	r3, [r7, #28]
 8000ad4:	2b64      	cmp	r3, #100	@ 0x64
 8000ad6:	dd01      	ble.n	8000adc <MapRawAxisToPercent+0x5a>
 8000ad8:	2364      	movs	r3, #100	@ 0x64
 8000ada:	61fb      	str	r3, [r7, #28]
    if (out < -100) out = -100;
 8000adc:	69fb      	ldr	r3, [r7, #28]
 8000ade:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000ae2:	da02      	bge.n	8000aea <MapRawAxisToPercent+0x68>
 8000ae4:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8000ae8:	61fb      	str	r3, [r7, #28]

    return out;
 8000aea:	69fb      	ldr	r3, [r7, #28]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3724      	adds	r7, #36	@ 0x24
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <Apply_CrossAxis_Compensation>:

//create a dominant axis to deal with cross-talk between axis x and y
static void Apply_CrossAxis_Compensation(int32_t *x, int32_t *y)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
    int32_t original_x = *x;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	60fb      	str	r3, [r7, #12]
    int32_t original_y = *y;
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	60bb      	str	r3, [r7, #8]

    // Snap mostly-horizontal
    if (abs(original_x) > 70 && abs(original_y) < 30) {
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	bfb8      	it	lt
 8000b14:	425b      	neglt	r3, r3
 8000b16:	2b46      	cmp	r3, #70	@ 0x46
 8000b18:	dd0a      	ble.n	8000b30 <Apply_CrossAxis_Compensation+0x38>
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	f113 0f1d 	cmn.w	r3, #29
 8000b20:	db06      	blt.n	8000b30 <Apply_CrossAxis_Compensation+0x38>
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	2b1d      	cmp	r3, #29
 8000b26:	dc03      	bgt.n	8000b30 <Apply_CrossAxis_Compensation+0x38>
        *y = 0;
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	e043      	b.n	8000bb8 <Apply_CrossAxis_Compensation+0xc0>
    }
    // Snap mostly-vertical
    else if (abs(original_y) > 70 && abs(original_x) < 30) {
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	bfb8      	it	lt
 8000b36:	425b      	neglt	r3, r3
 8000b38:	2b46      	cmp	r3, #70	@ 0x46
 8000b3a:	dd0a      	ble.n	8000b52 <Apply_CrossAxis_Compensation+0x5a>
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	f113 0f1d 	cmn.w	r3, #29
 8000b42:	db06      	blt.n	8000b52 <Apply_CrossAxis_Compensation+0x5a>
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	2b1d      	cmp	r3, #29
 8000b48:	dc03      	bgt.n	8000b52 <Apply_CrossAxis_Compensation+0x5a>
        *x = 0;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	601a      	str	r2, [r3, #0]
 8000b50:	e032      	b.n	8000bb8 <Apply_CrossAxis_Compensation+0xc0>
    }
    // Strong diagonal â†’ reduce the weaker axis
    else if (abs(original_x) > 40 && abs(original_y) > 40) {
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	bfb8      	it	lt
 8000b58:	425b      	neglt	r3, r3
 8000b5a:	2b28      	cmp	r3, #40	@ 0x28
 8000b5c:	dd2c      	ble.n	8000bb8 <Apply_CrossAxis_Compensation+0xc0>
 8000b5e:	68bb      	ldr	r3, [r7, #8]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	bfb8      	it	lt
 8000b64:	425b      	neglt	r3, r3
 8000b66:	2b28      	cmp	r3, #40	@ 0x28
 8000b68:	dd26      	ble.n	8000bb8 <Apply_CrossAxis_Compensation+0xc0>
        if (abs(original_x) > abs(original_y)) {
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000b70:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	bfb8      	it	lt
 8000b7a:	425b      	neglt	r3, r3
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	dd0d      	ble.n	8000b9c <Apply_CrossAxis_Compensation+0xa4>
            *y = (original_y * 30) / 100;  // shrink Y
 8000b80:	68ba      	ldr	r2, [r7, #8]
 8000b82:	4613      	mov	r3, r2
 8000b84:	011b      	lsls	r3, r3, #4
 8000b86:	1a9b      	subs	r3, r3, r2
 8000b88:	005b      	lsls	r3, r3, #1
 8000b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8000bc4 <Apply_CrossAxis_Compensation+0xcc>)
 8000b8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000b90:	1152      	asrs	r2, r2, #5
 8000b92:	17db      	asrs	r3, r3, #31
 8000b94:	1ad2      	subs	r2, r2, r3
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	601a      	str	r2, [r3, #0]
        } else {
            *x = (original_x * 30) / 100;  // shrink X
        }
    }
}
 8000b9a:	e00d      	b.n	8000bb8 <Apply_CrossAxis_Compensation+0xc0>
            *x = (original_x * 30) / 100;  // shrink X
 8000b9c:	68fa      	ldr	r2, [r7, #12]
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	011b      	lsls	r3, r3, #4
 8000ba2:	1a9b      	subs	r3, r3, r2
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	4a07      	ldr	r2, [pc, #28]	@ (8000bc4 <Apply_CrossAxis_Compensation+0xcc>)
 8000ba8:	fb82 1203 	smull	r1, r2, r2, r3
 8000bac:	1152      	asrs	r2, r2, #5
 8000bae:	17db      	asrs	r3, r3, #31
 8000bb0:	1ad2      	subs	r2, r2, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	601a      	str	r2, [r3, #0]
}
 8000bb6:	e7ff      	b.n	8000bb8 <Apply_CrossAxis_Compensation+0xc0>
 8000bb8:	bf00      	nop
 8000bba:	3714      	adds	r7, #20
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	51eb851f 	.word	0x51eb851f

08000bc8 <Read_Calibrated_Joystick>:

//calibrating joystick in percentage form
void Read_Calibrated_Joystick(int32_t *x_out, int32_t *y_out)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
    uint32_t raw_x = Read_ADC_Channel(ADC_CHANNEL_5);
 8000bd2:	4816      	ldr	r0, [pc, #88]	@ (8000c2c <Read_Calibrated_Joystick+0x64>)
 8000bd4:	f000 f9cc 	bl	8000f70 <Read_ADC_Channel>
 8000bd8:	6178      	str	r0, [r7, #20]
    uint32_t raw_y = Read_ADC_Channel(ADC_CHANNEL_6);
 8000bda:	4815      	ldr	r0, [pc, #84]	@ (8000c30 <Read_Calibrated_Joystick+0x68>)
 8000bdc:	f000 f9c8 	bl	8000f70 <Read_ADC_Channel>
 8000be0:	6138      	str	r0, [r7, #16]

    int32_t x_pct = MapRawAxisToPercent(raw_x,
 8000be2:	f44f 73d1 	mov.w	r3, #418	@ 0x1a2
 8000be6:	4619      	mov	r1, r3
 8000be8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000bec:	461a      	mov	r2, r3
 8000bee:	f640 431c 	movw	r3, #3100	@ 0xc1c
 8000bf2:	6978      	ldr	r0, [r7, #20]
 8000bf4:	f7ff ff45 	bl	8000a82 <MapRawAxisToPercent>
 8000bf8:	60f8      	str	r0, [r7, #12]
                                        JOY_X_MIN,
                                        JOY_X_CENTER,
                                        JOY_X_MAX);

    int32_t y_pct = MapRawAxisToPercent(raw_y,
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c02:	461a      	mov	r2, r3
 8000c04:	f640 4392 	movw	r3, #3218	@ 0xc92
 8000c08:	6938      	ldr	r0, [r7, #16]
 8000c0a:	f7ff ff3a 	bl	8000a82 <MapRawAxisToPercent>
 8000c0e:	60b8      	str	r0, [r7, #8]
                                        JOY_Y_MIN,
                                        JOY_Y_CENTER,
                                        JOY_Y_MAX);

    *x_out = x_pct;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	68fa      	ldr	r2, [r7, #12]
 8000c14:	601a      	str	r2, [r3, #0]
    *y_out = y_pct;
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	68ba      	ldr	r2, [r7, #8]
 8000c1a:	601a      	str	r2, [r3, #0]

    // Cross-axis cleanup (no cos/sin, just logic)
    Apply_CrossAxis_Compensation(x_out, y_out);
 8000c1c:	6839      	ldr	r1, [r7, #0]
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	f7ff ff6a 	bl	8000af8 <Apply_CrossAxis_Compensation>
}
 8000c24:	bf00      	nop
 8000c26:	3718      	adds	r7, #24
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	14f00020 	.word	0x14f00020
 8000c30:	19200040 	.word	0x19200040

08000c34 <Map_JoyPercent_To_Pulse>:

//converting percentage to servo pulse value
uint16_t Map_JoyPercent_To_Pulse(int32_t pct)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b085      	sub	sp, #20
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
    // pct in [-100 .. 100], 0 is center
    // DEAD_BAND is your existing deadzone in percent (e.g. 5 or 10)
    const int32_t DEAD_BAND_PERCENT = 5;
 8000c3c:	2305      	movs	r3, #5
 8000c3e:	60bb      	str	r3, [r7, #8]

    if (abs(pct) < DEAD_BAND_PERCENT) {
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	bfb8      	it	lt
 8000c46:	425b      	neglt	r3, r3
 8000c48:	68ba      	ldr	r2, [r7, #8]
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	dd02      	ble.n	8000c54 <Map_JoyPercent_To_Pulse+0x20>
        return SERVO_CENTER;  // center pulse
 8000c4e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000c52:	e03e      	b.n	8000cd2 <Map_JoyPercent_To_Pulse+0x9e>
    }

    int32_t out;

    if (pct < 0) {
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	da14      	bge.n	8000c84 <Map_JoyPercent_To_Pulse+0x50>
        // [-100 .. 0) -> [SERVO_MIN_PULSE .. SERVO_STOP)
        out = (pct + 100) * (SERVO_CENTER - SERVO_MIN) / 100 + SERVO_MIN;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	3364      	adds	r3, #100	@ 0x64
 8000c5e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000c62:	4611      	mov	r1, r2
 8000c64:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c68:	1a8a      	subs	r2, r1, r2
 8000c6a:	fb02 f303 	mul.w	r3, r2, r3
 8000c6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ce0 <Map_JoyPercent_To_Pulse+0xac>)
 8000c70:	fb82 1203 	smull	r1, r2, r2, r3
 8000c74:	1152      	asrs	r2, r2, #5
 8000c76:	17db      	asrs	r3, r3, #31
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c7e:	4413      	add	r3, r2
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	e012      	b.n	8000caa <Map_JoyPercent_To_Pulse+0x76>
    } else {
        // (0 .. 100] -> (SERVO_STOP .. SERVO_MAX_PULSE]
        out = pct * (SERVO_MAX - SERVO_CENTER) / 100 + SERVO_CENTER;
 8000c84:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c88:	461a      	mov	r2, r3
 8000c8a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000c8e:	1ad3      	subs	r3, r2, r3
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	fb02 f303 	mul.w	r3, r2, r3
 8000c96:	4a12      	ldr	r2, [pc, #72]	@ (8000ce0 <Map_JoyPercent_To_Pulse+0xac>)
 8000c98:	fb82 1203 	smull	r1, r2, r2, r3
 8000c9c:	1152      	asrs	r2, r2, #5
 8000c9e:	17db      	asrs	r3, r3, #31
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000ca6:	4413      	add	r3, r2
 8000ca8:	60fb      	str	r3, [r7, #12]
    }

    if (out < SERVO_MIN) out = SERVO_MIN;
 8000caa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cae:	461a      	mov	r2, r3
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	da02      	bge.n	8000cbc <Map_JoyPercent_To_Pulse+0x88>
 8000cb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cba:	60fb      	str	r3, [r7, #12]
    if (out > SERVO_MAX) out = SERVO_MAX;
 8000cbc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	dd02      	ble.n	8000cce <Map_JoyPercent_To_Pulse+0x9a>
 8000cc8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ccc:	60fb      	str	r3, [r7, #12]

    return (uint16_t)out;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	b29b      	uxth	r3, r3
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3714      	adds	r7, #20
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	51eb851f 	.word	0x51eb851f

08000ce4 <joystickTask>:

//joystick task will use functions explained above to create the final value which will be passed to the
//servos
void joystickTask(void *argument)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
	const uint32_t task_delay = 20; // 50 Hz
 8000cec:	2314      	movs	r3, #20
 8000cee:	617b      	str	r3, [r7, #20]
	    uint16_t mapped_x, mapped_y;

	    for(;;)
	    {
	        // 1. Read calibrated joystick in [-100..100] with cross-axis compensation
	        Read_Calibrated_Joystick(&joy_x_pct, &joy_y_pct);
 8000cf0:	f107 0208 	add.w	r2, r7, #8
 8000cf4:	f107 030c 	add.w	r3, r7, #12
 8000cf8:	4611      	mov	r1, r2
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff ff64 	bl	8000bc8 <Read_Calibrated_Joystick>

	        // 2. Map to servo pulses
	        mapped_x = Map_JoyPercent_To_Pulse(joy_x_pct);
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff ff96 	bl	8000c34 <Map_JoyPercent_To_Pulse>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	827b      	strh	r3, [r7, #18]
	        mapped_y = Map_JoyPercent_To_Pulse(joy_y_pct);
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff ff90 	bl	8000c34 <Map_JoyPercent_To_Pulse>
 8000d14:	4603      	mov	r3, r0
 8000d16:	823b      	strh	r3, [r7, #16]

	        // 3. Update shared data (servoTask still does slew + trim)
	        if(osMutexAcquire(g_dataMutexHandle, 10) == osOK)
 8000d18:	4b0f      	ldr	r3, [pc, #60]	@ (8000d58 <joystickTask+0x74>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	210a      	movs	r1, #10
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f006 fa79 	bl	8007216 <osMutexAcquire>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d112      	bne.n	8000d50 <joystickTask+0x6c>
	        {
	            g_sharedData.joystick_x    = joy_x_pct; // or keep for debugging
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d5c <joystickTask+0x78>)
 8000d30:	601a      	str	r2, [r3, #0]
	            g_sharedData.joystick_y    = joy_y_pct;
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	461a      	mov	r2, r3
 8000d36:	4b09      	ldr	r3, [pc, #36]	@ (8000d5c <joystickTask+0x78>)
 8000d38:	605a      	str	r2, [r3, #4]
	            g_sharedData.servo_x_pulse = mapped_x;
 8000d3a:	4a08      	ldr	r2, [pc, #32]	@ (8000d5c <joystickTask+0x78>)
 8000d3c:	8a7b      	ldrh	r3, [r7, #18]
 8000d3e:	8113      	strh	r3, [r2, #8]
	            g_sharedData.servo_y_pulse = mapped_y;
 8000d40:	4a06      	ldr	r2, [pc, #24]	@ (8000d5c <joystickTask+0x78>)
 8000d42:	8a3b      	ldrh	r3, [r7, #16]
 8000d44:	8153      	strh	r3, [r2, #10]
	            osMutexRelease(g_dataMutexHandle);
 8000d46:	4b04      	ldr	r3, [pc, #16]	@ (8000d58 <joystickTask+0x74>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f006 faae 	bl	80072ac <osMutexRelease>
	        }

	        osDelay(task_delay);
 8000d50:	6978      	ldr	r0, [r7, #20]
 8000d52:	f006 f9bf 	bl	80070d4 <osDelay>
	        Read_Calibrated_Joystick(&joy_x_pct, &joy_y_pct);
 8000d56:	e7cb      	b.n	8000cf0 <joystickTask+0xc>
 8000d58:	200000f4 	.word	0x200000f4
 8000d5c:	200000e4 	.word	0x200000e4

08000d60 <servoTask>:
}

//servo task where we move servo but we restrict movement on y so that board does not tilt too much
//and we control speed of movment. We also recenter due to mechanical error (propeller misplacement)
void servoTask(void *argument)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b088      	sub	sp, #32
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
    const uint32_t task_delay = 20; // 50 Hz
 8000d68:	2314      	movs	r3, #20
 8000d6a:	613b      	str	r3, [r7, #16]
    static uint16_t filtered_y_pulse = SERVO_CENTER + SERVO_Y_CENTER_TRIM;
    static uint16_t filtered_x_pulse = SERVO_CENTER;

    for(;;)
    {
        if(osMutexAcquire(g_dataMutexHandle, 10) == osOK)
 8000d6c:	4b3e      	ldr	r3, [pc, #248]	@ (8000e68 <servoTask+0x108>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	210a      	movs	r1, #10
 8000d72:	4618      	mov	r0, r3
 8000d74:	f006 fa4f 	bl	8007216 <osMutexAcquire>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d10b      	bne.n	8000d96 <servoTask+0x36>
        {
            local_x_pulse = g_sharedData.servo_x_pulse;
 8000d7e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e6c <servoTask+0x10c>)
 8000d80:	891b      	ldrh	r3, [r3, #8]
 8000d82:	83fb      	strh	r3, [r7, #30]
            local_y_pulse = g_sharedData.servo_y_pulse;
 8000d84:	4b39      	ldr	r3, [pc, #228]	@ (8000e6c <servoTask+0x10c>)
 8000d86:	895b      	ldrh	r3, [r3, #10]
 8000d88:	83bb      	strh	r3, [r7, #28]
            osMutexRelease(g_dataMutexHandle);
 8000d8a:	4b37      	ldr	r3, [pc, #220]	@ (8000e68 <servoTask+0x108>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f006 fa8c 	bl	80072ac <osMutexRelease>
 8000d94:	e006      	b.n	8000da4 <servoTask+0x44>
        }
        else
        {
            local_x_pulse = SERVO_CENTER;
 8000d96:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000d9a:	83fb      	strh	r3, [r7, #30]
            local_y_pulse = SERVO_CENTER + SERVO_Y_CENTER_TRIM;
 8000d9c:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000da0:	3b32      	subs	r3, #50	@ 0x32
 8000da2:	83bb      	strh	r3, [r7, #28]
        }

        // ---------- X smoothing (slow movement) ----------
        int16_t diffX = (int16_t)local_x_pulse - (int16_t)filtered_x_pulse;
 8000da4:	4b32      	ldr	r3, [pc, #200]	@ (8000e70 <servoTask+0x110>)
 8000da6:	881b      	ldrh	r3, [r3, #0]
 8000da8:	8bfa      	ldrh	r2, [r7, #30]
 8000daa:	1ad3      	subs	r3, r2, r3
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	837b      	strh	r3, [r7, #26]

        if (diffX > SERVO_X_SLEW_STEP)
 8000db0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000db4:	2b1e      	cmp	r3, #30
 8000db6:	dd02      	ble.n	8000dbe <servoTask+0x5e>
            diffX = SERVO_X_SLEW_STEP;
 8000db8:	231e      	movs	r3, #30
 8000dba:	837b      	strh	r3, [r7, #26]
 8000dbc:	e007      	b.n	8000dce <servoTask+0x6e>
        else if (diffX < -SERVO_X_SLEW_STEP)
 8000dbe:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000dc2:	f113 0f1e 	cmn.w	r3, #30
 8000dc6:	da02      	bge.n	8000dce <servoTask+0x6e>
            diffX = -SERVO_X_SLEW_STEP;
 8000dc8:	f64f 73e2 	movw	r3, #65506	@ 0xffe2
 8000dcc:	837b      	strh	r3, [r7, #26]

        filtered_x_pulse = (uint16_t)((int16_t)filtered_x_pulse + diffX);
 8000dce:	4b28      	ldr	r3, [pc, #160]	@ (8000e70 <servoTask+0x110>)
 8000dd0:	881a      	ldrh	r2, [r3, #0]
 8000dd2:	8b7b      	ldrh	r3, [r7, #26]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	b29a      	uxth	r2, r3
 8000dd8:	4b25      	ldr	r3, [pc, #148]	@ (8000e70 <servoTask+0x110>)
 8000dda:	801a      	strh	r2, [r3, #0]

        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, filtered_x_pulse);
 8000ddc:	4b24      	ldr	r3, [pc, #144]	@ (8000e70 <servoTask+0x110>)
 8000dde:	881a      	ldrh	r2, [r3, #0]
 8000de0:	4b24      	ldr	r3, [pc, #144]	@ (8000e74 <servoTask+0x114>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	63da      	str	r2, [r3, #60]	@ 0x3c


        // ---------- Y: symmetric range around NEW center ----------

        // Treat SERVO_CENTER as logical center coming from map_axis
        int16_t offset = (int16_t)local_y_pulse - (int16_t)SERVO_CENTER;
 8000de6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000dea:	8bbb      	ldrh	r3, [r7, #28]
 8000dec:	1a9b      	subs	r3, r3, r2
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	833b      	strh	r3, [r7, #24]

        // Clamp offset symmetrically
        if (offset > SERVO_Y_MAX_OFFSET)
 8000df2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000df6:	2b96      	cmp	r3, #150	@ 0x96
 8000df8:	dd02      	ble.n	8000e00 <servoTask+0xa0>
            offset = SERVO_Y_MAX_OFFSET;
 8000dfa:	2396      	movs	r3, #150	@ 0x96
 8000dfc:	833b      	strh	r3, [r7, #24]
 8000dfe:	e007      	b.n	8000e10 <servoTask+0xb0>
        else if (offset < -SERVO_Y_MAX_OFFSET)
 8000e00:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000e04:	f113 0f96 	cmn.w	r3, #150	@ 0x96
 8000e08:	da02      	bge.n	8000e10 <servoTask+0xb0>
            offset = -SERVO_Y_MAX_OFFSET;
 8000e0a:	f64f 736a 	movw	r3, #65386	@ 0xff6a
 8000e0e:	833b      	strh	r3, [r7, #24]

        // NEW center = SERVO_CENTER + SERVO_Y_CENTER_TRIM
        uint16_t target_y_pulse = (uint16_t)(
            (int16_t)SERVO_CENTER + SERVO_Y_CENTER_TRIM + offset
 8000e10:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000e14:	8b3b      	ldrh	r3, [r7, #24]
 8000e16:	4413      	add	r3, r2
 8000e18:	b29b      	uxth	r3, r3
        uint16_t target_y_pulse = (uint16_t)(
 8000e1a:	3b32      	subs	r3, #50	@ 0x32
 8000e1c:	81fb      	strh	r3, [r7, #14]
        );

        // Slew toward target
        int16_t diff = (int16_t)target_y_pulse - (int16_t)filtered_y_pulse;
 8000e1e:	4b16      	ldr	r3, [pc, #88]	@ (8000e78 <servoTask+0x118>)
 8000e20:	881b      	ldrh	r3, [r3, #0]
 8000e22:	89fa      	ldrh	r2, [r7, #14]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	82fb      	strh	r3, [r7, #22]

        if (diff > SERVO_Y_SLEW_STEP)
 8000e2a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000e2e:	2b1e      	cmp	r3, #30
 8000e30:	dd02      	ble.n	8000e38 <servoTask+0xd8>
            diff = SERVO_Y_SLEW_STEP;
 8000e32:	231e      	movs	r3, #30
 8000e34:	82fb      	strh	r3, [r7, #22]
 8000e36:	e007      	b.n	8000e48 <servoTask+0xe8>
        else if (diff < -SERVO_Y_SLEW_STEP)
 8000e38:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000e3c:	f113 0f1e 	cmn.w	r3, #30
 8000e40:	da02      	bge.n	8000e48 <servoTask+0xe8>
            diff = -SERVO_Y_SLEW_STEP;
 8000e42:	f64f 73e2 	movw	r3, #65506	@ 0xffe2
 8000e46:	82fb      	strh	r3, [r7, #22]

        filtered_y_pulse = (uint16_t)((int16_t)filtered_y_pulse + diff);
 8000e48:	4b0b      	ldr	r3, [pc, #44]	@ (8000e78 <servoTask+0x118>)
 8000e4a:	881a      	ldrh	r2, [r3, #0]
 8000e4c:	8afb      	ldrh	r3, [r7, #22]
 8000e4e:	4413      	add	r3, r2
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	4b09      	ldr	r3, [pc, #36]	@ (8000e78 <servoTask+0x118>)
 8000e54:	801a      	strh	r2, [r3, #0]

        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, filtered_y_pulse);
 8000e56:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <servoTask+0x118>)
 8000e58:	881a      	ldrh	r2, [r3, #0]
 8000e5a:	4b08      	ldr	r3, [pc, #32]	@ (8000e7c <servoTask+0x11c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	639a      	str	r2, [r3, #56]	@ 0x38

        osDelay(task_delay);
 8000e60:	6938      	ldr	r0, [r7, #16]
 8000e62:	f006 f937 	bl	80070d4 <osDelay>
    {
 8000e66:	e781      	b.n	8000d6c <servoTask+0xc>
 8000e68:	200000f4 	.word	0x200000f4
 8000e6c:	200000e4 	.word	0x200000e4
 8000e70:	20000000 	.word	0x20000000
 8000e74:	20000164 	.word	0x20000164
 8000e78:	20000002 	.word	0x20000002
 8000e7c:	200001b0 	.word	0x200001b0

08000e80 <buzzerTask>:
    }
}

//buzzer, buzzes at the start of the game and win you finish the maze
void buzzerTask(void *argument)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
    const uint32_t task_delay = 50;
 8000e88:	2332      	movs	r3, #50	@ 0x32
 8000e8a:	60bb      	str	r3, [r7, #8]
    uint8_t local_buzzer_flag;

    for(;;)
    {
        if(osMutexAcquire(g_dataMutexHandle, 10) == osOK)
 8000e8c:	4b17      	ldr	r3, [pc, #92]	@ (8000eec <buzzerTask+0x6c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	210a      	movs	r1, #10
 8000e92:	4618      	mov	r0, r3
 8000e94:	f006 f9bf 	bl	8007216 <osMutexAcquire>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d107      	bne.n	8000eae <buzzerTask+0x2e>
        {
            local_buzzer_flag = g_sharedData.buzzer_active;
 8000e9e:	4b14      	ldr	r3, [pc, #80]	@ (8000ef0 <buzzerTask+0x70>)
 8000ea0:	7b1b      	ldrb	r3, [r3, #12]
 8000ea2:	73fb      	strb	r3, [r7, #15]
            osMutexRelease(g_dataMutexHandle);
 8000ea4:	4b11      	ldr	r3, [pc, #68]	@ (8000eec <buzzerTask+0x6c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f006 f9ff 	bl	80072ac <osMutexRelease>
        }



        if(local_buzzer_flag)
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d012      	beq.n	8000eda <buzzerTask+0x5a>
        {
            //Short activation to indicate event happening
        	play_tone(300);
 8000eb4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000eb8:	f7ff fdca 	bl	8000a50 <play_tone>
        	osMutexAcquire(g_dataMutexHandle, 10);
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <buzzerTask+0x6c>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	210a      	movs	r1, #10
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f006 f9a7 	bl	8007216 <osMutexAcquire>
            g_sharedData.buzzer_active = 0;
 8000ec8:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <buzzerTask+0x70>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	731a      	strb	r2, [r3, #12]
            osMutexRelease(g_dataMutexHandle);
 8000ece:	4b07      	ldr	r3, [pc, #28]	@ (8000eec <buzzerTask+0x6c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f006 f9ea 	bl	80072ac <osMutexRelease>
 8000ed8:	e003      	b.n	8000ee2 <buzzerTask+0x62>

        }
        else
        {
            // Silent when inactive
            osDelay(300);
 8000eda:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000ede:	f006 f8f9 	bl	80070d4 <osDelay>
        }

        osDelay(task_delay);
 8000ee2:	68b8      	ldr	r0, [r7, #8]
 8000ee4:	f006 f8f6 	bl	80070d4 <osDelay>
        if(osMutexAcquire(g_dataMutexHandle, 10) == osOK)
 8000ee8:	e7d0      	b.n	8000e8c <buzzerTask+0xc>
 8000eea:	bf00      	nop
 8000eec:	200000f4 	.word	0x200000f4
 8000ef0:	200000e4 	.word	0x200000e4

08000ef4 <printerTask>:
    }
}

void printerTask(void *argument)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08c      	sub	sp, #48	@ 0x30
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
    const uint32_t task_delay = 2000;
 8000efc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f00:	62fb      	str	r3, [r7, #44]	@ 0x2c

    for (;;)
    {
        int32_t ldr = LightSensor_ReadLux(&hi2c1);
 8000f02:	4816      	ldr	r0, [pc, #88]	@ (8000f5c <printerTask+0x68>)
 8000f04:	f7ff fd5e 	bl	80009c4 <LightSensor_ReadLux>
 8000f08:	62b8      	str	r0, [r7, #40]	@ 0x28

        //if value bigger than 150, ball is covering photoresistor and you win
        if (ldr >= 150) {
 8000f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f0c:	2b95      	cmp	r3, #149	@ 0x95
 8000f0e:	dd21      	ble.n	8000f54 <printerTask+0x60>
            char buf[32];
            sprintf(buf, "YOU WIN!\r\n");
 8000f10:	f107 0308 	add.w	r3, r7, #8
 8000f14:	4912      	ldr	r1, [pc, #72]	@ (8000f60 <printerTask+0x6c>)
 8000f16:	4618      	mov	r0, r3
 8000f18:	f009 f9be 	bl	800a298 <siprintf>
            HAL_UART_Transmit(&huart2, buf, strlen(buf), HAL_MAX_DELAY);
 8000f1c:	f107 0308 	add.w	r3, r7, #8
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff f955 	bl	80001d0 <strlen>
 8000f26:	4603      	mov	r3, r0
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	f107 0108 	add.w	r1, r7, #8
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f32:	480c      	ldr	r0, [pc, #48]	@ (8000f64 <printerTask+0x70>)
 8000f34:	f005 fa60 	bl	80063f8 <HAL_UART_Transmit>
            osMutexAcquire(g_dataMutexHandle, 10);
 8000f38:	4b0b      	ldr	r3, [pc, #44]	@ (8000f68 <printerTask+0x74>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	210a      	movs	r1, #10
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f006 f969 	bl	8007216 <osMutexAcquire>
			g_sharedData.buzzer_active = 1;
 8000f44:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <printerTask+0x78>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	731a      	strb	r2, [r3, #12]
			osMutexRelease(g_dataMutexHandle);
 8000f4a:	4b07      	ldr	r3, [pc, #28]	@ (8000f68 <printerTask+0x74>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f006 f9ac 	bl	80072ac <osMutexRelease>

        } else {

        }

        osDelay(task_delay);
 8000f54:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000f56:	f006 f8bd 	bl	80070d4 <osDelay>
    {
 8000f5a:	e7d2      	b.n	8000f02 <printerTask+0xe>
 8000f5c:	2000010c 	.word	0x2000010c
 8000f60:	0800ad0c 	.word	0x0800ad0c
 8000f64:	200001fc 	.word	0x200001fc
 8000f68:	200000f4 	.word	0x200000f4
 8000f6c:	200000e4 	.word	0x200000e4

08000f70 <Read_ADC_Channel>:
    }
}

//readiing joystick voltages from channel 5 & 6
uint32_t Read_ADC_Channel(uint32_t channel)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000f78:	f107 0308 	add.w	r3, r7, #8
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]
 8000f84:	60da      	str	r2, [r3, #12]
 8000f86:	611a      	str	r2, [r3, #16]
 8000f88:	615a      	str	r2, [r3, #20]

    sConfig.Channel      = channel;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	60bb      	str	r3, [r7, #8]
    sConfig.Rank         = ADC_REGULAR_RANK_1;
 8000f8e:	2306      	movs	r3, #6
 8000f90:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000f92:	2304      	movs	r3, #4
 8000f94:	613b      	str	r3, [r7, #16]

    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000f96:	f107 0308 	add.w	r3, r7, #8
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4809      	ldr	r0, [pc, #36]	@ (8000fc4 <Read_ADC_Channel+0x54>)
 8000f9e:	f001 fa43 	bl	8002428 <HAL_ADC_ConfigChannel>
    HAL_ADC_Start(&hadc1);
 8000fa2:	4808      	ldr	r0, [pc, #32]	@ (8000fc4 <Read_ADC_Channel+0x54>)
 8000fa4:	f001 f8a0 	bl	80020e8 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fac:	4805      	ldr	r0, [pc, #20]	@ (8000fc4 <Read_ADC_Channel+0x54>)
 8000fae:	f001 f955 	bl	800225c <HAL_ADC_PollForConversion>

    return HAL_ADC_GetValue(&hadc1);
 8000fb2:	4804      	ldr	r0, [pc, #16]	@ (8000fc4 <Read_ADC_Channel+0x54>)
 8000fb4:	f001 fa2a 	bl	800240c <HAL_ADC_GetValue>
 8000fb8:	4603      	mov	r3, r0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3720      	adds	r7, #32
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000080 	.word	0x20000080

08000fc8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08a      	sub	sp, #40	@ 0x28
 8000fcc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	605a      	str	r2, [r3, #4]
 8000fd8:	609a      	str	r2, [r3, #8]
 8000fda:	60da      	str	r2, [r3, #12]
 8000fdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fde:	4b34      	ldr	r3, [pc, #208]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe2:	4a33      	ldr	r2, [pc, #204]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 8000fe4:	f043 0304 	orr.w	r3, r3, #4
 8000fe8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fea:	4b31      	ldr	r3, [pc, #196]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fee:	f003 0304 	and.w	r3, r3, #4
 8000ff2:	613b      	str	r3, [r7, #16]
 8000ff4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ff6:	4b2e      	ldr	r3, [pc, #184]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffa:	4a2d      	ldr	r2, [pc, #180]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 8000ffc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001000:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001002:	4b2b      	ldr	r3, [pc, #172]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	4b28      	ldr	r3, [pc, #160]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001012:	4a27      	ldr	r2, [pc, #156]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800101a:	4b25      	ldr	r3, [pc, #148]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	60bb      	str	r3, [r7, #8]
 8001024:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001026:	4b22      	ldr	r3, [pc, #136]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102a:	4a21      	ldr	r2, [pc, #132]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 800102c:	f043 0302 	orr.w	r3, r3, #2
 8001030:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001032:	4b1f      	ldr	r3, [pc, #124]	@ (80010b0 <MX_GPIO_Init+0xe8>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8001044:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001048:	f002 f9cc 	bl	80033e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800104c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001050:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001052:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001056:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	4619      	mov	r1, r3
 8001062:	4814      	ldr	r0, [pc, #80]	@ (80010b4 <MX_GPIO_Init+0xec>)
 8001064:	f002 f814 	bl	8003090 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001068:	2320      	movs	r3, #32
 800106a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106c:	2301      	movs	r3, #1
 800106e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001074:	2300      	movs	r3, #0
 8001076:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	4619      	mov	r1, r3
 800107e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001082:	f002 f805 	bl	8003090 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001086:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800108a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108c:	2301      	movs	r3, #1
 800108e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001090:	2302      	movs	r3, #2
 8001092:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	2300      	movs	r3, #0
 8001096:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	4619      	mov	r1, r3
 800109e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a2:	f001 fff5 	bl	8003090 <HAL_GPIO_Init>

}
 80010a6:	bf00      	nop
 80010a8:	3728      	adds	r7, #40	@ 0x28
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40021000 	.word	0x40021000
 80010b4:	48000800 	.word	0x48000800

080010b8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010bc:	4b1b      	ldr	r3, [pc, #108]	@ (800112c <MX_I2C1_Init+0x74>)
 80010be:	4a1c      	ldr	r2, [pc, #112]	@ (8001130 <MX_I2C1_Init+0x78>)
 80010c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80010c2:	4b1a      	ldr	r3, [pc, #104]	@ (800112c <MX_I2C1_Init+0x74>)
 80010c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001134 <MX_I2C1_Init+0x7c>)
 80010c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80010c8:	4b18      	ldr	r3, [pc, #96]	@ (800112c <MX_I2C1_Init+0x74>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ce:	4b17      	ldr	r3, [pc, #92]	@ (800112c <MX_I2C1_Init+0x74>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010d4:	4b15      	ldr	r3, [pc, #84]	@ (800112c <MX_I2C1_Init+0x74>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80010da:	4b14      	ldr	r3, [pc, #80]	@ (800112c <MX_I2C1_Init+0x74>)
 80010dc:	2200      	movs	r2, #0
 80010de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010e0:	4b12      	ldr	r3, [pc, #72]	@ (800112c <MX_I2C1_Init+0x74>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010e6:	4b11      	ldr	r3, [pc, #68]	@ (800112c <MX_I2C1_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ec:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <MX_I2C1_Init+0x74>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010f2:	480e      	ldr	r0, [pc, #56]	@ (800112c <MX_I2C1_Init+0x74>)
 80010f4:	f002 f98e 	bl	8003414 <HAL_I2C_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010fe:	f000 f946 	bl	800138e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001102:	2100      	movs	r1, #0
 8001104:	4809      	ldr	r0, [pc, #36]	@ (800112c <MX_I2C1_Init+0x74>)
 8001106:	f002 fed5 	bl	8003eb4 <HAL_I2CEx_ConfigAnalogFilter>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001110:	f000 f93d 	bl	800138e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001114:	2100      	movs	r1, #0
 8001116:	4805      	ldr	r0, [pc, #20]	@ (800112c <MX_I2C1_Init+0x74>)
 8001118:	f002 ff17 	bl	8003f4a <HAL_I2CEx_ConfigDigitalFilter>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001122:	f000 f934 	bl	800138e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	2000010c 	.word	0x2000010c
 8001130:	40005400 	.word	0x40005400
 8001134:	10d19ce4 	.word	0x10d19ce4

08001138 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b0ac      	sub	sp, #176	@ 0xb0
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001140:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	2288      	movs	r2, #136	@ 0x88
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f009 f8bf 	bl	800a2dc <memset>
  if(i2cHandle->Instance==I2C1)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a21      	ldr	r2, [pc, #132]	@ (80011e8 <HAL_I2C_MspInit+0xb0>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d13b      	bne.n	80011e0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001168:	2340      	movs	r3, #64	@ 0x40
 800116a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800116c:	2300      	movs	r3, #0
 800116e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	4618      	mov	r0, r3
 8001176:	f003 fd99 	bl	8004cac <HAL_RCCEx_PeriphCLKConfig>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001180:	f000 f905 	bl	800138e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001184:	4b19      	ldr	r3, [pc, #100]	@ (80011ec <HAL_I2C_MspInit+0xb4>)
 8001186:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001188:	4a18      	ldr	r2, [pc, #96]	@ (80011ec <HAL_I2C_MspInit+0xb4>)
 800118a:	f043 0302 	orr.w	r3, r3, #2
 800118e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001190:	4b16      	ldr	r3, [pc, #88]	@ (80011ec <HAL_I2C_MspInit+0xb4>)
 8001192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001194:	f003 0302 	and.w	r3, r3, #2
 8001198:	613b      	str	r3, [r7, #16]
 800119a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800119c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011a4:	2312      	movs	r3, #18
 80011a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b0:	2303      	movs	r3, #3
 80011b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011b6:	2304      	movs	r3, #4
 80011b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011bc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80011c0:	4619      	mov	r1, r3
 80011c2:	480b      	ldr	r0, [pc, #44]	@ (80011f0 <HAL_I2C_MspInit+0xb8>)
 80011c4:	f001 ff64 	bl	8003090 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011c8:	4b08      	ldr	r3, [pc, #32]	@ (80011ec <HAL_I2C_MspInit+0xb4>)
 80011ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011cc:	4a07      	ldr	r2, [pc, #28]	@ (80011ec <HAL_I2C_MspInit+0xb4>)
 80011ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80011d4:	4b05      	ldr	r3, [pc, #20]	@ (80011ec <HAL_I2C_MspInit+0xb4>)
 80011d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011e0:	bf00      	nop
 80011e2:	37b0      	adds	r7, #176	@ 0xb0
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40005400 	.word	0x40005400
 80011ec:	40021000 	.word	0x40021000
 80011f0:	48000400 	.word	0x48000400

080011f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b098      	sub	sp, #96	@ 0x60
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011fa:	f000 fba1 	bl	8001940 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011fe:	f000 f875 	bl	80012ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001202:	f7ff fee1 	bl	8000fc8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001206:	f000 fae5 	bl	80017d4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800120a:	f000 f95f 	bl	80014cc <MX_TIM2_Init>
  MX_TIM3_Init();
 800120e:	f000 f9b7 	bl	8001580 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001212:	f7ff f9cb 	bl	80005ac <MX_ADC1_Init>
  MX_I2C1_Init();
 8001216:	f7ff ff4f 	bl	80010b8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  // Start PWM for both servos (TIM2_CH3, TIM3_CH2, plus TIM3_CH3 for buzzer)
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) != HAL_OK) {
 800121a:	2108      	movs	r1, #8
 800121c:	482f      	ldr	r0, [pc, #188]	@ (80012dc <main+0xe8>)
 800121e:	f004 fa59 	bl	80056d4 <HAL_TIM_PWM_Start>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <main+0x38>
      Error_Handler();
 8001228:	f000 f8b1 	bl	800138e <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2) != HAL_OK) {
 800122c:	2104      	movs	r1, #4
 800122e:	482c      	ldr	r0, [pc, #176]	@ (80012e0 <main+0xec>)
 8001230:	f004 fa50 	bl	80056d4 <HAL_TIM_PWM_Start>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <main+0x4a>
      Error_Handler();
 800123a:	f000 f8a8 	bl	800138e <Error_Handler>
  }


  // Set initial center position for both servos
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, SERVO_STOP);
 800123e:	4b27      	ldr	r3, [pc, #156]	@ (80012dc <main+0xe8>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001246:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, SERVO_STOP);
 8001248:	4b25      	ldr	r3, [pc, #148]	@ (80012e0 <main+0xec>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001250:	639a      	str	r2, [r3, #56]	@ 0x38

  // LED blink to confirm init (optional)
  for (int i = 0; i < 3; i++) {
 8001252:	2300      	movs	r3, #0
 8001254:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001256:	e022      	b.n	800129e <main+0xaa>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001258:	2201      	movs	r2, #1
 800125a:	2120      	movs	r1, #32
 800125c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001260:	f002 f8c0 	bl	80033e4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001264:	2201      	movs	r2, #1
 8001266:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800126a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800126e:	f002 f8b9 	bl	80033e4 <HAL_GPIO_WritePin>

      HAL_Delay(200);
 8001272:	20c8      	movs	r0, #200	@ 0xc8
 8001274:	f000 fbe0 	bl	8001a38 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	2120      	movs	r1, #32
 800127c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001280:	f002 f8b0 	bl	80033e4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800128a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800128e:	f002 f8a9 	bl	80033e4 <HAL_GPIO_WritePin>

      HAL_Delay(200);
 8001292:	20c8      	movs	r0, #200	@ 0xc8
 8001294:	f000 fbd0 	bl	8001a38 <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 8001298:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800129a:	3301      	adds	r3, #1
 800129c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800129e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	ddd9      	ble.n	8001258 <main+0x64>
  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80012a4:	f005 fe3a 	bl	8006f1c <osKernelInitialize>
  MX_FREERTOS_Init();
 80012a8:	f7ff fa92 	bl	80007d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80012ac:	f005 fe5a 	bl	8006f64 <osKernelStart>

    /* USER CODE BEGIN 3 */
	  //uint8_t data[6];
	 // I2C_ReadBytes(0x68, 0x3B, data, 6);   // Read accelerometer 6 bytes
	  char msg[90];
	  sprintf(msg,"PHOTO: %d",LightSensor_ReadLux());
 80012b0:	f7ff fb88 	bl	80009c4 <LightSensor_ReadLux>
 80012b4:	4602      	mov	r2, r0
 80012b6:	463b      	mov	r3, r7
 80012b8:	490a      	ldr	r1, [pc, #40]	@ (80012e4 <main+0xf0>)
 80012ba:	4618      	mov	r0, r3
 80012bc:	f008 ffec 	bl	800a298 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80012c0:	463b      	mov	r3, r7
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7fe ff84 	bl	80001d0 <strlen>
 80012c8:	4603      	mov	r3, r0
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4639      	mov	r1, r7
 80012ce:	f04f 33ff 	mov.w	r3, #4294967295
 80012d2:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <main+0xf4>)
 80012d4:	f005 f890 	bl	80063f8 <HAL_UART_Transmit>
  {
 80012d8:	bf00      	nop
 80012da:	e7e9      	b.n	80012b0 <main+0xbc>
 80012dc:	20000164 	.word	0x20000164
 80012e0:	200001b0 	.word	0x200001b0
 80012e4:	0800ad18 	.word	0x0800ad18
 80012e8:	200001fc 	.word	0x200001fc

080012ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b096      	sub	sp, #88	@ 0x58
 80012f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	2244      	movs	r2, #68	@ 0x44
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f008 ffee 	bl	800a2dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001300:	463b      	mov	r3, r7
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
 800130c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800130e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001312:	f002 fe75 	bl	8004000 <HAL_PWREx_ControlVoltageScaling>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800131c:	f000 f837 	bl	800138e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001320:	2302      	movs	r3, #2
 8001322:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001324:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001328:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800132a:	2310      	movs	r3, #16
 800132c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800132e:	2302      	movs	r3, #2
 8001330:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001332:	2302      	movs	r3, #2
 8001334:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001336:	2301      	movs	r3, #1
 8001338:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800133a:	230a      	movs	r3, #10
 800133c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800133e:	2307      	movs	r3, #7
 8001340:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001342:	2302      	movs	r3, #2
 8001344:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001346:	2302      	movs	r3, #2
 8001348:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	4618      	mov	r0, r3
 8001350:	f002 feac 	bl	80040ac <HAL_RCC_OscConfig>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800135a:	f000 f818 	bl	800138e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800135e:	230f      	movs	r3, #15
 8001360:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001362:	2303      	movs	r3, #3
 8001364:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001366:	2300      	movs	r3, #0
 8001368:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001372:	463b      	mov	r3, r7
 8001374:	2104      	movs	r1, #4
 8001376:	4618      	mov	r0, r3
 8001378:	f003 fa74 	bl	8004864 <HAL_RCC_ClockConfig>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001382:	f000 f804 	bl	800138e <Error_Handler>
  }
}
 8001386:	bf00      	nop
 8001388:	3758      	adds	r7, #88	@ 0x58
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001392:	b672      	cpsid	i
}
 8001394:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8001396:	bf00      	nop
 8001398:	e7fd      	b.n	8001396 <Error_Handler+0x8>
	...

0800139c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a2:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <HAL_MspInit+0x4c>)
 80013a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013a6:	4a10      	ldr	r2, [pc, #64]	@ (80013e8 <HAL_MspInit+0x4c>)
 80013a8:	f043 0301 	orr.w	r3, r3, #1
 80013ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80013ae:	4b0e      	ldr	r3, [pc, #56]	@ (80013e8 <HAL_MspInit+0x4c>)
 80013b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ba:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <HAL_MspInit+0x4c>)
 80013bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013be:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <HAL_MspInit+0x4c>)
 80013c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80013c6:	4b08      	ldr	r3, [pc, #32]	@ (80013e8 <HAL_MspInit+0x4c>)
 80013c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ce:	603b      	str	r3, [r7, #0]
 80013d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80013d2:	2200      	movs	r2, #0
 80013d4:	210f      	movs	r1, #15
 80013d6:	f06f 0001 	mvn.w	r0, #1
 80013da:	f001 fe30 	bl	800303e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40021000 	.word	0x40021000

080013ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <NMI_Handler+0x4>

080013f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013f8:	bf00      	nop
 80013fa:	e7fd      	b.n	80013f8 <HardFault_Handler+0x4>

080013fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <MemManage_Handler+0x4>

08001404 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <BusFault_Handler+0x4>

0800140c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <UsageFault_Handler+0x4>

08001414 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001426:	f000 fae7 	bl	80019f8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800142a:	f007 fdb5 	bl	8008f98 <xTaskGetSchedulerState>
 800142e:	4603      	mov	r3, r0
 8001430:	2b01      	cmp	r3, #1
 8001432:	d001      	beq.n	8001438 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001434:	f008 fcb0 	bl	8009d98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}

0800143c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001444:	4a14      	ldr	r2, [pc, #80]	@ (8001498 <_sbrk+0x5c>)
 8001446:	4b15      	ldr	r3, [pc, #84]	@ (800149c <_sbrk+0x60>)
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001450:	4b13      	ldr	r3, [pc, #76]	@ (80014a0 <_sbrk+0x64>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d102      	bne.n	800145e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001458:	4b11      	ldr	r3, [pc, #68]	@ (80014a0 <_sbrk+0x64>)
 800145a:	4a12      	ldr	r2, [pc, #72]	@ (80014a4 <_sbrk+0x68>)
 800145c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800145e:	4b10      	ldr	r3, [pc, #64]	@ (80014a0 <_sbrk+0x64>)
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4413      	add	r3, r2
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	429a      	cmp	r2, r3
 800146a:	d207      	bcs.n	800147c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800146c:	f008 ff3e 	bl	800a2ec <__errno>
 8001470:	4603      	mov	r3, r0
 8001472:	220c      	movs	r2, #12
 8001474:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001476:	f04f 33ff 	mov.w	r3, #4294967295
 800147a:	e009      	b.n	8001490 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800147c:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <_sbrk+0x64>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001482:	4b07      	ldr	r3, [pc, #28]	@ (80014a0 <_sbrk+0x64>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4413      	add	r3, r2
 800148a:	4a05      	ldr	r2, [pc, #20]	@ (80014a0 <_sbrk+0x64>)
 800148c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800148e:	68fb      	ldr	r3, [r7, #12]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3718      	adds	r7, #24
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	20018000 	.word	0x20018000
 800149c:	00000400 	.word	0x00000400
 80014a0:	20000160 	.word	0x20000160
 80014a4:	200072c8 	.word	0x200072c8

080014a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014ac:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <SystemInit+0x20>)
 80014ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014b2:	4a05      	ldr	r2, [pc, #20]	@ (80014c8 <SystemInit+0x20>)
 80014b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	e000ed00 	.word	0xe000ed00

080014cc <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	@ 0x28
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d2:	f107 031c 	add.w	r3, r7, #28
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014de:	463b      	mov	r3, r7
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
 80014ec:	615a      	str	r2, [r3, #20]
 80014ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014f0:	4b22      	ldr	r3, [pc, #136]	@ (800157c <MX_TIM2_Init+0xb0>)
 80014f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 80014f8:	4b20      	ldr	r3, [pc, #128]	@ (800157c <MX_TIM2_Init+0xb0>)
 80014fa:	224f      	movs	r2, #79	@ 0x4f
 80014fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fe:	4b1f      	ldr	r3, [pc, #124]	@ (800157c <MX_TIM2_Init+0xb0>)
 8001500:	2200      	movs	r2, #0
 8001502:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8001504:	4b1d      	ldr	r3, [pc, #116]	@ (800157c <MX_TIM2_Init+0xb0>)
 8001506:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800150a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800150c:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <MX_TIM2_Init+0xb0>)
 800150e:	2200      	movs	r2, #0
 8001510:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001512:	4b1a      	ldr	r3, [pc, #104]	@ (800157c <MX_TIM2_Init+0xb0>)
 8001514:	2200      	movs	r2, #0
 8001516:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001518:	4818      	ldr	r0, [pc, #96]	@ (800157c <MX_TIM2_Init+0xb0>)
 800151a:	f004 f883 	bl	8005624 <HAL_TIM_PWM_Init>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001524:	f7ff ff33 	bl	800138e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800152c:	2300      	movs	r3, #0
 800152e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001530:	f107 031c 	add.w	r3, r7, #28
 8001534:	4619      	mov	r1, r3
 8001536:	4811      	ldr	r0, [pc, #68]	@ (800157c <MX_TIM2_Init+0xb0>)
 8001538:	f004 fe88 	bl	800624c <HAL_TIMEx_MasterConfigSynchronization>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001542:	f7ff ff24 	bl	800138e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001546:	2360      	movs	r3, #96	@ 0x60
 8001548:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001556:	463b      	mov	r3, r7
 8001558:	2208      	movs	r2, #8
 800155a:	4619      	mov	r1, r3
 800155c:	4807      	ldr	r0, [pc, #28]	@ (800157c <MX_TIM2_Init+0xb0>)
 800155e:	f004 f9bf 	bl	80058e0 <HAL_TIM_PWM_ConfigChannel>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001568:	f7ff ff11 	bl	800138e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800156c:	4803      	ldr	r0, [pc, #12]	@ (800157c <MX_TIM2_Init+0xb0>)
 800156e:	f000 f8d5 	bl	800171c <HAL_TIM_MspPostInit>

}
 8001572:	bf00      	nop
 8001574:	3728      	adds	r7, #40	@ 0x28
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000164 	.word	0x20000164

08001580 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08a      	sub	sp, #40	@ 0x28
 8001584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001586:	f107 031c 	add.w	r3, r7, #28
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001592:	463b      	mov	r3, r7
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
 800159e:	611a      	str	r2, [r3, #16]
 80015a0:	615a      	str	r2, [r3, #20]
 80015a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015a4:	4b21      	ldr	r3, [pc, #132]	@ (800162c <MX_TIM3_Init+0xac>)
 80015a6:	4a22      	ldr	r2, [pc, #136]	@ (8001630 <MX_TIM3_Init+0xb0>)
 80015a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 80015aa:	4b20      	ldr	r3, [pc, #128]	@ (800162c <MX_TIM3_Init+0xac>)
 80015ac:	224f      	movs	r2, #79	@ 0x4f
 80015ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b0:	4b1e      	ldr	r3, [pc, #120]	@ (800162c <MX_TIM3_Init+0xac>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 80015b6:	4b1d      	ldr	r3, [pc, #116]	@ (800162c <MX_TIM3_Init+0xac>)
 80015b8:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80015bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015be:	4b1b      	ldr	r3, [pc, #108]	@ (800162c <MX_TIM3_Init+0xac>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c4:	4b19      	ldr	r3, [pc, #100]	@ (800162c <MX_TIM3_Init+0xac>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80015ca:	4818      	ldr	r0, [pc, #96]	@ (800162c <MX_TIM3_Init+0xac>)
 80015cc:	f004 f82a 	bl	8005624 <HAL_TIM_PWM_Init>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80015d6:	f7ff feda 	bl	800138e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015da:	2300      	movs	r3, #0
 80015dc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015de:	2300      	movs	r3, #0
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015e2:	f107 031c 	add.w	r3, r7, #28
 80015e6:	4619      	mov	r1, r3
 80015e8:	4810      	ldr	r0, [pc, #64]	@ (800162c <MX_TIM3_Init+0xac>)
 80015ea:	f004 fe2f 	bl	800624c <HAL_TIMEx_MasterConfigSynchronization>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80015f4:	f7ff fecb 	bl	800138e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f8:	2360      	movs	r3, #96	@ 0x60
 80015fa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001600:	2300      	movs	r3, #0
 8001602:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001604:	2300      	movs	r3, #0
 8001606:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001608:	463b      	mov	r3, r7
 800160a:	2204      	movs	r2, #4
 800160c:	4619      	mov	r1, r3
 800160e:	4807      	ldr	r0, [pc, #28]	@ (800162c <MX_TIM3_Init+0xac>)
 8001610:	f004 f966 	bl	80058e0 <HAL_TIM_PWM_ConfigChannel>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800161a:	f7ff feb8 	bl	800138e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800161e:	4803      	ldr	r0, [pc, #12]	@ (800162c <MX_TIM3_Init+0xac>)
 8001620:	f000 f87c 	bl	800171c <HAL_TIM_MspPostInit>

}
 8001624:	bf00      	nop
 8001626:	3728      	adds	r7, #40	@ 0x28
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	200001b0 	.word	0x200001b0
 8001630:	40000400 	.word	0x40000400

08001634 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b08c      	sub	sp, #48	@ 0x30
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163c:	f107 031c 	add.w	r3, r7, #28
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	609a      	str	r2, [r3, #8]
 8001648:	60da      	str	r2, [r3, #12]
 800164a:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM2)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001654:	d129      	bne.n	80016aa <HAL_TIM_PWM_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001656:	4b2e      	ldr	r3, [pc, #184]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 8001658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165a:	4a2d      	ldr	r2, [pc, #180]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	6593      	str	r3, [r2, #88]	@ 0x58
 8001662:	4b2b      	ldr	r3, [pc, #172]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 8001664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	61bb      	str	r3, [r7, #24]
 800166c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800166e:	4b28      	ldr	r3, [pc, #160]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001672:	4a27      	ldr	r2, [pc, #156]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 8001674:	f043 0302 	orr.w	r3, r3, #2
 8001678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800167a:	4b25      	ldr	r3, [pc, #148]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 800167c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001686:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800168a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168c:	2302      	movs	r3, #2
 800168e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001694:	2300      	movs	r3, #0
 8001696:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001698:	2301      	movs	r3, #1
 800169a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800169c:	f107 031c 	add.w	r3, r7, #28
 80016a0:	4619      	mov	r1, r3
 80016a2:	481c      	ldr	r0, [pc, #112]	@ (8001714 <HAL_TIM_PWM_MspInit+0xe0>)
 80016a4:	f001 fcf4 	bl	8003090 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80016a8:	e02d      	b.n	8001706 <HAL_TIM_PWM_MspInit+0xd2>
  else if(tim_pwmHandle->Instance==TIM3)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a1a      	ldr	r2, [pc, #104]	@ (8001718 <HAL_TIM_PWM_MspInit+0xe4>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d128      	bne.n	8001706 <HAL_TIM_PWM_MspInit+0xd2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016b4:	4b16      	ldr	r3, [pc, #88]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 80016b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b8:	4a15      	ldr	r2, [pc, #84]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 80016ba:	f043 0302 	orr.w	r3, r3, #2
 80016be:	6593      	str	r3, [r2, #88]	@ 0x58
 80016c0:	4b13      	ldr	r3, [pc, #76]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 80016c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c4:	f003 0302 	and.w	r3, r3, #2
 80016c8:	613b      	str	r3, [r7, #16]
 80016ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016cc:	4b10      	ldr	r3, [pc, #64]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d0:	4a0f      	ldr	r2, [pc, #60]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001710 <HAL_TIM_PWM_MspInit+0xdc>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016e4:	2340      	movs	r3, #64	@ 0x40
 80016e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e8:	2302      	movs	r3, #2
 80016ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f0:	2300      	movs	r3, #0
 80016f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016f4:	2302      	movs	r3, #2
 80016f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f8:	f107 031c 	add.w	r3, r7, #28
 80016fc:	4619      	mov	r1, r3
 80016fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001702:	f001 fcc5 	bl	8003090 <HAL_GPIO_Init>
}
 8001706:	bf00      	nop
 8001708:	3730      	adds	r7, #48	@ 0x30
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40021000 	.word	0x40021000
 8001714:	48000400 	.word	0x48000400
 8001718:	40000400 	.word	0x40000400

0800171c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08a      	sub	sp, #40	@ 0x28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800173c:	d11d      	bne.n	800177a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173e:	4b22      	ldr	r3, [pc, #136]	@ (80017c8 <HAL_TIM_MspPostInit+0xac>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	4a21      	ldr	r2, [pc, #132]	@ (80017c8 <HAL_TIM_MspPostInit+0xac>)
 8001744:	f043 0302 	orr.w	r3, r3, #2
 8001748:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174a:	4b1f      	ldr	r3, [pc, #124]	@ (80017c8 <HAL_TIM_MspPostInit+0xac>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	613b      	str	r3, [r7, #16]
 8001754:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001756:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800175a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175c:	2302      	movs	r3, #2
 800175e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001768:	2301      	movs	r3, #1
 800176a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	4619      	mov	r1, r3
 8001772:	4816      	ldr	r0, [pc, #88]	@ (80017cc <HAL_TIM_MspPostInit+0xb0>)
 8001774:	f001 fc8c 	bl	8003090 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001778:	e021      	b.n	80017be <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a14      	ldr	r2, [pc, #80]	@ (80017d0 <HAL_TIM_MspPostInit+0xb4>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d11c      	bne.n	80017be <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001784:	4b10      	ldr	r3, [pc, #64]	@ (80017c8 <HAL_TIM_MspPostInit+0xac>)
 8001786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001788:	4a0f      	ldr	r2, [pc, #60]	@ (80017c8 <HAL_TIM_MspPostInit+0xac>)
 800178a:	f043 0301 	orr.w	r3, r3, #1
 800178e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001790:	4b0d      	ldr	r3, [pc, #52]	@ (80017c8 <HAL_TIM_MspPostInit+0xac>)
 8001792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001794:	f003 0301 	and.w	r3, r3, #1
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a8:	2300      	movs	r3, #0
 80017aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017ac:	2302      	movs	r3, #2
 80017ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	4619      	mov	r1, r3
 80017b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ba:	f001 fc69 	bl	8003090 <HAL_GPIO_Init>
}
 80017be:	bf00      	nop
 80017c0:	3728      	adds	r7, #40	@ 0x28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40021000 	.word	0x40021000
 80017cc:	48000400 	.word	0x48000400
 80017d0:	40000400 	.word	0x40000400

080017d4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017d8:	4b14      	ldr	r3, [pc, #80]	@ (800182c <MX_USART2_UART_Init+0x58>)
 80017da:	4a15      	ldr	r2, [pc, #84]	@ (8001830 <MX_USART2_UART_Init+0x5c>)
 80017dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017de:	4b13      	ldr	r3, [pc, #76]	@ (800182c <MX_USART2_UART_Init+0x58>)
 80017e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017e6:	4b11      	ldr	r3, [pc, #68]	@ (800182c <MX_USART2_UART_Init+0x58>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017ec:	4b0f      	ldr	r3, [pc, #60]	@ (800182c <MX_USART2_UART_Init+0x58>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	@ (800182c <MX_USART2_UART_Init+0x58>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017f8:	4b0c      	ldr	r3, [pc, #48]	@ (800182c <MX_USART2_UART_Init+0x58>)
 80017fa:	220c      	movs	r2, #12
 80017fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	@ (800182c <MX_USART2_UART_Init+0x58>)
 8001800:	2200      	movs	r2, #0
 8001802:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <MX_USART2_UART_Init+0x58>)
 8001806:	2200      	movs	r2, #0
 8001808:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800180a:	4b08      	ldr	r3, [pc, #32]	@ (800182c <MX_USART2_UART_Init+0x58>)
 800180c:	2200      	movs	r2, #0
 800180e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001810:	4b06      	ldr	r3, [pc, #24]	@ (800182c <MX_USART2_UART_Init+0x58>)
 8001812:	2200      	movs	r2, #0
 8001814:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	@ (800182c <MX_USART2_UART_Init+0x58>)
 8001818:	f004 fda0 	bl	800635c <HAL_UART_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001822:	f7ff fdb4 	bl	800138e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200001fc 	.word	0x200001fc
 8001830:	40004400 	.word	0x40004400

08001834 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b0ac      	sub	sp, #176	@ 0xb0
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800184c:	f107 0314 	add.w	r3, r7, #20
 8001850:	2288      	movs	r2, #136	@ 0x88
 8001852:	2100      	movs	r1, #0
 8001854:	4618      	mov	r0, r3
 8001856:	f008 fd41 	bl	800a2dc <memset>
  if(uartHandle->Instance==USART2)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a21      	ldr	r2, [pc, #132]	@ (80018e4 <HAL_UART_MspInit+0xb0>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d13b      	bne.n	80018dc <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001864:	2302      	movs	r3, #2
 8001866:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001868:	2300      	movs	r3, #0
 800186a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800186c:	f107 0314 	add.w	r3, r7, #20
 8001870:	4618      	mov	r0, r3
 8001872:	f003 fa1b 	bl	8004cac <HAL_RCCEx_PeriphCLKConfig>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800187c:	f7ff fd87 	bl	800138e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001880:	4b19      	ldr	r3, [pc, #100]	@ (80018e8 <HAL_UART_MspInit+0xb4>)
 8001882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001884:	4a18      	ldr	r2, [pc, #96]	@ (80018e8 <HAL_UART_MspInit+0xb4>)
 8001886:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800188a:	6593      	str	r3, [r2, #88]	@ 0x58
 800188c:	4b16      	ldr	r3, [pc, #88]	@ (80018e8 <HAL_UART_MspInit+0xb4>)
 800188e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001890:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001894:	613b      	str	r3, [r7, #16]
 8001896:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001898:	4b13      	ldr	r3, [pc, #76]	@ (80018e8 <HAL_UART_MspInit+0xb4>)
 800189a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189c:	4a12      	ldr	r2, [pc, #72]	@ (80018e8 <HAL_UART_MspInit+0xb4>)
 800189e:	f043 0301 	orr.w	r3, r3, #1
 80018a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018a4:	4b10      	ldr	r3, [pc, #64]	@ (80018e8 <HAL_UART_MspInit+0xb4>)
 80018a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018b0:	230c      	movs	r3, #12
 80018b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b6:	2302      	movs	r3, #2
 80018b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c2:	2303      	movs	r3, #3
 80018c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018c8:	2307      	movs	r3, #7
 80018ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ce:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018d2:	4619      	mov	r1, r3
 80018d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018d8:	f001 fbda 	bl	8003090 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80018dc:	bf00      	nop
 80018de:	37b0      	adds	r7, #176	@ 0xb0
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	40004400 	.word	0x40004400
 80018e8:	40021000 	.word	0x40021000

080018ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001924 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018f0:	f7ff fdda 	bl	80014a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018f4:	480c      	ldr	r0, [pc, #48]	@ (8001928 <LoopForever+0x6>)
  ldr r1, =_edata
 80018f6:	490d      	ldr	r1, [pc, #52]	@ (800192c <LoopForever+0xa>)
  ldr r2, =_sidata
 80018f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001930 <LoopForever+0xe>)
  movs r3, #0
 80018fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018fc:	e002      	b.n	8001904 <LoopCopyDataInit>

080018fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001900:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001902:	3304      	adds	r3, #4

08001904 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001904:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001906:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001908:	d3f9      	bcc.n	80018fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190a:	4a0a      	ldr	r2, [pc, #40]	@ (8001934 <LoopForever+0x12>)
  ldr r4, =_ebss
 800190c:	4c0a      	ldr	r4, [pc, #40]	@ (8001938 <LoopForever+0x16>)
  movs r3, #0
 800190e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001910:	e001      	b.n	8001916 <LoopFillZerobss>

08001912 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001912:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001914:	3204      	adds	r2, #4

08001916 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001916:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001918:	d3fb      	bcc.n	8001912 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800191a:	f008 fced 	bl	800a2f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800191e:	f7ff fc69 	bl	80011f4 <main>

08001922 <LoopForever>:

LoopForever:
    b LoopForever
 8001922:	e7fe      	b.n	8001922 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001924:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001928:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800192c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001930:	0800adec 	.word	0x0800adec
  ldr r2, =_sbss
 8001934:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001938:	200072c8 	.word	0x200072c8

0800193c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800193c:	e7fe      	b.n	800193c <ADC1_2_IRQHandler>
	...

08001940 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001946:	2300      	movs	r3, #0
 8001948:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800194a:	4b0c      	ldr	r3, [pc, #48]	@ (800197c <HAL_Init+0x3c>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a0b      	ldr	r2, [pc, #44]	@ (800197c <HAL_Init+0x3c>)
 8001950:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001954:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001956:	2003      	movs	r0, #3
 8001958:	f001 fb66 	bl	8003028 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800195c:	200f      	movs	r0, #15
 800195e:	f000 f80f 	bl	8001980 <HAL_InitTick>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d002      	beq.n	800196e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	71fb      	strb	r3, [r7, #7]
 800196c:	e001      	b.n	8001972 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800196e:	f7ff fd15 	bl	800139c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001972:	79fb      	ldrb	r3, [r7, #7]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40022000 	.word	0x40022000

08001980 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001988:	2300      	movs	r3, #0
 800198a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800198c:	4b17      	ldr	r3, [pc, #92]	@ (80019ec <HAL_InitTick+0x6c>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d023      	beq.n	80019dc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001994:	4b16      	ldr	r3, [pc, #88]	@ (80019f0 <HAL_InitTick+0x70>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4b14      	ldr	r3, [pc, #80]	@ (80019ec <HAL_InitTick+0x6c>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	4619      	mov	r1, r3
 800199e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019aa:	4618      	mov	r0, r3
 80019ac:	f001 fb63 	bl	8003076 <HAL_SYSTICK_Config>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10f      	bne.n	80019d6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b0f      	cmp	r3, #15
 80019ba:	d809      	bhi.n	80019d0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019bc:	2200      	movs	r2, #0
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	f04f 30ff 	mov.w	r0, #4294967295
 80019c4:	f001 fb3b 	bl	800303e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019c8:	4a0a      	ldr	r2, [pc, #40]	@ (80019f4 <HAL_InitTick+0x74>)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6013      	str	r3, [r2, #0]
 80019ce:	e007      	b.n	80019e0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	73fb      	strb	r3, [r7, #15]
 80019d4:	e004      	b.n	80019e0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	73fb      	strb	r3, [r7, #15]
 80019da:	e001      	b.n	80019e0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	2000000c 	.word	0x2000000c
 80019f0:	20000004 	.word	0x20000004
 80019f4:	20000008 	.word	0x20000008

080019f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019fc:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <HAL_IncTick+0x20>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <HAL_IncTick+0x24>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4413      	add	r3, r2
 8001a08:	4a04      	ldr	r2, [pc, #16]	@ (8001a1c <HAL_IncTick+0x24>)
 8001a0a:	6013      	str	r3, [r2, #0]
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	2000000c 	.word	0x2000000c
 8001a1c:	20000284 	.word	0x20000284

08001a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return uwTick;
 8001a24:	4b03      	ldr	r3, [pc, #12]	@ (8001a34 <HAL_GetTick+0x14>)
 8001a26:	681b      	ldr	r3, [r3, #0]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	20000284 	.word	0x20000284

08001a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a40:	f7ff ffee 	bl	8001a20 <HAL_GetTick>
 8001a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a50:	d005      	beq.n	8001a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a52:	4b0a      	ldr	r3, [pc, #40]	@ (8001a7c <HAL_Delay+0x44>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	461a      	mov	r2, r3
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a5e:	bf00      	nop
 8001a60:	f7ff ffde 	bl	8001a20 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	68fa      	ldr	r2, [r7, #12]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d8f7      	bhi.n	8001a60 <HAL_Delay+0x28>
  {
  }
}
 8001a70:	bf00      	nop
 8001a72:	bf00      	nop
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	2000000c 	.word	0x2000000c

08001a80 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	431a      	orrs	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	609a      	str	r2, [r3, #8]
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	b083      	sub	sp, #12
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
 8001aae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	431a      	orrs	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	609a      	str	r2, [r3, #8]
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b087      	sub	sp, #28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	607a      	str	r2, [r7, #4]
 8001af4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	3360      	adds	r3, #96	@ 0x60
 8001afa:	461a      	mov	r2, r3
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4413      	add	r3, r2
 8001b02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b08      	ldr	r3, [pc, #32]	@ (8001b2c <LL_ADC_SetOffset+0x44>)
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001b12:	683a      	ldr	r2, [r7, #0]
 8001b14:	430a      	orrs	r2, r1
 8001b16:	4313      	orrs	r3, r2
 8001b18:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001b20:	bf00      	nop
 8001b22:	371c      	adds	r7, #28
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	03fff000 	.word	0x03fff000

08001b30 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	3360      	adds	r3, #96	@ 0x60
 8001b3e:	461a      	mov	r2, r3
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	4413      	add	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b087      	sub	sp, #28
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	3360      	adds	r3, #96	@ 0x60
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	4413      	add	r3, r2
 8001b74:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	431a      	orrs	r2, r3
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001b86:	bf00      	nop
 8001b88:	371c      	adds	r7, #28
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001b92:	b480      	push	{r7}
 8001b94:	b083      	sub	sp, #12
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e000      	b.n	8001bac <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b087      	sub	sp, #28
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	3330      	adds	r3, #48	@ 0x30
 8001bc8:	461a      	mov	r2, r3
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	0a1b      	lsrs	r3, r3, #8
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	f003 030c 	and.w	r3, r3, #12
 8001bd4:	4413      	add	r3, r2
 8001bd6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	f003 031f 	and.w	r3, r3, #31
 8001be2:	211f      	movs	r1, #31
 8001be4:	fa01 f303 	lsl.w	r3, r1, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	401a      	ands	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	0e9b      	lsrs	r3, r3, #26
 8001bf0:	f003 011f 	and.w	r1, r3, #31
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	f003 031f 	and.w	r3, r3, #31
 8001bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c04:	bf00      	nop
 8001c06:	371c      	adds	r7, #28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b087      	sub	sp, #28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	3314      	adds	r3, #20
 8001c20:	461a      	mov	r2, r3
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	0e5b      	lsrs	r3, r3, #25
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	f003 0304 	and.w	r3, r3, #4
 8001c2c:	4413      	add	r3, r2
 8001c2e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	0d1b      	lsrs	r3, r3, #20
 8001c38:	f003 031f 	and.w	r3, r3, #31
 8001c3c:	2107      	movs	r1, #7
 8001c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	401a      	ands	r2, r3
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	0d1b      	lsrs	r3, r3, #20
 8001c4a:	f003 031f 	and.w	r3, r3, #31
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	fa01 f303 	lsl.w	r3, r1, r3
 8001c54:	431a      	orrs	r2, r3
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001c5a:	bf00      	nop
 8001c5c:	371c      	adds	r7, #28
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
	...

08001c68 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c80:	43db      	mvns	r3, r3
 8001c82:	401a      	ands	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f003 0318 	and.w	r3, r3, #24
 8001c8a:	4908      	ldr	r1, [pc, #32]	@ (8001cac <LL_ADC_SetChannelSingleDiff+0x44>)
 8001c8c:	40d9      	lsrs	r1, r3
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	400b      	ands	r3, r1
 8001c92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c96:	431a      	orrs	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	0007ffff 	.word	0x0007ffff

08001cb0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f003 031f 	and.w	r3, r3, #31
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001cf8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	6093      	str	r3, [r2, #8]
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d20:	d101      	bne.n	8001d26 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001d22:	2301      	movs	r3, #1
 8001d24:	e000      	b.n	8001d28 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001d44:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d48:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001d50:	bf00      	nop
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001d70:	d101      	bne.n	8001d76 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001d72:	2301      	movs	r3, #1
 8001d74:	e000      	b.n	8001d78 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001d94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d98:	f043 0201 	orr.w	r2, r3, #1
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d101      	bne.n	8001dc4 <LL_ADC_IsEnabled+0x18>
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e000      	b.n	8001dc6 <LL_ADC_IsEnabled+0x1a>
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001de2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001de6:	f043 0204 	orr.w	r2, r3, #4
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001dee:	bf00      	nop
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr

08001dfa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b083      	sub	sp, #12
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 0304 	and.w	r3, r3, #4
 8001e0a:	2b04      	cmp	r3, #4
 8001e0c:	d101      	bne.n	8001e12 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e000      	b.n	8001e14 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f003 0308 	and.w	r3, r3, #8
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	d101      	bne.n	8001e38 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e34:	2301      	movs	r3, #1
 8001e36:	e000      	b.n	8001e3a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
	...

08001e48 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e48:	b590      	push	{r4, r7, lr}
 8001e4a:	b089      	sub	sp, #36	@ 0x24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e50:	2300      	movs	r3, #0
 8001e52:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e130      	b.n	80020c4 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d109      	bne.n	8001e84 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f7fe fc11 	bl	8000698 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff ff3f 	bl	8001d0c <LL_ADC_IsDeepPowerDownEnabled>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d004      	beq.n	8001e9e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff ff25 	bl	8001ce8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff ff5a 	bl	8001d5c <LL_ADC_IsInternalRegulatorEnabled>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d115      	bne.n	8001eda <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff ff3e 	bl	8001d34 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001eb8:	4b84      	ldr	r3, [pc, #528]	@ (80020cc <HAL_ADC_Init+0x284>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	099b      	lsrs	r3, r3, #6
 8001ebe:	4a84      	ldr	r2, [pc, #528]	@ (80020d0 <HAL_ADC_Init+0x288>)
 8001ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec4:	099b      	lsrs	r3, r3, #6
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ecc:	e002      	b.n	8001ed4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f9      	bne.n	8001ece <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff ff3c 	bl	8001d5c <LL_ADC_IsInternalRegulatorEnabled>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10d      	bne.n	8001f06 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eee:	f043 0210 	orr.w	r2, r3, #16
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efa:	f043 0201 	orr.w	r2, r3, #1
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff ff75 	bl	8001dfa <LL_ADC_REG_IsConversionOngoing>
 8001f10:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f16:	f003 0310 	and.w	r3, r3, #16
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f040 80c9 	bne.w	80020b2 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	f040 80c5 	bne.w	80020b2 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f2c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001f30:	f043 0202 	orr.w	r2, r3, #2
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff ff35 	bl	8001dac <LL_ADC_IsEnabled>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d115      	bne.n	8001f74 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f48:	4862      	ldr	r0, [pc, #392]	@ (80020d4 <HAL_ADC_Init+0x28c>)
 8001f4a:	f7ff ff2f 	bl	8001dac <LL_ADC_IsEnabled>
 8001f4e:	4604      	mov	r4, r0
 8001f50:	4861      	ldr	r0, [pc, #388]	@ (80020d8 <HAL_ADC_Init+0x290>)
 8001f52:	f7ff ff2b 	bl	8001dac <LL_ADC_IsEnabled>
 8001f56:	4603      	mov	r3, r0
 8001f58:	431c      	orrs	r4, r3
 8001f5a:	4860      	ldr	r0, [pc, #384]	@ (80020dc <HAL_ADC_Init+0x294>)
 8001f5c:	f7ff ff26 	bl	8001dac <LL_ADC_IsEnabled>
 8001f60:	4603      	mov	r3, r0
 8001f62:	4323      	orrs	r3, r4
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d105      	bne.n	8001f74 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	485c      	ldr	r0, [pc, #368]	@ (80020e0 <HAL_ADC_Init+0x298>)
 8001f70:	f7ff fd86 	bl	8001a80 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	7e5b      	ldrb	r3, [r3, #25]
 8001f78:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f7e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001f84:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001f8a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f92:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f94:	4313      	orrs	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d106      	bne.n	8001fb0 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	045b      	lsls	r3, r3, #17
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d009      	beq.n	8001fcc <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fbc:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	68da      	ldr	r2, [r3, #12]
 8001fd2:	4b44      	ldr	r3, [pc, #272]	@ (80020e4 <HAL_ADC_Init+0x29c>)
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6812      	ldr	r2, [r2, #0]
 8001fda:	69b9      	ldr	r1, [r7, #24]
 8001fdc:	430b      	orrs	r3, r1
 8001fde:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff ff1b 	bl	8001e20 <LL_ADC_INJ_IsConversionOngoing>
 8001fea:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d13d      	bne.n	800206e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d13a      	bne.n	800206e <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ffc:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002004:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002006:	4313      	orrs	r3, r2
 8002008:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002014:	f023 0302 	bic.w	r3, r3, #2
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	6812      	ldr	r2, [r2, #0]
 800201c:	69b9      	ldr	r1, [r7, #24]
 800201e:	430b      	orrs	r3, r1
 8002020:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002028:	2b01      	cmp	r3, #1
 800202a:	d118      	bne.n	800205e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002036:	f023 0304 	bic.w	r3, r3, #4
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002042:	4311      	orrs	r1, r2
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002048:	4311      	orrs	r1, r2
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800204e:	430a      	orrs	r2, r1
 8002050:	431a      	orrs	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f042 0201 	orr.w	r2, r2, #1
 800205a:	611a      	str	r2, [r3, #16]
 800205c:	e007      	b.n	800206e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	691a      	ldr	r2, [r3, #16]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f022 0201 	bic.w	r2, r2, #1
 800206c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d10c      	bne.n	8002090 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207c:	f023 010f 	bic.w	r1, r3, #15
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	69db      	ldr	r3, [r3, #28]
 8002084:	1e5a      	subs	r2, r3, #1
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	631a      	str	r2, [r3, #48]	@ 0x30
 800208e:	e007      	b.n	80020a0 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 020f 	bic.w	r2, r2, #15
 800209e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020a4:	f023 0303 	bic.w	r3, r3, #3
 80020a8:	f043 0201 	orr.w	r2, r3, #1
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	655a      	str	r2, [r3, #84]	@ 0x54
 80020b0:	e007      	b.n	80020c2 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b6:	f043 0210 	orr.w	r2, r3, #16
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80020c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3724      	adds	r7, #36	@ 0x24
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd90      	pop	{r4, r7, pc}
 80020cc:	20000004 	.word	0x20000004
 80020d0:	053e2d63 	.word	0x053e2d63
 80020d4:	50040000 	.word	0x50040000
 80020d8:	50040100 	.word	0x50040100
 80020dc:	50040200 	.word	0x50040200
 80020e0:	50040300 	.word	0x50040300
 80020e4:	fff0c007 	.word	0xfff0c007

080020e8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020f0:	4857      	ldr	r0, [pc, #348]	@ (8002250 <HAL_ADC_Start+0x168>)
 80020f2:	f7ff fddd 	bl	8001cb0 <LL_ADC_GetMultimode>
 80020f6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f7ff fe7c 	bl	8001dfa <LL_ADC_REG_IsConversionOngoing>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	f040 809c 	bne.w	8002242 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002110:	2b01      	cmp	r3, #1
 8002112:	d101      	bne.n	8002118 <HAL_ADC_Start+0x30>
 8002114:	2302      	movs	r3, #2
 8002116:	e097      	b.n	8002248 <HAL_ADC_Start+0x160>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f000 fd73 	bl	8002c0c <ADC_Enable>
 8002126:	4603      	mov	r3, r0
 8002128:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800212a:	7dfb      	ldrb	r3, [r7, #23]
 800212c:	2b00      	cmp	r3, #0
 800212e:	f040 8083 	bne.w	8002238 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002136:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800213a:	f023 0301 	bic.w	r3, r3, #1
 800213e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a42      	ldr	r2, [pc, #264]	@ (8002254 <HAL_ADC_Start+0x16c>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d002      	beq.n	8002156 <HAL_ADC_Start+0x6e>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	e000      	b.n	8002158 <HAL_ADC_Start+0x70>
 8002156:	4b40      	ldr	r3, [pc, #256]	@ (8002258 <HAL_ADC_Start+0x170>)
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	6812      	ldr	r2, [r2, #0]
 800215c:	4293      	cmp	r3, r2
 800215e:	d002      	beq.n	8002166 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d105      	bne.n	8002172 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800216a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002176:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800217a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800217e:	d106      	bne.n	800218e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002184:	f023 0206 	bic.w	r2, r3, #6
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	659a      	str	r2, [r3, #88]	@ 0x58
 800218c:	e002      	b.n	8002194 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	221c      	movs	r2, #28
 800219a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002254 <HAL_ADC_Start+0x16c>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d002      	beq.n	80021b4 <HAL_ADC_Start+0xcc>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	e000      	b.n	80021b6 <HAL_ADC_Start+0xce>
 80021b4:	4b28      	ldr	r3, [pc, #160]	@ (8002258 <HAL_ADC_Start+0x170>)
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	6812      	ldr	r2, [r2, #0]
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d008      	beq.n	80021d0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d005      	beq.n	80021d0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	2b05      	cmp	r3, #5
 80021c8:	d002      	beq.n	80021d0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	2b09      	cmp	r3, #9
 80021ce:	d114      	bne.n	80021fa <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d007      	beq.n	80021ee <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff fded 	bl	8001dd2 <LL_ADC_REG_StartConversion>
 80021f8:	e025      	b.n	8002246 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a12      	ldr	r2, [pc, #72]	@ (8002254 <HAL_ADC_Start+0x16c>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d002      	beq.n	8002216 <HAL_ADC_Start+0x12e>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	e000      	b.n	8002218 <HAL_ADC_Start+0x130>
 8002216:	4b10      	ldr	r3, [pc, #64]	@ (8002258 <HAL_ADC_Start+0x170>)
 8002218:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00f      	beq.n	8002246 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800222a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800222e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	655a      	str	r2, [r3, #84]	@ 0x54
 8002236:	e006      	b.n	8002246 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002240:	e001      	b.n	8002246 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002242:	2302      	movs	r3, #2
 8002244:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002246:	7dfb      	ldrb	r3, [r7, #23]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3718      	adds	r7, #24
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	50040300 	.word	0x50040300
 8002254:	50040100 	.word	0x50040100
 8002258:	50040000 	.word	0x50040000

0800225c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002266:	4866      	ldr	r0, [pc, #408]	@ (8002400 <HAL_ADC_PollForConversion+0x1a4>)
 8002268:	f7ff fd22 	bl	8001cb0 <LL_ADC_GetMultimode>
 800226c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	695b      	ldr	r3, [r3, #20]
 8002272:	2b08      	cmp	r3, #8
 8002274:	d102      	bne.n	800227c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002276:	2308      	movs	r3, #8
 8002278:	61fb      	str	r3, [r7, #28]
 800227a:	e02a      	b.n	80022d2 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d005      	beq.n	800228e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	2b05      	cmp	r3, #5
 8002286:	d002      	beq.n	800228e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	2b09      	cmp	r3, #9
 800228c:	d111      	bne.n	80022b2 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	2b00      	cmp	r3, #0
 800229a:	d007      	beq.n	80022ac <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022a0:	f043 0220 	orr.w	r2, r3, #32
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e0a4      	b.n	80023f6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80022ac:	2304      	movs	r3, #4
 80022ae:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80022b0:	e00f      	b.n	80022d2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80022b2:	4853      	ldr	r0, [pc, #332]	@ (8002400 <HAL_ADC_PollForConversion+0x1a4>)
 80022b4:	f7ff fd0a 	bl	8001ccc <LL_ADC_GetMultiDMATransfer>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d007      	beq.n	80022ce <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c2:	f043 0220 	orr.w	r2, r3, #32
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e093      	b.n	80023f6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80022ce:	2304      	movs	r3, #4
 80022d0:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80022d2:	f7ff fba5 	bl	8001a20 <HAL_GetTick>
 80022d6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80022d8:	e021      	b.n	800231e <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022e0:	d01d      	beq.n	800231e <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80022e2:	f7ff fb9d 	bl	8001a20 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	683a      	ldr	r2, [r7, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d302      	bcc.n	80022f8 <HAL_ADC_PollForConversion+0x9c>
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d112      	bne.n	800231e <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	4013      	ands	r3, r2
 8002302:	2b00      	cmp	r3, #0
 8002304:	d10b      	bne.n	800231e <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800230a:	f043 0204 	orr.w	r2, r3, #4
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e06b      	b.n	80023f6 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	4013      	ands	r3, r2
 8002328:	2b00      	cmp	r3, #0
 800232a:	d0d6      	beq.n	80022da <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002330:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff fc28 	bl	8001b92 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d01c      	beq.n	8002382 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	7e5b      	ldrb	r3, [r3, #25]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d118      	bne.n	8002382 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0308 	and.w	r3, r3, #8
 800235a:	2b08      	cmp	r3, #8
 800235c:	d111      	bne.n	8002382 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002362:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800236e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d105      	bne.n	8002382 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800237a:	f043 0201 	orr.w	r2, r3, #1
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a1f      	ldr	r2, [pc, #124]	@ (8002404 <HAL_ADC_PollForConversion+0x1a8>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d002      	beq.n	8002392 <HAL_ADC_PollForConversion+0x136>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	e000      	b.n	8002394 <HAL_ADC_PollForConversion+0x138>
 8002392:	4b1d      	ldr	r3, [pc, #116]	@ (8002408 <HAL_ADC_PollForConversion+0x1ac>)
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	6812      	ldr	r2, [r2, #0]
 8002398:	4293      	cmp	r3, r2
 800239a:	d008      	beq.n	80023ae <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d005      	beq.n	80023ae <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	2b05      	cmp	r3, #5
 80023a6:	d002      	beq.n	80023ae <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	2b09      	cmp	r3, #9
 80023ac:	d104      	bne.n	80023b8 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	61bb      	str	r3, [r7, #24]
 80023b6:	e00c      	b.n	80023d2 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a11      	ldr	r2, [pc, #68]	@ (8002404 <HAL_ADC_PollForConversion+0x1a8>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d002      	beq.n	80023c8 <HAL_ADC_PollForConversion+0x16c>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	e000      	b.n	80023ca <HAL_ADC_PollForConversion+0x16e>
 80023c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002408 <HAL_ADC_PollForConversion+0x1ac>)
 80023ca:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d104      	bne.n	80023e2 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2208      	movs	r2, #8
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	e008      	b.n	80023f4 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d103      	bne.n	80023f4 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	220c      	movs	r2, #12
 80023f2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3720      	adds	r7, #32
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	50040300 	.word	0x50040300
 8002404:	50040100 	.word	0x50040100
 8002408:	50040000 	.word	0x50040000

0800240c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800241a:	4618      	mov	r0, r3
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
	...

08002428 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b0b6      	sub	sp, #216	@ 0xd8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002432:	2300      	movs	r3, #0
 8002434:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002438:	2300      	movs	r3, #0
 800243a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002442:	2b01      	cmp	r3, #1
 8002444:	d101      	bne.n	800244a <HAL_ADC_ConfigChannel+0x22>
 8002446:	2302      	movs	r3, #2
 8002448:	e3c9      	b.n	8002bde <HAL_ADC_ConfigChannel+0x7b6>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2201      	movs	r2, #1
 800244e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fccf 	bl	8001dfa <LL_ADC_REG_IsConversionOngoing>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	f040 83aa 	bne.w	8002bb8 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b05      	cmp	r3, #5
 8002472:	d824      	bhi.n	80024be <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	3b02      	subs	r3, #2
 800247a:	2b03      	cmp	r3, #3
 800247c:	d81b      	bhi.n	80024b6 <HAL_ADC_ConfigChannel+0x8e>
 800247e:	a201      	add	r2, pc, #4	@ (adr r2, 8002484 <HAL_ADC_ConfigChannel+0x5c>)
 8002480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002484:	08002495 	.word	0x08002495
 8002488:	0800249d 	.word	0x0800249d
 800248c:	080024a5 	.word	0x080024a5
 8002490:	080024ad 	.word	0x080024ad
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002494:	230c      	movs	r3, #12
 8002496:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800249a:	e010      	b.n	80024be <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800249c:	2312      	movs	r3, #18
 800249e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024a2:	e00c      	b.n	80024be <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80024a4:	2318      	movs	r3, #24
 80024a6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024aa:	e008      	b.n	80024be <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80024ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024b4:	e003      	b.n	80024be <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80024b6:	2306      	movs	r3, #6
 80024b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024bc:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6818      	ldr	r0, [r3, #0]
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	461a      	mov	r2, r3
 80024c8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80024cc:	f7ff fb74 	bl	8001bb8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff fc90 	bl	8001dfa <LL_ADC_REG_IsConversionOngoing>
 80024da:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff fc9c 	bl	8001e20 <LL_ADC_INJ_IsConversionOngoing>
 80024e8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f040 81a4 	bne.w	800283e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f040 819f 	bne.w	800283e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6818      	ldr	r0, [r3, #0]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	6819      	ldr	r1, [r3, #0]
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	461a      	mov	r2, r3
 800250e:	f7ff fb7f 	bl	8001c10 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	695a      	ldr	r2, [r3, #20]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	08db      	lsrs	r3, r3, #3
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	2b04      	cmp	r3, #4
 8002532:	d00a      	beq.n	800254a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6818      	ldr	r0, [r3, #0]
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	6919      	ldr	r1, [r3, #16]
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002544:	f7ff fad0 	bl	8001ae8 <LL_ADC_SetOffset>
 8002548:	e179      	b.n	800283e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2100      	movs	r1, #0
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff faed 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 8002556:	4603      	mov	r3, r0
 8002558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800255c:	2b00      	cmp	r3, #0
 800255e:	d10a      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x14e>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2100      	movs	r1, #0
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff fae2 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 800256c:	4603      	mov	r3, r0
 800256e:	0e9b      	lsrs	r3, r3, #26
 8002570:	f003 021f 	and.w	r2, r3, #31
 8002574:	e01e      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x18c>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2100      	movs	r1, #0
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff fad7 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 8002582:	4603      	mov	r3, r0
 8002584:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002588:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800258c:	fa93 f3a3 	rbit	r3, r3
 8002590:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002594:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002598:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800259c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d101      	bne.n	80025a8 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80025a4:	2320      	movs	r3, #32
 80025a6:	e004      	b.n	80025b2 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80025a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80025ac:	fab3 f383 	clz	r3, r3
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d105      	bne.n	80025cc <HAL_ADC_ConfigChannel+0x1a4>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	0e9b      	lsrs	r3, r3, #26
 80025c6:	f003 031f 	and.w	r3, r3, #31
 80025ca:	e018      	b.n	80025fe <HAL_ADC_ConfigChannel+0x1d6>
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80025d8:	fa93 f3a3 	rbit	r3, r3
 80025dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80025e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80025e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80025f0:	2320      	movs	r3, #32
 80025f2:	e004      	b.n	80025fe <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80025f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80025f8:	fab3 f383 	clz	r3, r3
 80025fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80025fe:	429a      	cmp	r2, r3
 8002600:	d106      	bne.n	8002610 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2200      	movs	r2, #0
 8002608:	2100      	movs	r1, #0
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff faa6 	bl	8001b5c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2101      	movs	r1, #1
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff fa8a 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 800261c:	4603      	mov	r3, r0
 800261e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10a      	bne.n	800263c <HAL_ADC_ConfigChannel+0x214>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2101      	movs	r1, #1
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff fa7f 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 8002632:	4603      	mov	r3, r0
 8002634:	0e9b      	lsrs	r3, r3, #26
 8002636:	f003 021f 	and.w	r2, r3, #31
 800263a:	e01e      	b.n	800267a <HAL_ADC_ConfigChannel+0x252>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2101      	movs	r1, #1
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff fa74 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 8002648:	4603      	mov	r3, r0
 800264a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002652:	fa93 f3a3 	rbit	r3, r3
 8002656:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800265a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800265e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002662:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800266a:	2320      	movs	r3, #32
 800266c:	e004      	b.n	8002678 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800266e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002672:	fab3 f383 	clz	r3, r3
 8002676:	b2db      	uxtb	r3, r3
 8002678:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002682:	2b00      	cmp	r3, #0
 8002684:	d105      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x26a>
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	0e9b      	lsrs	r3, r3, #26
 800268c:	f003 031f 	and.w	r3, r3, #31
 8002690:	e018      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x29c>
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800269e:	fa93 f3a3 	rbit	r3, r3
 80026a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80026a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80026aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80026ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80026b6:	2320      	movs	r3, #32
 80026b8:	e004      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80026ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026be:	fab3 f383 	clz	r3, r3
 80026c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d106      	bne.n	80026d6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2200      	movs	r2, #0
 80026ce:	2101      	movs	r1, #1
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff fa43 	bl	8001b5c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2102      	movs	r1, #2
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff fa27 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 80026e2:	4603      	mov	r3, r0
 80026e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d10a      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x2da>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2102      	movs	r1, #2
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff fa1c 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 80026f8:	4603      	mov	r3, r0
 80026fa:	0e9b      	lsrs	r3, r3, #26
 80026fc:	f003 021f 	and.w	r2, r3, #31
 8002700:	e01e      	b.n	8002740 <HAL_ADC_ConfigChannel+0x318>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2102      	movs	r1, #2
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff fa11 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 800270e:	4603      	mov	r3, r0
 8002710:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002714:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002718:	fa93 f3a3 	rbit	r3, r3
 800271c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002720:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002724:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002728:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002730:	2320      	movs	r3, #32
 8002732:	e004      	b.n	800273e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002734:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002738:	fab3 f383 	clz	r3, r3
 800273c:	b2db      	uxtb	r3, r3
 800273e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002748:	2b00      	cmp	r3, #0
 800274a:	d105      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x330>
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	0e9b      	lsrs	r3, r3, #26
 8002752:	f003 031f 	and.w	r3, r3, #31
 8002756:	e014      	b.n	8002782 <HAL_ADC_ConfigChannel+0x35a>
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800275e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002760:	fa93 f3a3 	rbit	r3, r3
 8002764:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002766:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002768:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800276c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002770:	2b00      	cmp	r3, #0
 8002772:	d101      	bne.n	8002778 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002774:	2320      	movs	r3, #32
 8002776:	e004      	b.n	8002782 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002778:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800277c:	fab3 f383 	clz	r3, r3
 8002780:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002782:	429a      	cmp	r2, r3
 8002784:	d106      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2200      	movs	r2, #0
 800278c:	2102      	movs	r1, #2
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff f9e4 	bl	8001b5c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2103      	movs	r1, #3
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff f9c8 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 80027a0:	4603      	mov	r3, r0
 80027a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10a      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x398>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2103      	movs	r1, #3
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff f9bd 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 80027b6:	4603      	mov	r3, r0
 80027b8:	0e9b      	lsrs	r3, r3, #26
 80027ba:	f003 021f 	and.w	r2, r3, #31
 80027be:	e017      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x3c8>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2103      	movs	r1, #3
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7ff f9b2 	bl	8001b30 <LL_ADC_GetOffsetChannel>
 80027cc:	4603      	mov	r3, r0
 80027ce:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027d2:	fa93 f3a3 	rbit	r3, r3
 80027d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80027d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027da:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80027dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80027e2:	2320      	movs	r3, #32
 80027e4:	e003      	b.n	80027ee <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80027e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027e8:	fab3 f383 	clz	r3, r3
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d105      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x3e0>
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	0e9b      	lsrs	r3, r3, #26
 8002802:	f003 031f 	and.w	r3, r3, #31
 8002806:	e011      	b.n	800282c <HAL_ADC_ConfigChannel+0x404>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002810:	fa93 f3a3 	rbit	r3, r3
 8002814:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002816:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002818:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800281a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002820:	2320      	movs	r3, #32
 8002822:	e003      	b.n	800282c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002824:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002826:	fab3 f383 	clz	r3, r3
 800282a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800282c:	429a      	cmp	r2, r3
 800282e:	d106      	bne.n	800283e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2200      	movs	r2, #0
 8002836:	2103      	movs	r1, #3
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff f98f 	bl	8001b5c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff fab2 	bl	8001dac <LL_ADC_IsEnabled>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	f040 8140 	bne.w	8002ad0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6818      	ldr	r0, [r3, #0]
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	6819      	ldr	r1, [r3, #0]
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	461a      	mov	r2, r3
 800285e:	f7ff fa03 	bl	8001c68 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	4a8f      	ldr	r2, [pc, #572]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x67c>)
 8002868:	4293      	cmp	r3, r2
 800286a:	f040 8131 	bne.w	8002ad0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10b      	bne.n	8002896 <HAL_ADC_ConfigChannel+0x46e>
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	0e9b      	lsrs	r3, r3, #26
 8002884:	3301      	adds	r3, #1
 8002886:	f003 031f 	and.w	r3, r3, #31
 800288a:	2b09      	cmp	r3, #9
 800288c:	bf94      	ite	ls
 800288e:	2301      	movls	r3, #1
 8002890:	2300      	movhi	r3, #0
 8002892:	b2db      	uxtb	r3, r3
 8002894:	e019      	b.n	80028ca <HAL_ADC_ConfigChannel+0x4a2>
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800289e:	fa93 f3a3 	rbit	r3, r3
 80028a2:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80028a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80028a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80028ae:	2320      	movs	r3, #32
 80028b0:	e003      	b.n	80028ba <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80028b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028b4:	fab3 f383 	clz	r3, r3
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	3301      	adds	r3, #1
 80028bc:	f003 031f 	and.w	r3, r3, #31
 80028c0:	2b09      	cmp	r3, #9
 80028c2:	bf94      	ite	ls
 80028c4:	2301      	movls	r3, #1
 80028c6:	2300      	movhi	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d079      	beq.n	80029c2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d107      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x4c2>
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	0e9b      	lsrs	r3, r3, #26
 80028e0:	3301      	adds	r3, #1
 80028e2:	069b      	lsls	r3, r3, #26
 80028e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028e8:	e015      	b.n	8002916 <HAL_ADC_ConfigChannel+0x4ee>
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028f2:	fa93 f3a3 	rbit	r3, r3
 80028f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80028f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028fa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80028fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d101      	bne.n	8002906 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002902:	2320      	movs	r3, #32
 8002904:	e003      	b.n	800290e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002906:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002908:	fab3 f383 	clz	r3, r3
 800290c:	b2db      	uxtb	r3, r3
 800290e:	3301      	adds	r3, #1
 8002910:	069b      	lsls	r3, r3, #26
 8002912:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800291e:	2b00      	cmp	r3, #0
 8002920:	d109      	bne.n	8002936 <HAL_ADC_ConfigChannel+0x50e>
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	0e9b      	lsrs	r3, r3, #26
 8002928:	3301      	adds	r3, #1
 800292a:	f003 031f 	and.w	r3, r3, #31
 800292e:	2101      	movs	r1, #1
 8002930:	fa01 f303 	lsl.w	r3, r1, r3
 8002934:	e017      	b.n	8002966 <HAL_ADC_ConfigChannel+0x53e>
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800293e:	fa93 f3a3 	rbit	r3, r3
 8002942:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002946:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002948:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800294e:	2320      	movs	r3, #32
 8002950:	e003      	b.n	800295a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002954:	fab3 f383 	clz	r3, r3
 8002958:	b2db      	uxtb	r3, r3
 800295a:	3301      	adds	r3, #1
 800295c:	f003 031f 	and.w	r3, r3, #31
 8002960:	2101      	movs	r1, #1
 8002962:	fa01 f303 	lsl.w	r3, r1, r3
 8002966:	ea42 0103 	orr.w	r1, r2, r3
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10a      	bne.n	800298c <HAL_ADC_ConfigChannel+0x564>
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	0e9b      	lsrs	r3, r3, #26
 800297c:	3301      	adds	r3, #1
 800297e:	f003 021f 	and.w	r2, r3, #31
 8002982:	4613      	mov	r3, r2
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	4413      	add	r3, r2
 8002988:	051b      	lsls	r3, r3, #20
 800298a:	e018      	b.n	80029be <HAL_ADC_ConfigChannel+0x596>
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002994:	fa93 f3a3 	rbit	r3, r3
 8002998:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800299a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800299c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800299e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80029a4:	2320      	movs	r3, #32
 80029a6:	e003      	b.n	80029b0 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80029a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029aa:	fab3 f383 	clz	r3, r3
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	3301      	adds	r3, #1
 80029b2:	f003 021f 	and.w	r2, r3, #31
 80029b6:	4613      	mov	r3, r2
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	4413      	add	r3, r2
 80029bc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029be:	430b      	orrs	r3, r1
 80029c0:	e081      	b.n	8002ac6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d107      	bne.n	80029de <HAL_ADC_ConfigChannel+0x5b6>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	0e9b      	lsrs	r3, r3, #26
 80029d4:	3301      	adds	r3, #1
 80029d6:	069b      	lsls	r3, r3, #26
 80029d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029dc:	e015      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x5e2>
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029e6:	fa93 f3a3 	rbit	r3, r3
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80029f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80029f6:	2320      	movs	r3, #32
 80029f8:	e003      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80029fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029fc:	fab3 f383 	clz	r3, r3
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	3301      	adds	r3, #1
 8002a04:	069b      	lsls	r3, r3, #26
 8002a06:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d109      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x602>
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	0e9b      	lsrs	r3, r3, #26
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	f003 031f 	and.w	r3, r3, #31
 8002a22:	2101      	movs	r1, #1
 8002a24:	fa01 f303 	lsl.w	r3, r1, r3
 8002a28:	e017      	b.n	8002a5a <HAL_ADC_ConfigChannel+0x632>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	fa93 f3a3 	rbit	r3, r3
 8002a36:	61bb      	str	r3, [r7, #24]
  return result;
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002a3c:	6a3b      	ldr	r3, [r7, #32]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d101      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002a42:	2320      	movs	r3, #32
 8002a44:	e003      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002a46:	6a3b      	ldr	r3, [r7, #32]
 8002a48:	fab3 f383 	clz	r3, r3
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	3301      	adds	r3, #1
 8002a50:	f003 031f 	and.w	r3, r3, #31
 8002a54:	2101      	movs	r1, #1
 8002a56:	fa01 f303 	lsl.w	r3, r1, r3
 8002a5a:	ea42 0103 	orr.w	r1, r2, r3
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10d      	bne.n	8002a86 <HAL_ADC_ConfigChannel+0x65e>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	0e9b      	lsrs	r3, r3, #26
 8002a70:	3301      	adds	r3, #1
 8002a72:	f003 021f 	and.w	r2, r3, #31
 8002a76:	4613      	mov	r3, r2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	4413      	add	r3, r2
 8002a7c:	3b1e      	subs	r3, #30
 8002a7e:	051b      	lsls	r3, r3, #20
 8002a80:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a84:	e01e      	b.n	8002ac4 <HAL_ADC_ConfigChannel+0x69c>
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	fa93 f3a3 	rbit	r3, r3
 8002a92:	60fb      	str	r3, [r7, #12]
  return result;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d104      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002a9e:	2320      	movs	r3, #32
 8002aa0:	e006      	b.n	8002ab0 <HAL_ADC_ConfigChannel+0x688>
 8002aa2:	bf00      	nop
 8002aa4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	fab3 f383 	clz	r3, r3
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	f003 021f 	and.w	r2, r3, #31
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	4413      	add	r3, r2
 8002abc:	3b1e      	subs	r3, #30
 8002abe:	051b      	lsls	r3, r3, #20
 8002ac0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ac4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002ac6:	683a      	ldr	r2, [r7, #0]
 8002ac8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002aca:	4619      	mov	r1, r3
 8002acc:	f7ff f8a0 	bl	8001c10 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	4b44      	ldr	r3, [pc, #272]	@ (8002be8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d07a      	beq.n	8002bd2 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002adc:	4843      	ldr	r0, [pc, #268]	@ (8002bec <HAL_ADC_ConfigChannel+0x7c4>)
 8002ade:	f7fe fff5 	bl	8001acc <LL_ADC_GetCommonPathInternalCh>
 8002ae2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a41      	ldr	r2, [pc, #260]	@ (8002bf0 <HAL_ADC_ConfigChannel+0x7c8>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d12c      	bne.n	8002b4a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002af0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002af4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d126      	bne.n	8002b4a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a3c      	ldr	r2, [pc, #240]	@ (8002bf4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d004      	beq.n	8002b10 <HAL_ADC_ConfigChannel+0x6e8>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a3b      	ldr	r2, [pc, #236]	@ (8002bf8 <HAL_ADC_ConfigChannel+0x7d0>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d15d      	bne.n	8002bcc <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b14:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4834      	ldr	r0, [pc, #208]	@ (8002bec <HAL_ADC_ConfigChannel+0x7c4>)
 8002b1c:	f7fe ffc3 	bl	8001aa6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b20:	4b36      	ldr	r3, [pc, #216]	@ (8002bfc <HAL_ADC_ConfigChannel+0x7d4>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	099b      	lsrs	r3, r3, #6
 8002b26:	4a36      	ldr	r2, [pc, #216]	@ (8002c00 <HAL_ADC_ConfigChannel+0x7d8>)
 8002b28:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2c:	099b      	lsrs	r3, r3, #6
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	4613      	mov	r3, r2
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	4413      	add	r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002b3a:	e002      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1f9      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b48:	e040      	b.n	8002bcc <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a2d      	ldr	r2, [pc, #180]	@ (8002c04 <HAL_ADC_ConfigChannel+0x7dc>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d118      	bne.n	8002b86 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b54:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d112      	bne.n	8002b86 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a23      	ldr	r2, [pc, #140]	@ (8002bf4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d004      	beq.n	8002b74 <HAL_ADC_ConfigChannel+0x74c>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a22      	ldr	r2, [pc, #136]	@ (8002bf8 <HAL_ADC_ConfigChannel+0x7d0>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d12d      	bne.n	8002bd0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	481b      	ldr	r0, [pc, #108]	@ (8002bec <HAL_ADC_ConfigChannel+0x7c4>)
 8002b80:	f7fe ff91 	bl	8001aa6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b84:	e024      	b.n	8002bd0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a1f      	ldr	r2, [pc, #124]	@ (8002c08 <HAL_ADC_ConfigChannel+0x7e0>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d120      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d11a      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a14      	ldr	r2, [pc, #80]	@ (8002bf4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d115      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ba6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002baa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002bae:	4619      	mov	r1, r3
 8002bb0:	480e      	ldr	r0, [pc, #56]	@ (8002bec <HAL_ADC_ConfigChannel+0x7c4>)
 8002bb2:	f7fe ff78 	bl	8001aa6 <LL_ADC_SetCommonPathInternalCh>
 8002bb6:	e00c      	b.n	8002bd2 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bbc:	f043 0220 	orr.w	r2, r3, #32
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002bca:	e002      	b.n	8002bd2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bcc:	bf00      	nop
 8002bce:	e000      	b.n	8002bd2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002bd0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002bda:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	37d8      	adds	r7, #216	@ 0xd8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	80080000 	.word	0x80080000
 8002bec:	50040300 	.word	0x50040300
 8002bf0:	c7520000 	.word	0xc7520000
 8002bf4:	50040000 	.word	0x50040000
 8002bf8:	50040200 	.word	0x50040200
 8002bfc:	20000004 	.word	0x20000004
 8002c00:	053e2d63 	.word	0x053e2d63
 8002c04:	cb840000 	.word	0xcb840000
 8002c08:	80000001 	.word	0x80000001

08002c0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff f8c5 	bl	8001dac <LL_ADC_IsEnabled>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d169      	bne.n	8002cfc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	689a      	ldr	r2, [r3, #8]
 8002c2e:	4b36      	ldr	r3, [pc, #216]	@ (8002d08 <ADC_Enable+0xfc>)
 8002c30:	4013      	ands	r3, r2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00d      	beq.n	8002c52 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c3a:	f043 0210 	orr.w	r2, r3, #16
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c46:	f043 0201 	orr.w	r2, r3, #1
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e055      	b.n	8002cfe <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff f894 	bl	8001d84 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c5c:	482b      	ldr	r0, [pc, #172]	@ (8002d0c <ADC_Enable+0x100>)
 8002c5e:	f7fe ff35 	bl	8001acc <LL_ADC_GetCommonPathInternalCh>
 8002c62:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002c64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d013      	beq.n	8002c94 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c6c:	4b28      	ldr	r3, [pc, #160]	@ (8002d10 <ADC_Enable+0x104>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	099b      	lsrs	r3, r3, #6
 8002c72:	4a28      	ldr	r2, [pc, #160]	@ (8002d14 <ADC_Enable+0x108>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	099b      	lsrs	r3, r3, #6
 8002c7a:	1c5a      	adds	r2, r3, #1
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	4413      	add	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002c86:	e002      	b.n	8002c8e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1f9      	bne.n	8002c88 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002c94:	f7fe fec4 	bl	8001a20 <HAL_GetTick>
 8002c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c9a:	e028      	b.n	8002cee <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff f883 	bl	8001dac <LL_ADC_IsEnabled>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d104      	bne.n	8002cb6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff f867 	bl	8001d84 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cb6:	f7fe feb3 	bl	8001a20 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d914      	bls.n	8002cee <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d00d      	beq.n	8002cee <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cd6:	f043 0210 	orr.w	r2, r3, #16
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce2:	f043 0201 	orr.w	r2, r3, #1
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e007      	b.n	8002cfe <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d1cf      	bne.n	8002c9c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	8000003f 	.word	0x8000003f
 8002d0c:	50040300 	.word	0x50040300
 8002d10:	20000004 	.word	0x20000004
 8002d14:	053e2d63 	.word	0x053e2d63

08002d18 <LL_ADC_IsEnabled>:
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d101      	bne.n	8002d30 <LL_ADC_IsEnabled+0x18>
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e000      	b.n	8002d32 <LL_ADC_IsEnabled+0x1a>
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <LL_ADC_REG_IsConversionOngoing>:
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f003 0304 	and.w	r3, r3, #4
 8002d4e:	2b04      	cmp	r3, #4
 8002d50:	d101      	bne.n	8002d56 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d52:	2301      	movs	r3, #1
 8002d54:	e000      	b.n	8002d58 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002d64:	b590      	push	{r4, r7, lr}
 8002d66:	b09f      	sub	sp, #124	@ 0x7c
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d101      	bne.n	8002d82 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e093      	b.n	8002eaa <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002d8e:	2300      	movs	r3, #0
 8002d90:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a47      	ldr	r2, [pc, #284]	@ (8002eb4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d102      	bne.n	8002da2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002d9c:	4b46      	ldr	r3, [pc, #280]	@ (8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002d9e:	60bb      	str	r3, [r7, #8]
 8002da0:	e001      	b.n	8002da6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002da2:	2300      	movs	r3, #0
 8002da4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10b      	bne.n	8002dc4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db0:	f043 0220 	orr.w	r2, r3, #32
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e072      	b.n	8002eaa <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff ffb9 	bl	8002d3e <LL_ADC_REG_IsConversionOngoing>
 8002dcc:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff ffb3 	bl	8002d3e <LL_ADC_REG_IsConversionOngoing>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d154      	bne.n	8002e88 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002dde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d151      	bne.n	8002e88 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002de4:	4b35      	ldr	r3, [pc, #212]	@ (8002ebc <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002de6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d02c      	beq.n	8002e4a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002df0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	6859      	ldr	r1, [r3, #4]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e02:	035b      	lsls	r3, r3, #13
 8002e04:	430b      	orrs	r3, r1
 8002e06:	431a      	orrs	r2, r3
 8002e08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e0a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e0c:	4829      	ldr	r0, [pc, #164]	@ (8002eb4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e0e:	f7ff ff83 	bl	8002d18 <LL_ADC_IsEnabled>
 8002e12:	4604      	mov	r4, r0
 8002e14:	4828      	ldr	r0, [pc, #160]	@ (8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e16:	f7ff ff7f 	bl	8002d18 <LL_ADC_IsEnabled>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	431c      	orrs	r4, r3
 8002e1e:	4828      	ldr	r0, [pc, #160]	@ (8002ec0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002e20:	f7ff ff7a 	bl	8002d18 <LL_ADC_IsEnabled>
 8002e24:	4603      	mov	r3, r0
 8002e26:	4323      	orrs	r3, r4
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d137      	bne.n	8002e9c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002e2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002e34:	f023 030f 	bic.w	r3, r3, #15
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	6811      	ldr	r1, [r2, #0]
 8002e3c:	683a      	ldr	r2, [r7, #0]
 8002e3e:	6892      	ldr	r2, [r2, #8]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	431a      	orrs	r2, r3
 8002e44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e46:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e48:	e028      	b.n	8002e9c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002e4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e54:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e56:	4817      	ldr	r0, [pc, #92]	@ (8002eb4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e58:	f7ff ff5e 	bl	8002d18 <LL_ADC_IsEnabled>
 8002e5c:	4604      	mov	r4, r0
 8002e5e:	4816      	ldr	r0, [pc, #88]	@ (8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e60:	f7ff ff5a 	bl	8002d18 <LL_ADC_IsEnabled>
 8002e64:	4603      	mov	r3, r0
 8002e66:	431c      	orrs	r4, r3
 8002e68:	4815      	ldr	r0, [pc, #84]	@ (8002ec0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002e6a:	f7ff ff55 	bl	8002d18 <LL_ADC_IsEnabled>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	4323      	orrs	r3, r4
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d112      	bne.n	8002e9c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002e76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002e7e:	f023 030f 	bic.w	r3, r3, #15
 8002e82:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002e84:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e86:	e009      	b.n	8002e9c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e8c:	f043 0220 	orr.w	r2, r3, #32
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002e9a:	e000      	b.n	8002e9e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e9c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002ea6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	377c      	adds	r7, #124	@ 0x7c
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd90      	pop	{r4, r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	50040000 	.word	0x50040000
 8002eb8:	50040100 	.word	0x50040100
 8002ebc:	50040300 	.word	0x50040300
 8002ec0:	50040200 	.word	0x50040200

08002ec4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f003 0307 	and.w	r3, r3, #7
 8002ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8002f08 <__NVIC_SetPriorityGrouping+0x44>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eda:	68ba      	ldr	r2, [r7, #8]
 8002edc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002eec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ef0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ef4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ef6:	4a04      	ldr	r2, [pc, #16]	@ (8002f08 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	60d3      	str	r3, [r2, #12]
}
 8002efc:	bf00      	nop
 8002efe:	3714      	adds	r7, #20
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f10:	4b04      	ldr	r3, [pc, #16]	@ (8002f24 <__NVIC_GetPriorityGrouping+0x18>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	0a1b      	lsrs	r3, r3, #8
 8002f16:	f003 0307 	and.w	r3, r3, #7
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000ed00 	.word	0xe000ed00

08002f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	4603      	mov	r3, r0
 8002f30:	6039      	str	r1, [r7, #0]
 8002f32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	db0a      	blt.n	8002f52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	b2da      	uxtb	r2, r3
 8002f40:	490c      	ldr	r1, [pc, #48]	@ (8002f74 <__NVIC_SetPriority+0x4c>)
 8002f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f46:	0112      	lsls	r2, r2, #4
 8002f48:	b2d2      	uxtb	r2, r2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f50:	e00a      	b.n	8002f68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	b2da      	uxtb	r2, r3
 8002f56:	4908      	ldr	r1, [pc, #32]	@ (8002f78 <__NVIC_SetPriority+0x50>)
 8002f58:	79fb      	ldrb	r3, [r7, #7]
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	3b04      	subs	r3, #4
 8002f60:	0112      	lsls	r2, r2, #4
 8002f62:	b2d2      	uxtb	r2, r2
 8002f64:	440b      	add	r3, r1
 8002f66:	761a      	strb	r2, [r3, #24]
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	e000e100 	.word	0xe000e100
 8002f78:	e000ed00 	.word	0xe000ed00

08002f7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b089      	sub	sp, #36	@ 0x24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	f1c3 0307 	rsb	r3, r3, #7
 8002f96:	2b04      	cmp	r3, #4
 8002f98:	bf28      	it	cs
 8002f9a:	2304      	movcs	r3, #4
 8002f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	2b06      	cmp	r3, #6
 8002fa4:	d902      	bls.n	8002fac <NVIC_EncodePriority+0x30>
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	3b03      	subs	r3, #3
 8002faa:	e000      	b.n	8002fae <NVIC_EncodePriority+0x32>
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43da      	mvns	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	401a      	ands	r2, r3
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	fa01 f303 	lsl.w	r3, r1, r3
 8002fce:	43d9      	mvns	r1, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fd4:	4313      	orrs	r3, r2
         );
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3724      	adds	r7, #36	@ 0x24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
	...

08002fe4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ff4:	d301      	bcc.n	8002ffa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e00f      	b.n	800301a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8003024 <SysTick_Config+0x40>)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003002:	210f      	movs	r1, #15
 8003004:	f04f 30ff 	mov.w	r0, #4294967295
 8003008:	f7ff ff8e 	bl	8002f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800300c:	4b05      	ldr	r3, [pc, #20]	@ (8003024 <SysTick_Config+0x40>)
 800300e:	2200      	movs	r2, #0
 8003010:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003012:	4b04      	ldr	r3, [pc, #16]	@ (8003024 <SysTick_Config+0x40>)
 8003014:	2207      	movs	r2, #7
 8003016:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	e000e010 	.word	0xe000e010

08003028 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ff47 	bl	8002ec4 <__NVIC_SetPriorityGrouping>
}
 8003036:	bf00      	nop
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b086      	sub	sp, #24
 8003042:	af00      	add	r7, sp, #0
 8003044:	4603      	mov	r3, r0
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	607a      	str	r2, [r7, #4]
 800304a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800304c:	2300      	movs	r3, #0
 800304e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003050:	f7ff ff5c 	bl	8002f0c <__NVIC_GetPriorityGrouping>
 8003054:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	68b9      	ldr	r1, [r7, #8]
 800305a:	6978      	ldr	r0, [r7, #20]
 800305c:	f7ff ff8e 	bl	8002f7c <NVIC_EncodePriority>
 8003060:	4602      	mov	r2, r0
 8003062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003066:	4611      	mov	r1, r2
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff ff5d 	bl	8002f28 <__NVIC_SetPriority>
}
 800306e:	bf00      	nop
 8003070:	3718      	adds	r7, #24
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b082      	sub	sp, #8
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7ff ffb0 	bl	8002fe4 <SysTick_Config>
 8003084:	4603      	mov	r3, r0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
	...

08003090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003090:	b480      	push	{r7}
 8003092:	b087      	sub	sp, #28
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800309a:	2300      	movs	r3, #0
 800309c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800309e:	e17f      	b.n	80033a0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	2101      	movs	r1, #1
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	fa01 f303 	lsl.w	r3, r1, r3
 80030ac:	4013      	ands	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f000 8171 	beq.w	800339a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 0303 	and.w	r3, r3, #3
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d005      	beq.n	80030d0 <HAL_GPIO_Init+0x40>
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f003 0303 	and.w	r3, r3, #3
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d130      	bne.n	8003132 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	2203      	movs	r2, #3
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	4013      	ands	r3, r2
 80030e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003106:	2201      	movs	r2, #1
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	43db      	mvns	r3, r3
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	4013      	ands	r3, r2
 8003114:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	091b      	lsrs	r3, r3, #4
 800311c:	f003 0201 	and.w	r2, r3, #1
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	fa02 f303 	lsl.w	r3, r2, r3
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	4313      	orrs	r3, r2
 800312a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f003 0303 	and.w	r3, r3, #3
 800313a:	2b03      	cmp	r3, #3
 800313c:	d118      	bne.n	8003170 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003142:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003144:	2201      	movs	r2, #1
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	43db      	mvns	r3, r3
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	4013      	ands	r3, r2
 8003152:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	08db      	lsrs	r3, r3, #3
 800315a:	f003 0201 	and.w	r2, r3, #1
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	4313      	orrs	r3, r2
 8003168:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f003 0303 	and.w	r3, r3, #3
 8003178:	2b03      	cmp	r3, #3
 800317a:	d017      	beq.n	80031ac <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	2203      	movs	r2, #3
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	43db      	mvns	r3, r3
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	4013      	ands	r3, r2
 8003192:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	693a      	ldr	r2, [r7, #16]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	693a      	ldr	r2, [r7, #16]
 80031aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f003 0303 	and.w	r3, r3, #3
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d123      	bne.n	8003200 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	08da      	lsrs	r2, r3, #3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3208      	adds	r2, #8
 80031c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	f003 0307 	and.w	r3, r3, #7
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	220f      	movs	r2, #15
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	43db      	mvns	r3, r3
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	4013      	ands	r3, r2
 80031da:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	691a      	ldr	r2, [r3, #16]
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	f003 0307 	and.w	r3, r3, #7
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	08da      	lsrs	r2, r3, #3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	3208      	adds	r2, #8
 80031fa:	6939      	ldr	r1, [r7, #16]
 80031fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	2203      	movs	r2, #3
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	43db      	mvns	r3, r3
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	4013      	ands	r3, r2
 8003216:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f003 0203 	and.w	r2, r3, #3
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	693a      	ldr	r2, [r7, #16]
 800322a:	4313      	orrs	r3, r2
 800322c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	693a      	ldr	r2, [r7, #16]
 8003232:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800323c:	2b00      	cmp	r3, #0
 800323e:	f000 80ac 	beq.w	800339a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003242:	4b5f      	ldr	r3, [pc, #380]	@ (80033c0 <HAL_GPIO_Init+0x330>)
 8003244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003246:	4a5e      	ldr	r2, [pc, #376]	@ (80033c0 <HAL_GPIO_Init+0x330>)
 8003248:	f043 0301 	orr.w	r3, r3, #1
 800324c:	6613      	str	r3, [r2, #96]	@ 0x60
 800324e:	4b5c      	ldr	r3, [pc, #368]	@ (80033c0 <HAL_GPIO_Init+0x330>)
 8003250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	60bb      	str	r3, [r7, #8]
 8003258:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800325a:	4a5a      	ldr	r2, [pc, #360]	@ (80033c4 <HAL_GPIO_Init+0x334>)
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	089b      	lsrs	r3, r3, #2
 8003260:	3302      	adds	r3, #2
 8003262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003266:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	220f      	movs	r2, #15
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	43db      	mvns	r3, r3
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	4013      	ands	r3, r2
 800327c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003284:	d025      	beq.n	80032d2 <HAL_GPIO_Init+0x242>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a4f      	ldr	r2, [pc, #316]	@ (80033c8 <HAL_GPIO_Init+0x338>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d01f      	beq.n	80032ce <HAL_GPIO_Init+0x23e>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a4e      	ldr	r2, [pc, #312]	@ (80033cc <HAL_GPIO_Init+0x33c>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d019      	beq.n	80032ca <HAL_GPIO_Init+0x23a>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a4d      	ldr	r2, [pc, #308]	@ (80033d0 <HAL_GPIO_Init+0x340>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d013      	beq.n	80032c6 <HAL_GPIO_Init+0x236>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a4c      	ldr	r2, [pc, #304]	@ (80033d4 <HAL_GPIO_Init+0x344>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d00d      	beq.n	80032c2 <HAL_GPIO_Init+0x232>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a4b      	ldr	r2, [pc, #300]	@ (80033d8 <HAL_GPIO_Init+0x348>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d007      	beq.n	80032be <HAL_GPIO_Init+0x22e>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a4a      	ldr	r2, [pc, #296]	@ (80033dc <HAL_GPIO_Init+0x34c>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d101      	bne.n	80032ba <HAL_GPIO_Init+0x22a>
 80032b6:	2306      	movs	r3, #6
 80032b8:	e00c      	b.n	80032d4 <HAL_GPIO_Init+0x244>
 80032ba:	2307      	movs	r3, #7
 80032bc:	e00a      	b.n	80032d4 <HAL_GPIO_Init+0x244>
 80032be:	2305      	movs	r3, #5
 80032c0:	e008      	b.n	80032d4 <HAL_GPIO_Init+0x244>
 80032c2:	2304      	movs	r3, #4
 80032c4:	e006      	b.n	80032d4 <HAL_GPIO_Init+0x244>
 80032c6:	2303      	movs	r3, #3
 80032c8:	e004      	b.n	80032d4 <HAL_GPIO_Init+0x244>
 80032ca:	2302      	movs	r3, #2
 80032cc:	e002      	b.n	80032d4 <HAL_GPIO_Init+0x244>
 80032ce:	2301      	movs	r3, #1
 80032d0:	e000      	b.n	80032d4 <HAL_GPIO_Init+0x244>
 80032d2:	2300      	movs	r3, #0
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	f002 0203 	and.w	r2, r2, #3
 80032da:	0092      	lsls	r2, r2, #2
 80032dc:	4093      	lsls	r3, r2
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032e4:	4937      	ldr	r1, [pc, #220]	@ (80033c4 <HAL_GPIO_Init+0x334>)
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	089b      	lsrs	r3, r3, #2
 80032ea:	3302      	adds	r3, #2
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80032f2:	4b3b      	ldr	r3, [pc, #236]	@ (80033e0 <HAL_GPIO_Init+0x350>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	43db      	mvns	r3, r3
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	4013      	ands	r3, r2
 8003300:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d003      	beq.n	8003316 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	4313      	orrs	r3, r2
 8003314:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003316:	4a32      	ldr	r2, [pc, #200]	@ (80033e0 <HAL_GPIO_Init+0x350>)
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800331c:	4b30      	ldr	r3, [pc, #192]	@ (80033e0 <HAL_GPIO_Init+0x350>)
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	43db      	mvns	r3, r3
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	4013      	ands	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d003      	beq.n	8003340 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	4313      	orrs	r3, r2
 800333e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003340:	4a27      	ldr	r2, [pc, #156]	@ (80033e0 <HAL_GPIO_Init+0x350>)
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003346:	4b26      	ldr	r3, [pc, #152]	@ (80033e0 <HAL_GPIO_Init+0x350>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	43db      	mvns	r3, r3
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	4013      	ands	r3, r2
 8003354:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800336a:	4a1d      	ldr	r2, [pc, #116]	@ (80033e0 <HAL_GPIO_Init+0x350>)
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003370:	4b1b      	ldr	r3, [pc, #108]	@ (80033e0 <HAL_GPIO_Init+0x350>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	43db      	mvns	r3, r3
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	4013      	ands	r3, r2
 800337e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d003      	beq.n	8003394 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	4313      	orrs	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003394:	4a12      	ldr	r2, [pc, #72]	@ (80033e0 <HAL_GPIO_Init+0x350>)
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	3301      	adds	r3, #1
 800339e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	fa22 f303 	lsr.w	r3, r2, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	f47f ae78 	bne.w	80030a0 <HAL_GPIO_Init+0x10>
  }
}
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop
 80033b4:	371c      	adds	r7, #28
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40021000 	.word	0x40021000
 80033c4:	40010000 	.word	0x40010000
 80033c8:	48000400 	.word	0x48000400
 80033cc:	48000800 	.word	0x48000800
 80033d0:	48000c00 	.word	0x48000c00
 80033d4:	48001000 	.word	0x48001000
 80033d8:	48001400 	.word	0x48001400
 80033dc:	48001800 	.word	0x48001800
 80033e0:	40010400 	.word	0x40010400

080033e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	460b      	mov	r3, r1
 80033ee:	807b      	strh	r3, [r7, #2]
 80033f0:	4613      	mov	r3, r2
 80033f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033f4:	787b      	ldrb	r3, [r7, #1]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033fa:	887a      	ldrh	r2, [r7, #2]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003400:	e002      	b.n	8003408 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003402:	887a      	ldrh	r2, [r7, #2]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e08d      	b.n	8003542 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d106      	bne.n	8003440 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f7fd fe7c 	bl	8001138 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2224      	movs	r2, #36	@ 0x24
 8003444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 0201 	bic.w	r2, r2, #1
 8003456:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685a      	ldr	r2, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003464:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	689a      	ldr	r2, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003474:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d107      	bne.n	800348e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800348a:	609a      	str	r2, [r3, #8]
 800348c:	e006      	b.n	800349c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800349a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d108      	bne.n	80034b6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034b2:	605a      	str	r2, [r3, #4]
 80034b4:	e007      	b.n	80034c6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034c4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	6812      	ldr	r2, [r2, #0]
 80034d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80034d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	691a      	ldr	r2, [r3, #16]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	430a      	orrs	r2, r1
 8003502:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	69d9      	ldr	r1, [r3, #28]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a1a      	ldr	r2, [r3, #32]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	430a      	orrs	r2, r1
 8003512:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0201 	orr.w	r2, r2, #1
 8003522:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
	...

0800354c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b088      	sub	sp, #32
 8003550:	af02      	add	r7, sp, #8
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	607a      	str	r2, [r7, #4]
 8003556:	461a      	mov	r2, r3
 8003558:	460b      	mov	r3, r1
 800355a:	817b      	strh	r3, [r7, #10]
 800355c:	4613      	mov	r3, r2
 800355e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b20      	cmp	r3, #32
 800356a:	f040 80fd 	bne.w	8003768 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003574:	2b01      	cmp	r3, #1
 8003576:	d101      	bne.n	800357c <HAL_I2C_Master_Transmit+0x30>
 8003578:	2302      	movs	r3, #2
 800357a:	e0f6      	b.n	800376a <HAL_I2C_Master_Transmit+0x21e>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003584:	f7fe fa4c 	bl	8001a20 <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	9300      	str	r3, [sp, #0]
 800358e:	2319      	movs	r3, #25
 8003590:	2201      	movs	r2, #1
 8003592:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 fa0a 	bl	80039b0 <I2C_WaitOnFlagUntilTimeout>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e0e1      	b.n	800376a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2221      	movs	r2, #33	@ 0x21
 80035aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2210      	movs	r2, #16
 80035b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2200      	movs	r2, #0
 80035ba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	893a      	ldrh	r2, [r7, #8]
 80035c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	2bff      	cmp	r3, #255	@ 0xff
 80035d6:	d906      	bls.n	80035e6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	22ff      	movs	r2, #255	@ 0xff
 80035dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80035de:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035e2:	617b      	str	r3, [r7, #20]
 80035e4:	e007      	b.n	80035f6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80035f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035f4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d024      	beq.n	8003648 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003602:	781a      	ldrb	r2, [r3, #0]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003618:	b29b      	uxth	r3, r3
 800361a:	3b01      	subs	r3, #1
 800361c:	b29a      	uxth	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003632:	b2db      	uxtb	r3, r3
 8003634:	3301      	adds	r3, #1
 8003636:	b2da      	uxtb	r2, r3
 8003638:	8979      	ldrh	r1, [r7, #10]
 800363a:	4b4e      	ldr	r3, [pc, #312]	@ (8003774 <HAL_I2C_Master_Transmit+0x228>)
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f000 fc05 	bl	8003e50 <I2C_TransferConfig>
 8003646:	e066      	b.n	8003716 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800364c:	b2da      	uxtb	r2, r3
 800364e:	8979      	ldrh	r1, [r7, #10]
 8003650:	4b48      	ldr	r3, [pc, #288]	@ (8003774 <HAL_I2C_Master_Transmit+0x228>)
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 fbfa 	bl	8003e50 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800365c:	e05b      	b.n	8003716 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	6a39      	ldr	r1, [r7, #32]
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	f000 f9fd 	bl	8003a62 <I2C_WaitOnTXISFlagUntilTimeout>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e07b      	b.n	800376a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003676:	781a      	ldrb	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003682:	1c5a      	adds	r2, r3, #1
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800368c:	b29b      	uxth	r3, r3
 800368e:	3b01      	subs	r3, #1
 8003690:	b29a      	uxth	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800369a:	3b01      	subs	r3, #1
 800369c:	b29a      	uxth	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d034      	beq.n	8003716 <HAL_I2C_Master_Transmit+0x1ca>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d130      	bne.n	8003716 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	6a3b      	ldr	r3, [r7, #32]
 80036ba:	2200      	movs	r2, #0
 80036bc:	2180      	movs	r1, #128	@ 0x80
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 f976 	bl	80039b0 <I2C_WaitOnFlagUntilTimeout>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e04d      	b.n	800376a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	2bff      	cmp	r3, #255	@ 0xff
 80036d6:	d90e      	bls.n	80036f6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	22ff      	movs	r2, #255	@ 0xff
 80036dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e2:	b2da      	uxtb	r2, r3
 80036e4:	8979      	ldrh	r1, [r7, #10]
 80036e6:	2300      	movs	r3, #0
 80036e8:	9300      	str	r3, [sp, #0]
 80036ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f000 fbae 	bl	8003e50 <I2C_TransferConfig>
 80036f4:	e00f      	b.n	8003716 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003704:	b2da      	uxtb	r2, r3
 8003706:	8979      	ldrh	r1, [r7, #10]
 8003708:	2300      	movs	r3, #0
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003710:	68f8      	ldr	r0, [r7, #12]
 8003712:	f000 fb9d 	bl	8003e50 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800371a:	b29b      	uxth	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	d19e      	bne.n	800365e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	6a39      	ldr	r1, [r7, #32]
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f000 f9e3 	bl	8003af0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e01a      	b.n	800376a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2220      	movs	r2, #32
 800373a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6859      	ldr	r1, [r3, #4]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	4b0c      	ldr	r3, [pc, #48]	@ (8003778 <HAL_I2C_Master_Transmit+0x22c>)
 8003748:	400b      	ands	r3, r1
 800374a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2220      	movs	r2, #32
 8003750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003764:	2300      	movs	r3, #0
 8003766:	e000      	b.n	800376a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003768:	2302      	movs	r3, #2
  }
}
 800376a:	4618      	mov	r0, r3
 800376c:	3718      	adds	r7, #24
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	80002000 	.word	0x80002000
 8003778:	fe00e800 	.word	0xfe00e800

0800377c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b088      	sub	sp, #32
 8003780:	af02      	add	r7, sp, #8
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	607a      	str	r2, [r7, #4]
 8003786:	461a      	mov	r2, r3
 8003788:	460b      	mov	r3, r1
 800378a:	817b      	strh	r3, [r7, #10]
 800378c:	4613      	mov	r3, r2
 800378e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b20      	cmp	r3, #32
 800379a:	f040 80db 	bne.w	8003954 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d101      	bne.n	80037ac <HAL_I2C_Master_Receive+0x30>
 80037a8:	2302      	movs	r3, #2
 80037aa:	e0d4      	b.n	8003956 <HAL_I2C_Master_Receive+0x1da>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80037b4:	f7fe f934 	bl	8001a20 <HAL_GetTick>
 80037b8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	2319      	movs	r3, #25
 80037c0:	2201      	movs	r2, #1
 80037c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f000 f8f2 	bl	80039b0 <I2C_WaitOnFlagUntilTimeout>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e0bf      	b.n	8003956 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2222      	movs	r2, #34	@ 0x22
 80037da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2210      	movs	r2, #16
 80037e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	893a      	ldrh	r2, [r7, #8]
 80037f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003802:	b29b      	uxth	r3, r3
 8003804:	2bff      	cmp	r3, #255	@ 0xff
 8003806:	d90e      	bls.n	8003826 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2201      	movs	r2, #1
 800380c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003812:	b2da      	uxtb	r2, r3
 8003814:	8979      	ldrh	r1, [r7, #10]
 8003816:	4b52      	ldr	r3, [pc, #328]	@ (8003960 <HAL_I2C_Master_Receive+0x1e4>)
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 fb16 	bl	8003e50 <I2C_TransferConfig>
 8003824:	e06d      	b.n	8003902 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800382a:	b29a      	uxth	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003834:	b2da      	uxtb	r2, r3
 8003836:	8979      	ldrh	r1, [r7, #10]
 8003838:	4b49      	ldr	r3, [pc, #292]	@ (8003960 <HAL_I2C_Master_Receive+0x1e4>)
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f000 fb05 	bl	8003e50 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003846:	e05c      	b.n	8003902 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003848:	697a      	ldr	r2, [r7, #20]
 800384a:	6a39      	ldr	r1, [r7, #32]
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f000 f993 	bl	8003b78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e07c      	b.n	8003956 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386e:	1c5a      	adds	r2, r3, #1
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003878:	3b01      	subs	r3, #1
 800387a:	b29a      	uxth	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003884:	b29b      	uxth	r3, r3
 8003886:	3b01      	subs	r3, #1
 8003888:	b29a      	uxth	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003892:	b29b      	uxth	r3, r3
 8003894:	2b00      	cmp	r3, #0
 8003896:	d034      	beq.n	8003902 <HAL_I2C_Master_Receive+0x186>
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800389c:	2b00      	cmp	r3, #0
 800389e:	d130      	bne.n	8003902 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	6a3b      	ldr	r3, [r7, #32]
 80038a6:	2200      	movs	r2, #0
 80038a8:	2180      	movs	r1, #128	@ 0x80
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 f880 	bl	80039b0 <I2C_WaitOnFlagUntilTimeout>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e04d      	b.n	8003956 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038be:	b29b      	uxth	r3, r3
 80038c0:	2bff      	cmp	r3, #255	@ 0xff
 80038c2:	d90e      	bls.n	80038e2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	22ff      	movs	r2, #255	@ 0xff
 80038c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ce:	b2da      	uxtb	r2, r3
 80038d0:	8979      	ldrh	r1, [r7, #10]
 80038d2:	2300      	movs	r3, #0
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80038da:	68f8      	ldr	r0, [r7, #12]
 80038dc:	f000 fab8 	bl	8003e50 <I2C_TransferConfig>
 80038e0:	e00f      	b.n	8003902 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f0:	b2da      	uxtb	r2, r3
 80038f2:	8979      	ldrh	r1, [r7, #10]
 80038f4:	2300      	movs	r3, #0
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f000 faa7 	bl	8003e50 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003906:	b29b      	uxth	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	d19d      	bne.n	8003848 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800390c:	697a      	ldr	r2, [r7, #20]
 800390e:	6a39      	ldr	r1, [r7, #32]
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f000 f8ed 	bl	8003af0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e01a      	b.n	8003956 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2220      	movs	r2, #32
 8003926:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6859      	ldr	r1, [r3, #4]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	4b0c      	ldr	r3, [pc, #48]	@ (8003964 <HAL_I2C_Master_Receive+0x1e8>)
 8003934:	400b      	ands	r3, r1
 8003936:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2220      	movs	r2, #32
 800393c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	e000      	b.n	8003956 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003954:	2302      	movs	r3, #2
  }
}
 8003956:	4618      	mov	r0, r3
 8003958:	3718      	adds	r7, #24
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	80002400 	.word	0x80002400
 8003964:	fe00e800 	.word	0xfe00e800

08003968 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b02      	cmp	r3, #2
 800397c:	d103      	bne.n	8003986 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2200      	movs	r2, #0
 8003984:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	2b01      	cmp	r3, #1
 8003992:	d007      	beq.n	80039a4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	699a      	ldr	r2, [r3, #24]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	619a      	str	r2, [r3, #24]
  }
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	603b      	str	r3, [r7, #0]
 80039bc:	4613      	mov	r3, r2
 80039be:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039c0:	e03b      	b.n	8003a3a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	6839      	ldr	r1, [r7, #0]
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 f962 	bl	8003c90 <I2C_IsErrorOccurred>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e041      	b.n	8003a5a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039dc:	d02d      	beq.n	8003a3a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039de:	f7fe f81f 	bl	8001a20 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d302      	bcc.n	80039f4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d122      	bne.n	8003a3a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	699a      	ldr	r2, [r3, #24]
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	4013      	ands	r3, r2
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	bf0c      	ite	eq
 8003a04:	2301      	moveq	r3, #1
 8003a06:	2300      	movne	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	79fb      	ldrb	r3, [r7, #7]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d113      	bne.n	8003a3a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a16:	f043 0220 	orr.w	r2, r3, #32
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2220      	movs	r2, #32
 8003a22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e00f      	b.n	8003a5a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	699a      	ldr	r2, [r3, #24]
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	4013      	ands	r3, r2
 8003a44:	68ba      	ldr	r2, [r7, #8]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	bf0c      	ite	eq
 8003a4a:	2301      	moveq	r3, #1
 8003a4c:	2300      	movne	r3, #0
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	461a      	mov	r2, r3
 8003a52:	79fb      	ldrb	r3, [r7, #7]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d0b4      	beq.n	80039c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b084      	sub	sp, #16
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	60f8      	str	r0, [r7, #12]
 8003a6a:	60b9      	str	r1, [r7, #8]
 8003a6c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a6e:	e033      	b.n	8003ad8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	68b9      	ldr	r1, [r7, #8]
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 f90b 	bl	8003c90 <I2C_IsErrorOccurred>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e031      	b.n	8003ae8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a8a:	d025      	beq.n	8003ad8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a8c:	f7fd ffc8 	bl	8001a20 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	68ba      	ldr	r2, [r7, #8]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d302      	bcc.n	8003aa2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d11a      	bne.n	8003ad8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d013      	beq.n	8003ad8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab4:	f043 0220 	orr.w	r2, r3, #32
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2220      	movs	r2, #32
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e007      	b.n	8003ae8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d1c4      	bne.n	8003a70 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003afc:	e02f      	b.n	8003b5e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	68b9      	ldr	r1, [r7, #8]
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f000 f8c4 	bl	8003c90 <I2C_IsErrorOccurred>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e02d      	b.n	8003b6e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b12:	f7fd ff85 	bl	8001a20 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	68ba      	ldr	r2, [r7, #8]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d302      	bcc.n	8003b28 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d11a      	bne.n	8003b5e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	f003 0320 	and.w	r3, r3, #32
 8003b32:	2b20      	cmp	r3, #32
 8003b34:	d013      	beq.n	8003b5e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b3a:	f043 0220 	orr.w	r2, r3, #32
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2220      	movs	r2, #32
 8003b46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e007      	b.n	8003b6e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	f003 0320 	and.w	r3, r3, #32
 8003b68:	2b20      	cmp	r3, #32
 8003b6a:	d1c8      	bne.n	8003afe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
	...

08003b78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b086      	sub	sp, #24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b84:	2300      	movs	r3, #0
 8003b86:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003b88:	e071      	b.n	8003c6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	68b9      	ldr	r1, [r7, #8]
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	f000 f87e 	bl	8003c90 <I2C_IsErrorOccurred>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	f003 0320 	and.w	r3, r3, #32
 8003ba8:	2b20      	cmp	r3, #32
 8003baa:	d13b      	bne.n	8003c24 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003bac:	7dfb      	ldrb	r3, [r7, #23]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d138      	bne.n	8003c24 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	f003 0304 	and.w	r3, r3, #4
 8003bbc:	2b04      	cmp	r3, #4
 8003bbe:	d105      	bne.n	8003bcc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	699b      	ldr	r3, [r3, #24]
 8003bd2:	f003 0310 	and.w	r3, r3, #16
 8003bd6:	2b10      	cmp	r3, #16
 8003bd8:	d121      	bne.n	8003c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2210      	movs	r2, #16
 8003be0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2204      	movs	r2, #4
 8003be6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2220      	movs	r2, #32
 8003bee:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	6859      	ldr	r1, [r3, #4]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	4b24      	ldr	r3, [pc, #144]	@ (8003c8c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8003bfc:	400b      	ands	r3, r1
 8003bfe:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2220      	movs	r2, #32
 8003c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	75fb      	strb	r3, [r7, #23]
 8003c1c:	e002      	b.n	8003c24 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003c24:	f7fd fefc 	bl	8001a20 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	68ba      	ldr	r2, [r7, #8]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d302      	bcc.n	8003c3a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d119      	bne.n	8003c6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8003c3a:	7dfb      	ldrb	r3, [r7, #23]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d116      	bne.n	8003c6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	f003 0304 	and.w	r3, r3, #4
 8003c4a:	2b04      	cmp	r3, #4
 8003c4c:	d00f      	beq.n	8003c6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c52:	f043 0220 	orr.w	r2, r3, #32
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2220      	movs	r2, #32
 8003c5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	699b      	ldr	r3, [r3, #24]
 8003c74:	f003 0304 	and.w	r3, r3, #4
 8003c78:	2b04      	cmp	r3, #4
 8003c7a:	d002      	beq.n	8003c82 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003c7c:	7dfb      	ldrb	r3, [r7, #23]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d083      	beq.n	8003b8a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8003c82:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3718      	adds	r7, #24
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	fe00e800 	.word	0xfe00e800

08003c90 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b08a      	sub	sp, #40	@ 0x28
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003caa:	2300      	movs	r3, #0
 8003cac:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	f003 0310 	and.w	r3, r3, #16
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d068      	beq.n	8003d8e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2210      	movs	r2, #16
 8003cc2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003cc4:	e049      	b.n	8003d5a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ccc:	d045      	beq.n	8003d5a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003cce:	f7fd fea7 	bl	8001a20 <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	68ba      	ldr	r2, [r7, #8]
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d302      	bcc.n	8003ce4 <I2C_IsErrorOccurred+0x54>
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d13a      	bne.n	8003d5a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cee:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003cf6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d06:	d121      	bne.n	8003d4c <I2C_IsErrorOccurred+0xbc>
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d0e:	d01d      	beq.n	8003d4c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003d10:	7cfb      	ldrb	r3, [r7, #19]
 8003d12:	2b20      	cmp	r3, #32
 8003d14:	d01a      	beq.n	8003d4c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685a      	ldr	r2, [r3, #4]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d24:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003d26:	f7fd fe7b 	bl	8001a20 <HAL_GetTick>
 8003d2a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d2c:	e00e      	b.n	8003d4c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003d2e:	f7fd fe77 	bl	8001a20 <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	2b19      	cmp	r3, #25
 8003d3a:	d907      	bls.n	8003d4c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003d3c:	6a3b      	ldr	r3, [r7, #32]
 8003d3e:	f043 0320 	orr.w	r3, r3, #32
 8003d42:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003d4a:	e006      	b.n	8003d5a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	f003 0320 	and.w	r3, r3, #32
 8003d56:	2b20      	cmp	r3, #32
 8003d58:	d1e9      	bne.n	8003d2e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	f003 0320 	and.w	r3, r3, #32
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d003      	beq.n	8003d70 <I2C_IsErrorOccurred+0xe0>
 8003d68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d0aa      	beq.n	8003cc6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003d70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d103      	bne.n	8003d80 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2220      	movs	r2, #32
 8003d7e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003d80:	6a3b      	ldr	r3, [r7, #32]
 8003d82:	f043 0304 	orr.w	r3, r3, #4
 8003d86:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00b      	beq.n	8003db8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003da0:	6a3b      	ldr	r3, [r7, #32]
 8003da2:	f043 0301 	orr.w	r3, r3, #1
 8003da6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003db0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00b      	beq.n	8003dda <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003dc2:	6a3b      	ldr	r3, [r7, #32]
 8003dc4:	f043 0308 	orr.w	r3, r3, #8
 8003dc8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003dd2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00b      	beq.n	8003dfc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003de4:	6a3b      	ldr	r3, [r7, #32]
 8003de6:	f043 0302 	orr.w	r3, r3, #2
 8003dea:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003df4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003dfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d01c      	beq.n	8003e3e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f7ff fdaf 	bl	8003968 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6859      	ldr	r1, [r3, #4]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	4b0d      	ldr	r3, [pc, #52]	@ (8003e4c <I2C_IsErrorOccurred+0x1bc>)
 8003e16:	400b      	ands	r3, r1
 8003e18:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e1e:	6a3b      	ldr	r3, [r7, #32]
 8003e20:	431a      	orrs	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003e3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3728      	adds	r7, #40	@ 0x28
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	fe00e800 	.word	0xfe00e800

08003e50 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	607b      	str	r3, [r7, #4]
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	817b      	strh	r3, [r7, #10]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003e62:	897b      	ldrh	r3, [r7, #10]
 8003e64:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003e68:	7a7b      	ldrb	r3, [r7, #9]
 8003e6a:	041b      	lsls	r3, r3, #16
 8003e6c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003e70:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003e76:	6a3b      	ldr	r3, [r7, #32]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003e7e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	6a3b      	ldr	r3, [r7, #32]
 8003e88:	0d5b      	lsrs	r3, r3, #21
 8003e8a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003e8e:	4b08      	ldr	r3, [pc, #32]	@ (8003eb0 <I2C_TransferConfig+0x60>)
 8003e90:	430b      	orrs	r3, r1
 8003e92:	43db      	mvns	r3, r3
 8003e94:	ea02 0103 	and.w	r1, r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003ea2:	bf00      	nop
 8003ea4:	371c      	adds	r7, #28
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	03ff63ff 	.word	0x03ff63ff

08003eb4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b20      	cmp	r3, #32
 8003ec8:	d138      	bne.n	8003f3c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d101      	bne.n	8003ed8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	e032      	b.n	8003f3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2224      	movs	r2, #36	@ 0x24
 8003ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f022 0201 	bic.w	r2, r2, #1
 8003ef6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003f06:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	6819      	ldr	r1, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f042 0201 	orr.w	r2, r2, #1
 8003f26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	e000      	b.n	8003f3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003f3c:	2302      	movs	r3, #2
  }
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr

08003f4a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003f4a:	b480      	push	{r7}
 8003f4c:	b085      	sub	sp, #20
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
 8003f52:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b20      	cmp	r3, #32
 8003f5e:	d139      	bne.n	8003fd4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d101      	bne.n	8003f6e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	e033      	b.n	8003fd6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2224      	movs	r2, #36	@ 0x24
 8003f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0201 	bic.w	r2, r2, #1
 8003f8c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f9c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	021b      	lsls	r3, r3, #8
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 0201 	orr.w	r2, r2, #1
 8003fbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	e000      	b.n	8003fd6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003fd4:	2302      	movs	r3, #2
  }
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3714      	adds	r7, #20
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
	...

08003fe4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003fe8:	4b04      	ldr	r3, [pc, #16]	@ (8003ffc <HAL_PWREx_GetVoltageRange+0x18>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	40007000 	.word	0x40007000

08004000 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800400e:	d130      	bne.n	8004072 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004010:	4b23      	ldr	r3, [pc, #140]	@ (80040a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800401c:	d038      	beq.n	8004090 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800401e:	4b20      	ldr	r3, [pc, #128]	@ (80040a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004026:	4a1e      	ldr	r2, [pc, #120]	@ (80040a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004028:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800402c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800402e:	4b1d      	ldr	r3, [pc, #116]	@ (80040a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2232      	movs	r2, #50	@ 0x32
 8004034:	fb02 f303 	mul.w	r3, r2, r3
 8004038:	4a1b      	ldr	r2, [pc, #108]	@ (80040a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800403a:	fba2 2303 	umull	r2, r3, r2, r3
 800403e:	0c9b      	lsrs	r3, r3, #18
 8004040:	3301      	adds	r3, #1
 8004042:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004044:	e002      	b.n	800404c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	3b01      	subs	r3, #1
 800404a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800404c:	4b14      	ldr	r3, [pc, #80]	@ (80040a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800404e:	695b      	ldr	r3, [r3, #20]
 8004050:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004058:	d102      	bne.n	8004060 <HAL_PWREx_ControlVoltageScaling+0x60>
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d1f2      	bne.n	8004046 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004060:	4b0f      	ldr	r3, [pc, #60]	@ (80040a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800406c:	d110      	bne.n	8004090 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e00f      	b.n	8004092 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004072:	4b0b      	ldr	r3, [pc, #44]	@ (80040a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800407a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800407e:	d007      	beq.n	8004090 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004080:	4b07      	ldr	r3, [pc, #28]	@ (80040a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004088:	4a05      	ldr	r2, [pc, #20]	@ (80040a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800408a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800408e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	40007000 	.word	0x40007000
 80040a4:	20000004 	.word	0x20000004
 80040a8:	431bde83 	.word	0x431bde83

080040ac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b088      	sub	sp, #32
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e3ca      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040be:	4b97      	ldr	r3, [pc, #604]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 030c 	and.w	r3, r3, #12
 80040c6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040c8:	4b94      	ldr	r3, [pc, #592]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	f003 0303 	and.w	r3, r3, #3
 80040d0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0310 	and.w	r3, r3, #16
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 80e4 	beq.w	80042a8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d007      	beq.n	80040f6 <HAL_RCC_OscConfig+0x4a>
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	2b0c      	cmp	r3, #12
 80040ea:	f040 808b 	bne.w	8004204 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	f040 8087 	bne.w	8004204 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040f6:	4b89      	ldr	r3, [pc, #548]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d005      	beq.n	800410e <HAL_RCC_OscConfig+0x62>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e3a2      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a1a      	ldr	r2, [r3, #32]
 8004112:	4b82      	ldr	r3, [pc, #520]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0308 	and.w	r3, r3, #8
 800411a:	2b00      	cmp	r3, #0
 800411c:	d004      	beq.n	8004128 <HAL_RCC_OscConfig+0x7c>
 800411e:	4b7f      	ldr	r3, [pc, #508]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004126:	e005      	b.n	8004134 <HAL_RCC_OscConfig+0x88>
 8004128:	4b7c      	ldr	r3, [pc, #496]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800412a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800412e:	091b      	lsrs	r3, r3, #4
 8004130:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004134:	4293      	cmp	r3, r2
 8004136:	d223      	bcs.n	8004180 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	4618      	mov	r0, r3
 800413e:	f000 fd55 	bl	8004bec <RCC_SetFlashLatencyFromMSIRange>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e383      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800414c:	4b73      	ldr	r3, [pc, #460]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a72      	ldr	r2, [pc, #456]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004152:	f043 0308 	orr.w	r3, r3, #8
 8004156:	6013      	str	r3, [r2, #0]
 8004158:	4b70      	ldr	r3, [pc, #448]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a1b      	ldr	r3, [r3, #32]
 8004164:	496d      	ldr	r1, [pc, #436]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004166:	4313      	orrs	r3, r2
 8004168:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800416a:	4b6c      	ldr	r3, [pc, #432]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	69db      	ldr	r3, [r3, #28]
 8004176:	021b      	lsls	r3, r3, #8
 8004178:	4968      	ldr	r1, [pc, #416]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800417a:	4313      	orrs	r3, r2
 800417c:	604b      	str	r3, [r1, #4]
 800417e:	e025      	b.n	80041cc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004180:	4b66      	ldr	r3, [pc, #408]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a65      	ldr	r2, [pc, #404]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004186:	f043 0308 	orr.w	r3, r3, #8
 800418a:	6013      	str	r3, [r2, #0]
 800418c:	4b63      	ldr	r3, [pc, #396]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	4960      	ldr	r1, [pc, #384]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800419a:	4313      	orrs	r3, r2
 800419c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800419e:	4b5f      	ldr	r3, [pc, #380]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	021b      	lsls	r3, r3, #8
 80041ac:	495b      	ldr	r1, [pc, #364]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d109      	bne.n	80041cc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	4618      	mov	r0, r3
 80041be:	f000 fd15 	bl	8004bec <RCC_SetFlashLatencyFromMSIRange>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e343      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041cc:	f000 fc4a 	bl	8004a64 <HAL_RCC_GetSysClockFreq>
 80041d0:	4602      	mov	r2, r0
 80041d2:	4b52      	ldr	r3, [pc, #328]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	091b      	lsrs	r3, r3, #4
 80041d8:	f003 030f 	and.w	r3, r3, #15
 80041dc:	4950      	ldr	r1, [pc, #320]	@ (8004320 <HAL_RCC_OscConfig+0x274>)
 80041de:	5ccb      	ldrb	r3, [r1, r3]
 80041e0:	f003 031f 	and.w	r3, r3, #31
 80041e4:	fa22 f303 	lsr.w	r3, r2, r3
 80041e8:	4a4e      	ldr	r2, [pc, #312]	@ (8004324 <HAL_RCC_OscConfig+0x278>)
 80041ea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80041ec:	4b4e      	ldr	r3, [pc, #312]	@ (8004328 <HAL_RCC_OscConfig+0x27c>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4618      	mov	r0, r3
 80041f2:	f7fd fbc5 	bl	8001980 <HAL_InitTick>
 80041f6:	4603      	mov	r3, r0
 80041f8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80041fa:	7bfb      	ldrb	r3, [r7, #15]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d052      	beq.n	80042a6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004200:	7bfb      	ldrb	r3, [r7, #15]
 8004202:	e327      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	699b      	ldr	r3, [r3, #24]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d032      	beq.n	8004272 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800420c:	4b43      	ldr	r3, [pc, #268]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a42      	ldr	r2, [pc, #264]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004212:	f043 0301 	orr.w	r3, r3, #1
 8004216:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004218:	f7fd fc02 	bl	8001a20 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004220:	f7fd fbfe 	bl	8001a20 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e310      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004232:	4b3a      	ldr	r3, [pc, #232]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d0f0      	beq.n	8004220 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800423e:	4b37      	ldr	r3, [pc, #220]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a36      	ldr	r2, [pc, #216]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004244:	f043 0308 	orr.w	r3, r3, #8
 8004248:	6013      	str	r3, [r2, #0]
 800424a:	4b34      	ldr	r3, [pc, #208]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	4931      	ldr	r1, [pc, #196]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004258:	4313      	orrs	r3, r2
 800425a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800425c:	4b2f      	ldr	r3, [pc, #188]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	021b      	lsls	r3, r3, #8
 800426a:	492c      	ldr	r1, [pc, #176]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800426c:	4313      	orrs	r3, r2
 800426e:	604b      	str	r3, [r1, #4]
 8004270:	e01a      	b.n	80042a8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004272:	4b2a      	ldr	r3, [pc, #168]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a29      	ldr	r2, [pc, #164]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004278:	f023 0301 	bic.w	r3, r3, #1
 800427c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800427e:	f7fd fbcf 	bl	8001a20 <HAL_GetTick>
 8004282:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004284:	e008      	b.n	8004298 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004286:	f7fd fbcb 	bl	8001a20 <HAL_GetTick>
 800428a:	4602      	mov	r2, r0
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	2b02      	cmp	r3, #2
 8004292:	d901      	bls.n	8004298 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e2dd      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004298:	4b20      	ldr	r3, [pc, #128]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1f0      	bne.n	8004286 <HAL_RCC_OscConfig+0x1da>
 80042a4:	e000      	b.n	80042a8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042a6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d074      	beq.n	800439e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	2b08      	cmp	r3, #8
 80042b8:	d005      	beq.n	80042c6 <HAL_RCC_OscConfig+0x21a>
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	2b0c      	cmp	r3, #12
 80042be:	d10e      	bne.n	80042de <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	2b03      	cmp	r3, #3
 80042c4:	d10b      	bne.n	80042de <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c6:	4b15      	ldr	r3, [pc, #84]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d064      	beq.n	800439c <HAL_RCC_OscConfig+0x2f0>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d160      	bne.n	800439c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e2ba      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042e6:	d106      	bne.n	80042f6 <HAL_RCC_OscConfig+0x24a>
 80042e8:	4b0c      	ldr	r3, [pc, #48]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a0b      	ldr	r2, [pc, #44]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 80042ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042f2:	6013      	str	r3, [r2, #0]
 80042f4:	e026      	b.n	8004344 <HAL_RCC_OscConfig+0x298>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042fe:	d115      	bne.n	800432c <HAL_RCC_OscConfig+0x280>
 8004300:	4b06      	ldr	r3, [pc, #24]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a05      	ldr	r2, [pc, #20]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004306:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800430a:	6013      	str	r3, [r2, #0]
 800430c:	4b03      	ldr	r3, [pc, #12]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a02      	ldr	r2, [pc, #8]	@ (800431c <HAL_RCC_OscConfig+0x270>)
 8004312:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004316:	6013      	str	r3, [r2, #0]
 8004318:	e014      	b.n	8004344 <HAL_RCC_OscConfig+0x298>
 800431a:	bf00      	nop
 800431c:	40021000 	.word	0x40021000
 8004320:	0800ad60 	.word	0x0800ad60
 8004324:	20000004 	.word	0x20000004
 8004328:	20000008 	.word	0x20000008
 800432c:	4ba0      	ldr	r3, [pc, #640]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a9f      	ldr	r2, [pc, #636]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004332:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004336:	6013      	str	r3, [r2, #0]
 8004338:	4b9d      	ldr	r3, [pc, #628]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a9c      	ldr	r2, [pc, #624]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 800433e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004342:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d013      	beq.n	8004374 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434c:	f7fd fb68 	bl	8001a20 <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004354:	f7fd fb64 	bl	8001a20 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b64      	cmp	r3, #100	@ 0x64
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e276      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004366:	4b92      	ldr	r3, [pc, #584]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d0f0      	beq.n	8004354 <HAL_RCC_OscConfig+0x2a8>
 8004372:	e014      	b.n	800439e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004374:	f7fd fb54 	bl	8001a20 <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800437a:	e008      	b.n	800438e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800437c:	f7fd fb50 	bl	8001a20 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b64      	cmp	r3, #100	@ 0x64
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e262      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800438e:	4b88      	ldr	r3, [pc, #544]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1f0      	bne.n	800437c <HAL_RCC_OscConfig+0x2d0>
 800439a:	e000      	b.n	800439e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800439c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d060      	beq.n	800446c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	d005      	beq.n	80043bc <HAL_RCC_OscConfig+0x310>
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	2b0c      	cmp	r3, #12
 80043b4:	d119      	bne.n	80043ea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	2b02      	cmp	r3, #2
 80043ba:	d116      	bne.n	80043ea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043bc:	4b7c      	ldr	r3, [pc, #496]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d005      	beq.n	80043d4 <HAL_RCC_OscConfig+0x328>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e23f      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d4:	4b76      	ldr	r3, [pc, #472]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	061b      	lsls	r3, r3, #24
 80043e2:	4973      	ldr	r1, [pc, #460]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043e8:	e040      	b.n	800446c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d023      	beq.n	800443a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043f2:	4b6f      	ldr	r3, [pc, #444]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a6e      	ldr	r2, [pc, #440]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 80043f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043fe:	f7fd fb0f 	bl	8001a20 <HAL_GetTick>
 8004402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004404:	e008      	b.n	8004418 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004406:	f7fd fb0b 	bl	8001a20 <HAL_GetTick>
 800440a:	4602      	mov	r2, r0
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	2b02      	cmp	r3, #2
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e21d      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004418:	4b65      	ldr	r3, [pc, #404]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004420:	2b00      	cmp	r3, #0
 8004422:	d0f0      	beq.n	8004406 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004424:	4b62      	ldr	r3, [pc, #392]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	061b      	lsls	r3, r3, #24
 8004432:	495f      	ldr	r1, [pc, #380]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004434:	4313      	orrs	r3, r2
 8004436:	604b      	str	r3, [r1, #4]
 8004438:	e018      	b.n	800446c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800443a:	4b5d      	ldr	r3, [pc, #372]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a5c      	ldr	r2, [pc, #368]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004440:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004444:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004446:	f7fd faeb 	bl	8001a20 <HAL_GetTick>
 800444a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800444c:	e008      	b.n	8004460 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800444e:	f7fd fae7 	bl	8001a20 <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	2b02      	cmp	r3, #2
 800445a:	d901      	bls.n	8004460 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e1f9      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004460:	4b53      	ldr	r3, [pc, #332]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1f0      	bne.n	800444e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0308 	and.w	r3, r3, #8
 8004474:	2b00      	cmp	r3, #0
 8004476:	d03c      	beq.n	80044f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	695b      	ldr	r3, [r3, #20]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d01c      	beq.n	80044ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004480:	4b4b      	ldr	r3, [pc, #300]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004482:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004486:	4a4a      	ldr	r2, [pc, #296]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004488:	f043 0301 	orr.w	r3, r3, #1
 800448c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004490:	f7fd fac6 	bl	8001a20 <HAL_GetTick>
 8004494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004496:	e008      	b.n	80044aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004498:	f7fd fac2 	bl	8001a20 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e1d4      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044aa:	4b41      	ldr	r3, [pc, #260]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 80044ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d0ef      	beq.n	8004498 <HAL_RCC_OscConfig+0x3ec>
 80044b8:	e01b      	b.n	80044f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044ba:	4b3d      	ldr	r3, [pc, #244]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 80044bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044c0:	4a3b      	ldr	r2, [pc, #236]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 80044c2:	f023 0301 	bic.w	r3, r3, #1
 80044c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ca:	f7fd faa9 	bl	8001a20 <HAL_GetTick>
 80044ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044d0:	e008      	b.n	80044e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044d2:	f7fd faa5 	bl	8001a20 <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d901      	bls.n	80044e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e1b7      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044e4:	4b32      	ldr	r3, [pc, #200]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 80044e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1ef      	bne.n	80044d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0304 	and.w	r3, r3, #4
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f000 80a6 	beq.w	800464c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004500:	2300      	movs	r3, #0
 8004502:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004504:	4b2a      	ldr	r3, [pc, #168]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004508:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10d      	bne.n	800452c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004510:	4b27      	ldr	r3, [pc, #156]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004514:	4a26      	ldr	r2, [pc, #152]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004516:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800451a:	6593      	str	r3, [r2, #88]	@ 0x58
 800451c:	4b24      	ldr	r3, [pc, #144]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 800451e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004524:	60bb      	str	r3, [r7, #8]
 8004526:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004528:	2301      	movs	r3, #1
 800452a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800452c:	4b21      	ldr	r3, [pc, #132]	@ (80045b4 <HAL_RCC_OscConfig+0x508>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004534:	2b00      	cmp	r3, #0
 8004536:	d118      	bne.n	800456a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004538:	4b1e      	ldr	r3, [pc, #120]	@ (80045b4 <HAL_RCC_OscConfig+0x508>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a1d      	ldr	r2, [pc, #116]	@ (80045b4 <HAL_RCC_OscConfig+0x508>)
 800453e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004542:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004544:	f7fd fa6c 	bl	8001a20 <HAL_GetTick>
 8004548:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800454a:	e008      	b.n	800455e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800454c:	f7fd fa68 	bl	8001a20 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b02      	cmp	r3, #2
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e17a      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800455e:	4b15      	ldr	r3, [pc, #84]	@ (80045b4 <HAL_RCC_OscConfig+0x508>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0f0      	beq.n	800454c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d108      	bne.n	8004584 <HAL_RCC_OscConfig+0x4d8>
 8004572:	4b0f      	ldr	r3, [pc, #60]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004578:	4a0d      	ldr	r2, [pc, #52]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 800457a:	f043 0301 	orr.w	r3, r3, #1
 800457e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004582:	e029      	b.n	80045d8 <HAL_RCC_OscConfig+0x52c>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	2b05      	cmp	r3, #5
 800458a:	d115      	bne.n	80045b8 <HAL_RCC_OscConfig+0x50c>
 800458c:	4b08      	ldr	r3, [pc, #32]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 800458e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004592:	4a07      	ldr	r2, [pc, #28]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 8004594:	f043 0304 	orr.w	r3, r3, #4
 8004598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800459c:	4b04      	ldr	r3, [pc, #16]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 800459e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a2:	4a03      	ldr	r2, [pc, #12]	@ (80045b0 <HAL_RCC_OscConfig+0x504>)
 80045a4:	f043 0301 	orr.w	r3, r3, #1
 80045a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045ac:	e014      	b.n	80045d8 <HAL_RCC_OscConfig+0x52c>
 80045ae:	bf00      	nop
 80045b0:	40021000 	.word	0x40021000
 80045b4:	40007000 	.word	0x40007000
 80045b8:	4b9c      	ldr	r3, [pc, #624]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80045ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045be:	4a9b      	ldr	r2, [pc, #620]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80045c0:	f023 0301 	bic.w	r3, r3, #1
 80045c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045c8:	4b98      	ldr	r3, [pc, #608]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80045ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ce:	4a97      	ldr	r2, [pc, #604]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80045d0:	f023 0304 	bic.w	r3, r3, #4
 80045d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d016      	beq.n	800460e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e0:	f7fd fa1e 	bl	8001a20 <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045e6:	e00a      	b.n	80045fe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045e8:	f7fd fa1a 	bl	8001a20 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e12a      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045fe:	4b8b      	ldr	r3, [pc, #556]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 8004600:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0ed      	beq.n	80045e8 <HAL_RCC_OscConfig+0x53c>
 800460c:	e015      	b.n	800463a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800460e:	f7fd fa07 	bl	8001a20 <HAL_GetTick>
 8004612:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004614:	e00a      	b.n	800462c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004616:	f7fd fa03 	bl	8001a20 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004624:	4293      	cmp	r3, r2
 8004626:	d901      	bls.n	800462c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e113      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800462c:	4b7f      	ldr	r3, [pc, #508]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 800462e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004632:	f003 0302 	and.w	r3, r3, #2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1ed      	bne.n	8004616 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800463a:	7ffb      	ldrb	r3, [r7, #31]
 800463c:	2b01      	cmp	r3, #1
 800463e:	d105      	bne.n	800464c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004640:	4b7a      	ldr	r3, [pc, #488]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 8004642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004644:	4a79      	ldr	r2, [pc, #484]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 8004646:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800464a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004650:	2b00      	cmp	r3, #0
 8004652:	f000 80fe 	beq.w	8004852 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800465a:	2b02      	cmp	r3, #2
 800465c:	f040 80d0 	bne.w	8004800 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004660:	4b72      	ldr	r3, [pc, #456]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f003 0203 	and.w	r2, r3, #3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004670:	429a      	cmp	r2, r3
 8004672:	d130      	bne.n	80046d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800467e:	3b01      	subs	r3, #1
 8004680:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004682:	429a      	cmp	r2, r3
 8004684:	d127      	bne.n	80046d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004690:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004692:	429a      	cmp	r2, r3
 8004694:	d11f      	bne.n	80046d6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80046a0:	2a07      	cmp	r2, #7
 80046a2:	bf14      	ite	ne
 80046a4:	2201      	movne	r2, #1
 80046a6:	2200      	moveq	r2, #0
 80046a8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d113      	bne.n	80046d6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046b8:	085b      	lsrs	r3, r3, #1
 80046ba:	3b01      	subs	r3, #1
 80046bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046be:	429a      	cmp	r2, r3
 80046c0:	d109      	bne.n	80046d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046cc:	085b      	lsrs	r3, r3, #1
 80046ce:	3b01      	subs	r3, #1
 80046d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d06e      	beq.n	80047b4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b0c      	cmp	r3, #12
 80046da:	d069      	beq.n	80047b0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80046dc:	4b53      	ldr	r3, [pc, #332]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d105      	bne.n	80046f4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80046e8:	4b50      	ldr	r3, [pc, #320]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d001      	beq.n	80046f8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e0ad      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80046f8:	4b4c      	ldr	r3, [pc, #304]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a4b      	ldr	r2, [pc, #300]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80046fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004702:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004704:	f7fd f98c 	bl	8001a20 <HAL_GetTick>
 8004708:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800470a:	e008      	b.n	800471e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800470c:	f7fd f988 	bl	8001a20 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	2b02      	cmp	r3, #2
 8004718:	d901      	bls.n	800471e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e09a      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800471e:	4b43      	ldr	r3, [pc, #268]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d1f0      	bne.n	800470c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800472a:	4b40      	ldr	r3, [pc, #256]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	4b40      	ldr	r3, [pc, #256]	@ (8004830 <HAL_RCC_OscConfig+0x784>)
 8004730:	4013      	ands	r3, r2
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800473a:	3a01      	subs	r2, #1
 800473c:	0112      	lsls	r2, r2, #4
 800473e:	4311      	orrs	r1, r2
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004744:	0212      	lsls	r2, r2, #8
 8004746:	4311      	orrs	r1, r2
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800474c:	0852      	lsrs	r2, r2, #1
 800474e:	3a01      	subs	r2, #1
 8004750:	0552      	lsls	r2, r2, #21
 8004752:	4311      	orrs	r1, r2
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004758:	0852      	lsrs	r2, r2, #1
 800475a:	3a01      	subs	r2, #1
 800475c:	0652      	lsls	r2, r2, #25
 800475e:	4311      	orrs	r1, r2
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004764:	0912      	lsrs	r2, r2, #4
 8004766:	0452      	lsls	r2, r2, #17
 8004768:	430a      	orrs	r2, r1
 800476a:	4930      	ldr	r1, [pc, #192]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 800476c:	4313      	orrs	r3, r2
 800476e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004770:	4b2e      	ldr	r3, [pc, #184]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a2d      	ldr	r2, [pc, #180]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 8004776:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800477a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800477c:	4b2b      	ldr	r3, [pc, #172]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	4a2a      	ldr	r2, [pc, #168]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 8004782:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004786:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004788:	f7fd f94a 	bl	8001a20 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004790:	f7fd f946 	bl	8001a20 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e058      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047a2:	4b22      	ldr	r3, [pc, #136]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d0f0      	beq.n	8004790 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047ae:	e050      	b.n	8004852 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e04f      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047b4:	4b1d      	ldr	r3, [pc, #116]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d148      	bne.n	8004852 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80047c0:	4b1a      	ldr	r3, [pc, #104]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a19      	ldr	r2, [pc, #100]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80047c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047cc:	4b17      	ldr	r3, [pc, #92]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	4a16      	ldr	r2, [pc, #88]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80047d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047d8:	f7fd f922 	bl	8001a20 <HAL_GetTick>
 80047dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047de:	e008      	b.n	80047f2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047e0:	f7fd f91e 	bl	8001a20 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e030      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047f2:	4b0e      	ldr	r3, [pc, #56]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d0f0      	beq.n	80047e0 <HAL_RCC_OscConfig+0x734>
 80047fe:	e028      	b.n	8004852 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	2b0c      	cmp	r3, #12
 8004804:	d023      	beq.n	800484e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004806:	4b09      	ldr	r3, [pc, #36]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a08      	ldr	r2, [pc, #32]	@ (800482c <HAL_RCC_OscConfig+0x780>)
 800480c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004810:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004812:	f7fd f905 	bl	8001a20 <HAL_GetTick>
 8004816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004818:	e00c      	b.n	8004834 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800481a:	f7fd f901 	bl	8001a20 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	2b02      	cmp	r3, #2
 8004826:	d905      	bls.n	8004834 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e013      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
 800482c:	40021000 	.word	0x40021000
 8004830:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004834:	4b09      	ldr	r3, [pc, #36]	@ (800485c <HAL_RCC_OscConfig+0x7b0>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800483c:	2b00      	cmp	r3, #0
 800483e:	d1ec      	bne.n	800481a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004840:	4b06      	ldr	r3, [pc, #24]	@ (800485c <HAL_RCC_OscConfig+0x7b0>)
 8004842:	68da      	ldr	r2, [r3, #12]
 8004844:	4905      	ldr	r1, [pc, #20]	@ (800485c <HAL_RCC_OscConfig+0x7b0>)
 8004846:	4b06      	ldr	r3, [pc, #24]	@ (8004860 <HAL_RCC_OscConfig+0x7b4>)
 8004848:	4013      	ands	r3, r2
 800484a:	60cb      	str	r3, [r1, #12]
 800484c:	e001      	b.n	8004852 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e000      	b.n	8004854 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3720      	adds	r7, #32
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	40021000 	.word	0x40021000
 8004860:	feeefffc 	.word	0xfeeefffc

08004864 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d101      	bne.n	8004878 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e0e7      	b.n	8004a48 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004878:	4b75      	ldr	r3, [pc, #468]	@ (8004a50 <HAL_RCC_ClockConfig+0x1ec>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0307 	and.w	r3, r3, #7
 8004880:	683a      	ldr	r2, [r7, #0]
 8004882:	429a      	cmp	r2, r3
 8004884:	d910      	bls.n	80048a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004886:	4b72      	ldr	r3, [pc, #456]	@ (8004a50 <HAL_RCC_ClockConfig+0x1ec>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f023 0207 	bic.w	r2, r3, #7
 800488e:	4970      	ldr	r1, [pc, #448]	@ (8004a50 <HAL_RCC_ClockConfig+0x1ec>)
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	4313      	orrs	r3, r2
 8004894:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004896:	4b6e      	ldr	r3, [pc, #440]	@ (8004a50 <HAL_RCC_ClockConfig+0x1ec>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d001      	beq.n	80048a8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e0cf      	b.n	8004a48 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d010      	beq.n	80048d6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	4b66      	ldr	r3, [pc, #408]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d908      	bls.n	80048d6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048c4:	4b63      	ldr	r3, [pc, #396]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	4960      	ldr	r1, [pc, #384]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0301 	and.w	r3, r3, #1
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d04c      	beq.n	800497c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	2b03      	cmp	r3, #3
 80048e8:	d107      	bne.n	80048fa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048ea:	4b5a      	ldr	r3, [pc, #360]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d121      	bne.n	800493a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e0a6      	b.n	8004a48 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d107      	bne.n	8004912 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004902:	4b54      	ldr	r3, [pc, #336]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d115      	bne.n	800493a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e09a      	b.n	8004a48 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d107      	bne.n	800492a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800491a:	4b4e      	ldr	r3, [pc, #312]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d109      	bne.n	800493a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e08e      	b.n	8004a48 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800492a:	4b4a      	ldr	r3, [pc, #296]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e086      	b.n	8004a48 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800493a:	4b46      	ldr	r3, [pc, #280]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f023 0203 	bic.w	r2, r3, #3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	4943      	ldr	r1, [pc, #268]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 8004948:	4313      	orrs	r3, r2
 800494a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800494c:	f7fd f868 	bl	8001a20 <HAL_GetTick>
 8004950:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004952:	e00a      	b.n	800496a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004954:	f7fd f864 	bl	8001a20 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004962:	4293      	cmp	r3, r2
 8004964:	d901      	bls.n	800496a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e06e      	b.n	8004a48 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800496a:	4b3a      	ldr	r3, [pc, #232]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f003 020c 	and.w	r2, r3, #12
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	429a      	cmp	r2, r3
 800497a:	d1eb      	bne.n	8004954 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d010      	beq.n	80049aa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	689a      	ldr	r2, [r3, #8]
 800498c:	4b31      	ldr	r3, [pc, #196]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004994:	429a      	cmp	r2, r3
 8004996:	d208      	bcs.n	80049aa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004998:	4b2e      	ldr	r3, [pc, #184]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	492b      	ldr	r1, [pc, #172]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049aa:	4b29      	ldr	r3, [pc, #164]	@ (8004a50 <HAL_RCC_ClockConfig+0x1ec>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d210      	bcs.n	80049da <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049b8:	4b25      	ldr	r3, [pc, #148]	@ (8004a50 <HAL_RCC_ClockConfig+0x1ec>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f023 0207 	bic.w	r2, r3, #7
 80049c0:	4923      	ldr	r1, [pc, #140]	@ (8004a50 <HAL_RCC_ClockConfig+0x1ec>)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049c8:	4b21      	ldr	r3, [pc, #132]	@ (8004a50 <HAL_RCC_ClockConfig+0x1ec>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0307 	and.w	r3, r3, #7
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d001      	beq.n	80049da <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e036      	b.n	8004a48 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0304 	and.w	r3, r3, #4
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d008      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	4918      	ldr	r1, [pc, #96]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0308 	and.w	r3, r3, #8
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d009      	beq.n	8004a18 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a04:	4b13      	ldr	r3, [pc, #76]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	00db      	lsls	r3, r3, #3
 8004a12:	4910      	ldr	r1, [pc, #64]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a18:	f000 f824 	bl	8004a64 <HAL_RCC_GetSysClockFreq>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a54 <HAL_RCC_ClockConfig+0x1f0>)
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	091b      	lsrs	r3, r3, #4
 8004a24:	f003 030f 	and.w	r3, r3, #15
 8004a28:	490b      	ldr	r1, [pc, #44]	@ (8004a58 <HAL_RCC_ClockConfig+0x1f4>)
 8004a2a:	5ccb      	ldrb	r3, [r1, r3]
 8004a2c:	f003 031f 	and.w	r3, r3, #31
 8004a30:	fa22 f303 	lsr.w	r3, r2, r3
 8004a34:	4a09      	ldr	r2, [pc, #36]	@ (8004a5c <HAL_RCC_ClockConfig+0x1f8>)
 8004a36:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a38:	4b09      	ldr	r3, [pc, #36]	@ (8004a60 <HAL_RCC_ClockConfig+0x1fc>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f7fc ff9f 	bl	8001980 <HAL_InitTick>
 8004a42:	4603      	mov	r3, r0
 8004a44:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a46:	7afb      	ldrb	r3, [r7, #11]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	40022000 	.word	0x40022000
 8004a54:	40021000 	.word	0x40021000
 8004a58:	0800ad60 	.word	0x0800ad60
 8004a5c:	20000004 	.word	0x20000004
 8004a60:	20000008 	.word	0x20000008

08004a64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b089      	sub	sp, #36	@ 0x24
 8004a68:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	61fb      	str	r3, [r7, #28]
 8004a6e:	2300      	movs	r3, #0
 8004a70:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a72:	4b3e      	ldr	r3, [pc, #248]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x108>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f003 030c 	and.w	r3, r3, #12
 8004a7a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a7c:	4b3b      	ldr	r3, [pc, #236]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x108>)
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	f003 0303 	and.w	r3, r3, #3
 8004a84:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d005      	beq.n	8004a98 <HAL_RCC_GetSysClockFreq+0x34>
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	2b0c      	cmp	r3, #12
 8004a90:	d121      	bne.n	8004ad6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d11e      	bne.n	8004ad6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a98:	4b34      	ldr	r3, [pc, #208]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x108>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0308 	and.w	r3, r3, #8
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d107      	bne.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004aa4:	4b31      	ldr	r3, [pc, #196]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x108>)
 8004aa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aaa:	0a1b      	lsrs	r3, r3, #8
 8004aac:	f003 030f 	and.w	r3, r3, #15
 8004ab0:	61fb      	str	r3, [r7, #28]
 8004ab2:	e005      	b.n	8004ac0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x108>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	091b      	lsrs	r3, r3, #4
 8004aba:	f003 030f 	and.w	r3, r3, #15
 8004abe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ac0:	4a2b      	ldr	r2, [pc, #172]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10d      	bne.n	8004aec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ad4:	e00a      	b.n	8004aec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	2b04      	cmp	r3, #4
 8004ada:	d102      	bne.n	8004ae2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004adc:	4b25      	ldr	r3, [pc, #148]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ade:	61bb      	str	r3, [r7, #24]
 8004ae0:	e004      	b.n	8004aec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d101      	bne.n	8004aec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ae8:	4b23      	ldr	r3, [pc, #140]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x114>)
 8004aea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	2b0c      	cmp	r3, #12
 8004af0:	d134      	bne.n	8004b5c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004af2:	4b1e      	ldr	r3, [pc, #120]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x108>)
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	f003 0303 	and.w	r3, r3, #3
 8004afa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d003      	beq.n	8004b0a <HAL_RCC_GetSysClockFreq+0xa6>
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	2b03      	cmp	r3, #3
 8004b06:	d003      	beq.n	8004b10 <HAL_RCC_GetSysClockFreq+0xac>
 8004b08:	e005      	b.n	8004b16 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b0c:	617b      	str	r3, [r7, #20]
      break;
 8004b0e:	e005      	b.n	8004b1c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b10:	4b19      	ldr	r3, [pc, #100]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b12:	617b      	str	r3, [r7, #20]
      break;
 8004b14:	e002      	b.n	8004b1c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	617b      	str	r3, [r7, #20]
      break;
 8004b1a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b1c:	4b13      	ldr	r3, [pc, #76]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x108>)
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	091b      	lsrs	r3, r3, #4
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	3301      	adds	r3, #1
 8004b28:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b2a:	4b10      	ldr	r3, [pc, #64]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x108>)
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	0a1b      	lsrs	r3, r3, #8
 8004b30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	fb03 f202 	mul.w	r2, r3, r2
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b40:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b42:	4b0a      	ldr	r3, [pc, #40]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0x108>)
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	0e5b      	lsrs	r3, r3, #25
 8004b48:	f003 0303 	and.w	r3, r3, #3
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	005b      	lsls	r3, r3, #1
 8004b50:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b52:	697a      	ldr	r2, [r7, #20]
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b5a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b5c:	69bb      	ldr	r3, [r7, #24]
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3724      	adds	r7, #36	@ 0x24
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	0800ad78 	.word	0x0800ad78
 8004b74:	00f42400 	.word	0x00f42400
 8004b78:	007a1200 	.word	0x007a1200

08004b7c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b80:	4b03      	ldr	r3, [pc, #12]	@ (8004b90 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b82:	681b      	ldr	r3, [r3, #0]
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	20000004 	.word	0x20000004

08004b94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004b98:	f7ff fff0 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	4b06      	ldr	r3, [pc, #24]	@ (8004bb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	0a1b      	lsrs	r3, r3, #8
 8004ba4:	f003 0307 	and.w	r3, r3, #7
 8004ba8:	4904      	ldr	r1, [pc, #16]	@ (8004bbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8004baa:	5ccb      	ldrb	r3, [r1, r3]
 8004bac:	f003 031f 	and.w	r3, r3, #31
 8004bb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	40021000 	.word	0x40021000
 8004bbc:	0800ad70 	.word	0x0800ad70

08004bc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004bc4:	f7ff ffda 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	4b06      	ldr	r3, [pc, #24]	@ (8004be4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	0adb      	lsrs	r3, r3, #11
 8004bd0:	f003 0307 	and.w	r3, r3, #7
 8004bd4:	4904      	ldr	r1, [pc, #16]	@ (8004be8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bd6:	5ccb      	ldrb	r3, [r1, r3]
 8004bd8:	f003 031f 	and.w	r3, r3, #31
 8004bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	40021000 	.word	0x40021000
 8004be8:	0800ad70 	.word	0x0800ad70

08004bec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004bf8:	4b2a      	ldr	r3, [pc, #168]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d003      	beq.n	8004c0c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c04:	f7ff f9ee 	bl	8003fe4 <HAL_PWREx_GetVoltageRange>
 8004c08:	6178      	str	r0, [r7, #20]
 8004c0a:	e014      	b.n	8004c36 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c0c:	4b25      	ldr	r3, [pc, #148]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c10:	4a24      	ldr	r2, [pc, #144]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c16:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c18:	4b22      	ldr	r3, [pc, #136]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c20:	60fb      	str	r3, [r7, #12]
 8004c22:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c24:	f7ff f9de 	bl	8003fe4 <HAL_PWREx_GetVoltageRange>
 8004c28:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c34:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c3c:	d10b      	bne.n	8004c56 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b80      	cmp	r3, #128	@ 0x80
 8004c42:	d919      	bls.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2ba0      	cmp	r3, #160	@ 0xa0
 8004c48:	d902      	bls.n	8004c50 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	613b      	str	r3, [r7, #16]
 8004c4e:	e013      	b.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c50:	2301      	movs	r3, #1
 8004c52:	613b      	str	r3, [r7, #16]
 8004c54:	e010      	b.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2b80      	cmp	r3, #128	@ 0x80
 8004c5a:	d902      	bls.n	8004c62 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	613b      	str	r3, [r7, #16]
 8004c60:	e00a      	b.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2b80      	cmp	r3, #128	@ 0x80
 8004c66:	d102      	bne.n	8004c6e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c68:	2302      	movs	r3, #2
 8004c6a:	613b      	str	r3, [r7, #16]
 8004c6c:	e004      	b.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b70      	cmp	r3, #112	@ 0x70
 8004c72:	d101      	bne.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c74:	2301      	movs	r3, #1
 8004c76:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c78:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f023 0207 	bic.w	r2, r3, #7
 8004c80:	4909      	ldr	r1, [pc, #36]	@ (8004ca8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c88:	4b07      	ldr	r3, [pc, #28]	@ (8004ca8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0307 	and.w	r3, r3, #7
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d001      	beq.n	8004c9a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e000      	b.n	8004c9c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	40022000 	.word	0x40022000

08004cac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b086      	sub	sp, #24
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cb8:	2300      	movs	r3, #0
 8004cba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d041      	beq.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ccc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004cd0:	d02a      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004cd2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004cd6:	d824      	bhi.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004cd8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cdc:	d008      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004cde:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ce2:	d81e      	bhi.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d00a      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004ce8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cec:	d010      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004cee:	e018      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004cf0:	4b86      	ldr	r3, [pc, #536]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	4a85      	ldr	r2, [pc, #532]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cfa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cfc:	e015      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	3304      	adds	r3, #4
 8004d02:	2100      	movs	r1, #0
 8004d04:	4618      	mov	r0, r3
 8004d06:	f000 fabb 	bl	8005280 <RCCEx_PLLSAI1_Config>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d0e:	e00c      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	3320      	adds	r3, #32
 8004d14:	2100      	movs	r1, #0
 8004d16:	4618      	mov	r0, r3
 8004d18:	f000 fba6 	bl	8005468 <RCCEx_PLLSAI2_Config>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d20:	e003      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	74fb      	strb	r3, [r7, #19]
      break;
 8004d26:	e000      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004d28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d2a:	7cfb      	ldrb	r3, [r7, #19]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d10b      	bne.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d30:	4b76      	ldr	r3, [pc, #472]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d36:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d3e:	4973      	ldr	r1, [pc, #460]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004d46:	e001      	b.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d48:	7cfb      	ldrb	r3, [r7, #19]
 8004d4a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d041      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d60:	d02a      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004d62:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d66:	d824      	bhi.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d6c:	d008      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d72:	d81e      	bhi.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00a      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004d78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d7c:	d010      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d7e:	e018      	b.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d80:	4b62      	ldr	r3, [pc, #392]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	4a61      	ldr	r2, [pc, #388]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d8a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d8c:	e015      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	3304      	adds	r3, #4
 8004d92:	2100      	movs	r1, #0
 8004d94:	4618      	mov	r0, r3
 8004d96:	f000 fa73 	bl	8005280 <RCCEx_PLLSAI1_Config>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d9e:	e00c      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	3320      	adds	r3, #32
 8004da4:	2100      	movs	r1, #0
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 fb5e 	bl	8005468 <RCCEx_PLLSAI2_Config>
 8004dac:	4603      	mov	r3, r0
 8004dae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004db0:	e003      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	74fb      	strb	r3, [r7, #19]
      break;
 8004db6:	e000      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004db8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dba:	7cfb      	ldrb	r3, [r7, #19]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10b      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004dc0:	4b52      	ldr	r3, [pc, #328]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dc6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dce:	494f      	ldr	r1, [pc, #316]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004dd6:	e001      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd8:	7cfb      	ldrb	r3, [r7, #19]
 8004dda:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f000 80a0 	beq.w	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dea:	2300      	movs	r3, #0
 8004dec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004dee:	4b47      	ldr	r3, [pc, #284]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e000      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004dfe:	2300      	movs	r3, #0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00d      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e04:	4b41      	ldr	r3, [pc, #260]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e08:	4a40      	ldr	r2, [pc, #256]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e10:	4b3e      	ldr	r3, [pc, #248]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e18:	60bb      	str	r3, [r7, #8]
 8004e1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e20:	4b3b      	ldr	r3, [pc, #236]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a3a      	ldr	r2, [pc, #232]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e2a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e2c:	f7fc fdf8 	bl	8001a20 <HAL_GetTick>
 8004e30:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e32:	e009      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e34:	f7fc fdf4 	bl	8001a20 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d902      	bls.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	74fb      	strb	r3, [r7, #19]
        break;
 8004e46:	e005      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e48:	4b31      	ldr	r3, [pc, #196]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d0ef      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004e54:	7cfb      	ldrb	r3, [r7, #19]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d15c      	bne.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e5a:	4b2c      	ldr	r3, [pc, #176]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e64:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d01f      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d019      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e78:	4b24      	ldr	r3, [pc, #144]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e84:	4b21      	ldr	r3, [pc, #132]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e8a:	4a20      	ldr	r2, [pc, #128]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e94:	4b1d      	ldr	r3, [pc, #116]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e9a:	4a1c      	ldr	r2, [pc, #112]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ea0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ea4:	4a19      	ldr	r2, [pc, #100]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d016      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb6:	f7fc fdb3 	bl	8001a20 <HAL_GetTick>
 8004eba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ebc:	e00b      	b.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ebe:	f7fc fdaf 	bl	8001a20 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d902      	bls.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	74fb      	strb	r3, [r7, #19]
            break;
 8004ed4:	e006      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0ec      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004ee4:	7cfb      	ldrb	r3, [r7, #19]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10c      	bne.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004eea:	4b08      	ldr	r3, [pc, #32]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004efa:	4904      	ldr	r1, [pc, #16]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f02:	e009      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f04:	7cfb      	ldrb	r3, [r7, #19]
 8004f06:	74bb      	strb	r3, [r7, #18]
 8004f08:	e006      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f0a:	bf00      	nop
 8004f0c:	40021000 	.word	0x40021000
 8004f10:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f14:	7cfb      	ldrb	r3, [r7, #19]
 8004f16:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f18:	7c7b      	ldrb	r3, [r7, #17]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d105      	bne.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f1e:	4b9e      	ldr	r3, [pc, #632]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f22:	4a9d      	ldr	r2, [pc, #628]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f28:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00a      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f36:	4b98      	ldr	r3, [pc, #608]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f3c:	f023 0203 	bic.w	r2, r3, #3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f44:	4994      	ldr	r1, [pc, #592]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0302 	and.w	r3, r3, #2
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00a      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f58:	4b8f      	ldr	r3, [pc, #572]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5e:	f023 020c 	bic.w	r2, r3, #12
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f66:	498c      	ldr	r1, [pc, #560]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0304 	and.w	r3, r3, #4
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00a      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f7a:	4b87      	ldr	r3, [pc, #540]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f80:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f88:	4983      	ldr	r1, [pc, #524]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0308 	and.w	r3, r3, #8
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00a      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f9c:	4b7e      	ldr	r3, [pc, #504]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004faa:	497b      	ldr	r1, [pc, #492]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0310 	and.w	r3, r3, #16
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fbe:	4b76      	ldr	r3, [pc, #472]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fcc:	4972      	ldr	r1, [pc, #456]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0320 	and.w	r3, r3, #32
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00a      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004fe0:	4b6d      	ldr	r3, [pc, #436]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fe6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fee:	496a      	ldr	r1, [pc, #424]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00a      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005002:	4b65      	ldr	r3, [pc, #404]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005008:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005010:	4961      	ldr	r1, [pc, #388]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005012:	4313      	orrs	r3, r2
 8005014:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00a      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005024:	4b5c      	ldr	r3, [pc, #368]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005032:	4959      	ldr	r1, [pc, #356]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005034:	4313      	orrs	r3, r2
 8005036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00a      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005046:	4b54      	ldr	r3, [pc, #336]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800504c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005054:	4950      	ldr	r1, [pc, #320]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005056:	4313      	orrs	r3, r2
 8005058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00a      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005068:	4b4b      	ldr	r3, [pc, #300]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800506a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800506e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005076:	4948      	ldr	r1, [pc, #288]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005078:	4313      	orrs	r3, r2
 800507a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800508a:	4b43      	ldr	r3, [pc, #268]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800508c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005090:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005098:	493f      	ldr	r1, [pc, #252]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d028      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050ac:	4b3a      	ldr	r3, [pc, #232]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050ba:	4937      	ldr	r1, [pc, #220]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050ca:	d106      	bne.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050cc:	4b32      	ldr	r3, [pc, #200]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	4a31      	ldr	r2, [pc, #196]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050d6:	60d3      	str	r3, [r2, #12]
 80050d8:	e011      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050e2:	d10c      	bne.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	3304      	adds	r3, #4
 80050e8:	2101      	movs	r1, #1
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 f8c8 	bl	8005280 <RCCEx_PLLSAI1_Config>
 80050f0:	4603      	mov	r3, r0
 80050f2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80050f4:	7cfb      	ldrb	r3, [r7, #19]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80050fa:	7cfb      	ldrb	r3, [r7, #19]
 80050fc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d028      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800510a:	4b23      	ldr	r3, [pc, #140]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800510c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005110:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005118:	491f      	ldr	r1, [pc, #124]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800511a:	4313      	orrs	r3, r2
 800511c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005124:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005128:	d106      	bne.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800512a:	4b1b      	ldr	r3, [pc, #108]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	4a1a      	ldr	r2, [pc, #104]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005130:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005134:	60d3      	str	r3, [r2, #12]
 8005136:	e011      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800513c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005140:	d10c      	bne.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	3304      	adds	r3, #4
 8005146:	2101      	movs	r1, #1
 8005148:	4618      	mov	r0, r3
 800514a:	f000 f899 	bl	8005280 <RCCEx_PLLSAI1_Config>
 800514e:	4603      	mov	r3, r0
 8005150:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005152:	7cfb      	ldrb	r3, [r7, #19]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d001      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005158:	7cfb      	ldrb	r3, [r7, #19]
 800515a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d02b      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005168:	4b0b      	ldr	r3, [pc, #44]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800516a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005176:	4908      	ldr	r1, [pc, #32]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005178:	4313      	orrs	r3, r2
 800517a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005182:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005186:	d109      	bne.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005188:	4b03      	ldr	r3, [pc, #12]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	4a02      	ldr	r2, [pc, #8]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800518e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005192:	60d3      	str	r3, [r2, #12]
 8005194:	e014      	b.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005196:	bf00      	nop
 8005198:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80051a4:	d10c      	bne.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	3304      	adds	r3, #4
 80051aa:	2101      	movs	r1, #1
 80051ac:	4618      	mov	r0, r3
 80051ae:	f000 f867 	bl	8005280 <RCCEx_PLLSAI1_Config>
 80051b2:	4603      	mov	r3, r0
 80051b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051b6:	7cfb      	ldrb	r3, [r7, #19]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d001      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80051bc:	7cfb      	ldrb	r3, [r7, #19]
 80051be:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d02f      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051cc:	4b2b      	ldr	r3, [pc, #172]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051da:	4928      	ldr	r1, [pc, #160]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051ea:	d10d      	bne.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	3304      	adds	r3, #4
 80051f0:	2102      	movs	r1, #2
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 f844 	bl	8005280 <RCCEx_PLLSAI1_Config>
 80051f8:	4603      	mov	r3, r0
 80051fa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051fc:	7cfb      	ldrb	r3, [r7, #19]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d014      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005202:	7cfb      	ldrb	r3, [r7, #19]
 8005204:	74bb      	strb	r3, [r7, #18]
 8005206:	e011      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800520c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005210:	d10c      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	3320      	adds	r3, #32
 8005216:	2102      	movs	r1, #2
 8005218:	4618      	mov	r0, r3
 800521a:	f000 f925 	bl	8005468 <RCCEx_PLLSAI2_Config>
 800521e:	4603      	mov	r3, r0
 8005220:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005222:	7cfb      	ldrb	r3, [r7, #19]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d001      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005228:	7cfb      	ldrb	r3, [r7, #19]
 800522a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00a      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005238:	4b10      	ldr	r3, [pc, #64]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005246:	490d      	ldr	r1, [pc, #52]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005248:	4313      	orrs	r3, r2
 800524a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00b      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800525a:	4b08      	ldr	r3, [pc, #32]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800525c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005260:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800526a:	4904      	ldr	r1, [pc, #16]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800526c:	4313      	orrs	r3, r2
 800526e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005272:	7cbb      	ldrb	r3, [r7, #18]
}
 8005274:	4618      	mov	r0, r3
 8005276:	3718      	adds	r7, #24
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	40021000 	.word	0x40021000

08005280 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800528a:	2300      	movs	r3, #0
 800528c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800528e:	4b75      	ldr	r3, [pc, #468]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	f003 0303 	and.w	r3, r3, #3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d018      	beq.n	80052cc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800529a:	4b72      	ldr	r3, [pc, #456]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	f003 0203 	and.w	r2, r3, #3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d10d      	bne.n	80052c6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
       ||
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d009      	beq.n	80052c6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80052b2:	4b6c      	ldr	r3, [pc, #432]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	091b      	lsrs	r3, r3, #4
 80052b8:	f003 0307 	and.w	r3, r3, #7
 80052bc:	1c5a      	adds	r2, r3, #1
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
       ||
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d047      	beq.n	8005356 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	73fb      	strb	r3, [r7, #15]
 80052ca:	e044      	b.n	8005356 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2b03      	cmp	r3, #3
 80052d2:	d018      	beq.n	8005306 <RCCEx_PLLSAI1_Config+0x86>
 80052d4:	2b03      	cmp	r3, #3
 80052d6:	d825      	bhi.n	8005324 <RCCEx_PLLSAI1_Config+0xa4>
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d002      	beq.n	80052e2 <RCCEx_PLLSAI1_Config+0x62>
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d009      	beq.n	80052f4 <RCCEx_PLLSAI1_Config+0x74>
 80052e0:	e020      	b.n	8005324 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052e2:	4b60      	ldr	r3, [pc, #384]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d11d      	bne.n	800532a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052f2:	e01a      	b.n	800532a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80052f4:	4b5b      	ldr	r3, [pc, #364]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d116      	bne.n	800532e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005304:	e013      	b.n	800532e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005306:	4b57      	ldr	r3, [pc, #348]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10f      	bne.n	8005332 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005312:	4b54      	ldr	r3, [pc, #336]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d109      	bne.n	8005332 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005322:	e006      	b.n	8005332 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	73fb      	strb	r3, [r7, #15]
      break;
 8005328:	e004      	b.n	8005334 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800532a:	bf00      	nop
 800532c:	e002      	b.n	8005334 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800532e:	bf00      	nop
 8005330:	e000      	b.n	8005334 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005332:	bf00      	nop
    }

    if(status == HAL_OK)
 8005334:	7bfb      	ldrb	r3, [r7, #15]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10d      	bne.n	8005356 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800533a:	4b4a      	ldr	r3, [pc, #296]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6819      	ldr	r1, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	3b01      	subs	r3, #1
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	430b      	orrs	r3, r1
 8005350:	4944      	ldr	r1, [pc, #272]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005352:	4313      	orrs	r3, r2
 8005354:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005356:	7bfb      	ldrb	r3, [r7, #15]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d17d      	bne.n	8005458 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800535c:	4b41      	ldr	r3, [pc, #260]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a40      	ldr	r2, [pc, #256]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005362:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005366:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005368:	f7fc fb5a 	bl	8001a20 <HAL_GetTick>
 800536c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800536e:	e009      	b.n	8005384 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005370:	f7fc fb56 	bl	8001a20 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d902      	bls.n	8005384 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	73fb      	strb	r3, [r7, #15]
        break;
 8005382:	e005      	b.n	8005390 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005384:	4b37      	ldr	r3, [pc, #220]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1ef      	bne.n	8005370 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005390:	7bfb      	ldrb	r3, [r7, #15]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d160      	bne.n	8005458 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d111      	bne.n	80053c0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800539c:	4b31      	ldr	r3, [pc, #196]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80053a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	6892      	ldr	r2, [r2, #8]
 80053ac:	0211      	lsls	r1, r2, #8
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	68d2      	ldr	r2, [r2, #12]
 80053b2:	0912      	lsrs	r2, r2, #4
 80053b4:	0452      	lsls	r2, r2, #17
 80053b6:	430a      	orrs	r2, r1
 80053b8:	492a      	ldr	r1, [pc, #168]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	610b      	str	r3, [r1, #16]
 80053be:	e027      	b.n	8005410 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d112      	bne.n	80053ec <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053c6:	4b27      	ldr	r3, [pc, #156]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80053ce:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	6892      	ldr	r2, [r2, #8]
 80053d6:	0211      	lsls	r1, r2, #8
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6912      	ldr	r2, [r2, #16]
 80053dc:	0852      	lsrs	r2, r2, #1
 80053de:	3a01      	subs	r2, #1
 80053e0:	0552      	lsls	r2, r2, #21
 80053e2:	430a      	orrs	r2, r1
 80053e4:	491f      	ldr	r1, [pc, #124]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	610b      	str	r3, [r1, #16]
 80053ea:	e011      	b.n	8005410 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80053f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	6892      	ldr	r2, [r2, #8]
 80053fc:	0211      	lsls	r1, r2, #8
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	6952      	ldr	r2, [r2, #20]
 8005402:	0852      	lsrs	r2, r2, #1
 8005404:	3a01      	subs	r2, #1
 8005406:	0652      	lsls	r2, r2, #25
 8005408:	430a      	orrs	r2, r1
 800540a:	4916      	ldr	r1, [pc, #88]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800540c:	4313      	orrs	r3, r2
 800540e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005410:	4b14      	ldr	r3, [pc, #80]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a13      	ldr	r2, [pc, #76]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005416:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800541a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800541c:	f7fc fb00 	bl	8001a20 <HAL_GetTick>
 8005420:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005422:	e009      	b.n	8005438 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005424:	f7fc fafc 	bl	8001a20 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b02      	cmp	r3, #2
 8005430:	d902      	bls.n	8005438 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	73fb      	strb	r3, [r7, #15]
          break;
 8005436:	e005      	b.n	8005444 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005438:	4b0a      	ldr	r3, [pc, #40]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d0ef      	beq.n	8005424 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005444:	7bfb      	ldrb	r3, [r7, #15]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d106      	bne.n	8005458 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800544a:	4b06      	ldr	r3, [pc, #24]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800544c:	691a      	ldr	r2, [r3, #16]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	4904      	ldr	r1, [pc, #16]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005454:	4313      	orrs	r3, r2
 8005456:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005458:	7bfb      	ldrb	r3, [r7, #15]
}
 800545a:	4618      	mov	r0, r3
 800545c:	3710      	adds	r7, #16
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	40021000 	.word	0x40021000

08005468 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005472:	2300      	movs	r3, #0
 8005474:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005476:	4b6a      	ldr	r3, [pc, #424]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	f003 0303 	and.w	r3, r3, #3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d018      	beq.n	80054b4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005482:	4b67      	ldr	r3, [pc, #412]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f003 0203 	and.w	r2, r3, #3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	429a      	cmp	r2, r3
 8005490:	d10d      	bne.n	80054ae <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
       ||
 8005496:	2b00      	cmp	r3, #0
 8005498:	d009      	beq.n	80054ae <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800549a:	4b61      	ldr	r3, [pc, #388]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	091b      	lsrs	r3, r3, #4
 80054a0:	f003 0307 	and.w	r3, r3, #7
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	685b      	ldr	r3, [r3, #4]
       ||
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d047      	beq.n	800553e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	73fb      	strb	r3, [r7, #15]
 80054b2:	e044      	b.n	800553e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b03      	cmp	r3, #3
 80054ba:	d018      	beq.n	80054ee <RCCEx_PLLSAI2_Config+0x86>
 80054bc:	2b03      	cmp	r3, #3
 80054be:	d825      	bhi.n	800550c <RCCEx_PLLSAI2_Config+0xa4>
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d002      	beq.n	80054ca <RCCEx_PLLSAI2_Config+0x62>
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	d009      	beq.n	80054dc <RCCEx_PLLSAI2_Config+0x74>
 80054c8:	e020      	b.n	800550c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054ca:	4b55      	ldr	r3, [pc, #340]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0302 	and.w	r3, r3, #2
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d11d      	bne.n	8005512 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054da:	e01a      	b.n	8005512 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054dc:	4b50      	ldr	r3, [pc, #320]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d116      	bne.n	8005516 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054ec:	e013      	b.n	8005516 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80054ee:	4b4c      	ldr	r3, [pc, #304]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10f      	bne.n	800551a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80054fa:	4b49      	ldr	r3, [pc, #292]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d109      	bne.n	800551a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800550a:	e006      	b.n	800551a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	73fb      	strb	r3, [r7, #15]
      break;
 8005510:	e004      	b.n	800551c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005512:	bf00      	nop
 8005514:	e002      	b.n	800551c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005516:	bf00      	nop
 8005518:	e000      	b.n	800551c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800551a:	bf00      	nop
    }

    if(status == HAL_OK)
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10d      	bne.n	800553e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005522:	4b3f      	ldr	r3, [pc, #252]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6819      	ldr	r1, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	3b01      	subs	r3, #1
 8005534:	011b      	lsls	r3, r3, #4
 8005536:	430b      	orrs	r3, r1
 8005538:	4939      	ldr	r1, [pc, #228]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 800553a:	4313      	orrs	r3, r2
 800553c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800553e:	7bfb      	ldrb	r3, [r7, #15]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d167      	bne.n	8005614 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005544:	4b36      	ldr	r3, [pc, #216]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a35      	ldr	r2, [pc, #212]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 800554a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800554e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005550:	f7fc fa66 	bl	8001a20 <HAL_GetTick>
 8005554:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005556:	e009      	b.n	800556c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005558:	f7fc fa62 	bl	8001a20 <HAL_GetTick>
 800555c:	4602      	mov	r2, r0
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	2b02      	cmp	r3, #2
 8005564:	d902      	bls.n	800556c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	73fb      	strb	r3, [r7, #15]
        break;
 800556a:	e005      	b.n	8005578 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800556c:	4b2c      	ldr	r3, [pc, #176]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d1ef      	bne.n	8005558 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005578:	7bfb      	ldrb	r3, [r7, #15]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d14a      	bne.n	8005614 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d111      	bne.n	80055a8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005584:	4b26      	ldr	r3, [pc, #152]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005586:	695b      	ldr	r3, [r3, #20]
 8005588:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800558c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	6892      	ldr	r2, [r2, #8]
 8005594:	0211      	lsls	r1, r2, #8
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	68d2      	ldr	r2, [r2, #12]
 800559a:	0912      	lsrs	r2, r2, #4
 800559c:	0452      	lsls	r2, r2, #17
 800559e:	430a      	orrs	r2, r1
 80055a0:	491f      	ldr	r1, [pc, #124]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	614b      	str	r3, [r1, #20]
 80055a6:	e011      	b.n	80055cc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80055b0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	6892      	ldr	r2, [r2, #8]
 80055b8:	0211      	lsls	r1, r2, #8
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	6912      	ldr	r2, [r2, #16]
 80055be:	0852      	lsrs	r2, r2, #1
 80055c0:	3a01      	subs	r2, #1
 80055c2:	0652      	lsls	r2, r2, #25
 80055c4:	430a      	orrs	r2, r1
 80055c6:	4916      	ldr	r1, [pc, #88]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80055cc:	4b14      	ldr	r3, [pc, #80]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a13      	ldr	r2, [pc, #76]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055d8:	f7fc fa22 	bl	8001a20 <HAL_GetTick>
 80055dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055de:	e009      	b.n	80055f4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055e0:	f7fc fa1e 	bl	8001a20 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d902      	bls.n	80055f4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	73fb      	strb	r3, [r7, #15]
          break;
 80055f2:	e005      	b.n	8005600 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d0ef      	beq.n	80055e0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005600:	7bfb      	ldrb	r3, [r7, #15]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d106      	bne.n	8005614 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005606:	4b06      	ldr	r3, [pc, #24]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005608:	695a      	ldr	r2, [r3, #20]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	4904      	ldr	r1, [pc, #16]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005610:	4313      	orrs	r3, r2
 8005612:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005614:	7bfb      	ldrb	r3, [r7, #15]
}
 8005616:	4618      	mov	r0, r3
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	40021000 	.word	0x40021000

08005624 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b082      	sub	sp, #8
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e049      	b.n	80056ca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800563c:	b2db      	uxtb	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	d106      	bne.n	8005650 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f7fb fff2 	bl	8001634 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2202      	movs	r2, #2
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	3304      	adds	r3, #4
 8005660:	4619      	mov	r1, r3
 8005662:	4610      	mov	r0, r2
 8005664:	f000 fa50 	bl	8005b08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3708      	adds	r7, #8
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
	...

080056d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d109      	bne.n	80056f8 <HAL_TIM_PWM_Start+0x24>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	bf14      	ite	ne
 80056f0:	2301      	movne	r3, #1
 80056f2:	2300      	moveq	r3, #0
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	e03c      	b.n	8005772 <HAL_TIM_PWM_Start+0x9e>
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	2b04      	cmp	r3, #4
 80056fc:	d109      	bne.n	8005712 <HAL_TIM_PWM_Start+0x3e>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005704:	b2db      	uxtb	r3, r3
 8005706:	2b01      	cmp	r3, #1
 8005708:	bf14      	ite	ne
 800570a:	2301      	movne	r3, #1
 800570c:	2300      	moveq	r3, #0
 800570e:	b2db      	uxtb	r3, r3
 8005710:	e02f      	b.n	8005772 <HAL_TIM_PWM_Start+0x9e>
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	2b08      	cmp	r3, #8
 8005716:	d109      	bne.n	800572c <HAL_TIM_PWM_Start+0x58>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800571e:	b2db      	uxtb	r3, r3
 8005720:	2b01      	cmp	r3, #1
 8005722:	bf14      	ite	ne
 8005724:	2301      	movne	r3, #1
 8005726:	2300      	moveq	r3, #0
 8005728:	b2db      	uxtb	r3, r3
 800572a:	e022      	b.n	8005772 <HAL_TIM_PWM_Start+0x9e>
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	2b0c      	cmp	r3, #12
 8005730:	d109      	bne.n	8005746 <HAL_TIM_PWM_Start+0x72>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b01      	cmp	r3, #1
 800573c:	bf14      	ite	ne
 800573e:	2301      	movne	r3, #1
 8005740:	2300      	moveq	r3, #0
 8005742:	b2db      	uxtb	r3, r3
 8005744:	e015      	b.n	8005772 <HAL_TIM_PWM_Start+0x9e>
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	2b10      	cmp	r3, #16
 800574a:	d109      	bne.n	8005760 <HAL_TIM_PWM_Start+0x8c>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b01      	cmp	r3, #1
 8005756:	bf14      	ite	ne
 8005758:	2301      	movne	r3, #1
 800575a:	2300      	moveq	r3, #0
 800575c:	b2db      	uxtb	r3, r3
 800575e:	e008      	b.n	8005772 <HAL_TIM_PWM_Start+0x9e>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005766:	b2db      	uxtb	r3, r3
 8005768:	2b01      	cmp	r3, #1
 800576a:	bf14      	ite	ne
 800576c:	2301      	movne	r3, #1
 800576e:	2300      	moveq	r3, #0
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e09c      	b.n	80058b4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d104      	bne.n	800578a <HAL_TIM_PWM_Start+0xb6>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2202      	movs	r2, #2
 8005784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005788:	e023      	b.n	80057d2 <HAL_TIM_PWM_Start+0xfe>
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	2b04      	cmp	r3, #4
 800578e:	d104      	bne.n	800579a <HAL_TIM_PWM_Start+0xc6>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2202      	movs	r2, #2
 8005794:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005798:	e01b      	b.n	80057d2 <HAL_TIM_PWM_Start+0xfe>
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b08      	cmp	r3, #8
 800579e:	d104      	bne.n	80057aa <HAL_TIM_PWM_Start+0xd6>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2202      	movs	r2, #2
 80057a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057a8:	e013      	b.n	80057d2 <HAL_TIM_PWM_Start+0xfe>
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	2b0c      	cmp	r3, #12
 80057ae:	d104      	bne.n	80057ba <HAL_TIM_PWM_Start+0xe6>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2202      	movs	r2, #2
 80057b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80057b8:	e00b      	b.n	80057d2 <HAL_TIM_PWM_Start+0xfe>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b10      	cmp	r3, #16
 80057be:	d104      	bne.n	80057ca <HAL_TIM_PWM_Start+0xf6>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2202      	movs	r2, #2
 80057c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057c8:	e003      	b.n	80057d2 <HAL_TIM_PWM_Start+0xfe>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2202      	movs	r2, #2
 80057ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	2201      	movs	r2, #1
 80057d8:	6839      	ldr	r1, [r7, #0]
 80057da:	4618      	mov	r0, r3
 80057dc:	f000 fd10 	bl	8006200 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a35      	ldr	r2, [pc, #212]	@ (80058bc <HAL_TIM_PWM_Start+0x1e8>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d013      	beq.n	8005812 <HAL_TIM_PWM_Start+0x13e>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a34      	ldr	r2, [pc, #208]	@ (80058c0 <HAL_TIM_PWM_Start+0x1ec>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d00e      	beq.n	8005812 <HAL_TIM_PWM_Start+0x13e>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a32      	ldr	r2, [pc, #200]	@ (80058c4 <HAL_TIM_PWM_Start+0x1f0>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d009      	beq.n	8005812 <HAL_TIM_PWM_Start+0x13e>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a31      	ldr	r2, [pc, #196]	@ (80058c8 <HAL_TIM_PWM_Start+0x1f4>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d004      	beq.n	8005812 <HAL_TIM_PWM_Start+0x13e>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a2f      	ldr	r2, [pc, #188]	@ (80058cc <HAL_TIM_PWM_Start+0x1f8>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d101      	bne.n	8005816 <HAL_TIM_PWM_Start+0x142>
 8005812:	2301      	movs	r3, #1
 8005814:	e000      	b.n	8005818 <HAL_TIM_PWM_Start+0x144>
 8005816:	2300      	movs	r3, #0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d007      	beq.n	800582c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800582a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a22      	ldr	r2, [pc, #136]	@ (80058bc <HAL_TIM_PWM_Start+0x1e8>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d01d      	beq.n	8005872 <HAL_TIM_PWM_Start+0x19e>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800583e:	d018      	beq.n	8005872 <HAL_TIM_PWM_Start+0x19e>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a22      	ldr	r2, [pc, #136]	@ (80058d0 <HAL_TIM_PWM_Start+0x1fc>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d013      	beq.n	8005872 <HAL_TIM_PWM_Start+0x19e>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a21      	ldr	r2, [pc, #132]	@ (80058d4 <HAL_TIM_PWM_Start+0x200>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d00e      	beq.n	8005872 <HAL_TIM_PWM_Start+0x19e>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a1f      	ldr	r2, [pc, #124]	@ (80058d8 <HAL_TIM_PWM_Start+0x204>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d009      	beq.n	8005872 <HAL_TIM_PWM_Start+0x19e>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a17      	ldr	r2, [pc, #92]	@ (80058c0 <HAL_TIM_PWM_Start+0x1ec>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d004      	beq.n	8005872 <HAL_TIM_PWM_Start+0x19e>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a15      	ldr	r2, [pc, #84]	@ (80058c4 <HAL_TIM_PWM_Start+0x1f0>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d115      	bne.n	800589e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	689a      	ldr	r2, [r3, #8]
 8005878:	4b18      	ldr	r3, [pc, #96]	@ (80058dc <HAL_TIM_PWM_Start+0x208>)
 800587a:	4013      	ands	r3, r2
 800587c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2b06      	cmp	r3, #6
 8005882:	d015      	beq.n	80058b0 <HAL_TIM_PWM_Start+0x1dc>
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800588a:	d011      	beq.n	80058b0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f042 0201 	orr.w	r2, r2, #1
 800589a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800589c:	e008      	b.n	80058b0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f042 0201 	orr.w	r2, r2, #1
 80058ac:	601a      	str	r2, [r3, #0]
 80058ae:	e000      	b.n	80058b2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	40012c00 	.word	0x40012c00
 80058c0:	40013400 	.word	0x40013400
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40014400 	.word	0x40014400
 80058cc:	40014800 	.word	0x40014800
 80058d0:	40000400 	.word	0x40000400
 80058d4:	40000800 	.word	0x40000800
 80058d8:	40000c00 	.word	0x40000c00
 80058dc:	00010007 	.word	0x00010007

080058e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b086      	sub	sp, #24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058ec:	2300      	movs	r3, #0
 80058ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d101      	bne.n	80058fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80058fa:	2302      	movs	r3, #2
 80058fc:	e0ff      	b.n	8005afe <HAL_TIM_PWM_ConfigChannel+0x21e>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2201      	movs	r2, #1
 8005902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b14      	cmp	r3, #20
 800590a:	f200 80f0 	bhi.w	8005aee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800590e:	a201      	add	r2, pc, #4	@ (adr r2, 8005914 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005914:	08005969 	.word	0x08005969
 8005918:	08005aef 	.word	0x08005aef
 800591c:	08005aef 	.word	0x08005aef
 8005920:	08005aef 	.word	0x08005aef
 8005924:	080059a9 	.word	0x080059a9
 8005928:	08005aef 	.word	0x08005aef
 800592c:	08005aef 	.word	0x08005aef
 8005930:	08005aef 	.word	0x08005aef
 8005934:	080059eb 	.word	0x080059eb
 8005938:	08005aef 	.word	0x08005aef
 800593c:	08005aef 	.word	0x08005aef
 8005940:	08005aef 	.word	0x08005aef
 8005944:	08005a2b 	.word	0x08005a2b
 8005948:	08005aef 	.word	0x08005aef
 800594c:	08005aef 	.word	0x08005aef
 8005950:	08005aef 	.word	0x08005aef
 8005954:	08005a6d 	.word	0x08005a6d
 8005958:	08005aef 	.word	0x08005aef
 800595c:	08005aef 	.word	0x08005aef
 8005960:	08005aef 	.word	0x08005aef
 8005964:	08005aad 	.word	0x08005aad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68b9      	ldr	r1, [r7, #8]
 800596e:	4618      	mov	r0, r3
 8005970:	f000 f970 	bl	8005c54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	699a      	ldr	r2, [r3, #24]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f042 0208 	orr.w	r2, r2, #8
 8005982:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	699a      	ldr	r2, [r3, #24]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f022 0204 	bic.w	r2, r2, #4
 8005992:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6999      	ldr	r1, [r3, #24]
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	691a      	ldr	r2, [r3, #16]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	430a      	orrs	r2, r1
 80059a4:	619a      	str	r2, [r3, #24]
      break;
 80059a6:	e0a5      	b.n	8005af4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68b9      	ldr	r1, [r7, #8]
 80059ae:	4618      	mov	r0, r3
 80059b0:	f000 f9e0 	bl	8005d74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	699a      	ldr	r2, [r3, #24]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	699a      	ldr	r2, [r3, #24]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6999      	ldr	r1, [r3, #24]
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	021a      	lsls	r2, r3, #8
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	430a      	orrs	r2, r1
 80059e6:	619a      	str	r2, [r3, #24]
      break;
 80059e8:	e084      	b.n	8005af4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68b9      	ldr	r1, [r7, #8]
 80059f0:	4618      	mov	r0, r3
 80059f2:	f000 fa49 	bl	8005e88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	69da      	ldr	r2, [r3, #28]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f042 0208 	orr.w	r2, r2, #8
 8005a04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	69da      	ldr	r2, [r3, #28]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f022 0204 	bic.w	r2, r2, #4
 8005a14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	69d9      	ldr	r1, [r3, #28]
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	691a      	ldr	r2, [r3, #16]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	430a      	orrs	r2, r1
 8005a26:	61da      	str	r2, [r3, #28]
      break;
 8005a28:	e064      	b.n	8005af4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68b9      	ldr	r1, [r7, #8]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f000 fab1 	bl	8005f98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	69da      	ldr	r2, [r3, #28]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69da      	ldr	r2, [r3, #28]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	69d9      	ldr	r1, [r3, #28]
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	021a      	lsls	r2, r3, #8
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	430a      	orrs	r2, r1
 8005a68:	61da      	str	r2, [r3, #28]
      break;
 8005a6a:	e043      	b.n	8005af4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68b9      	ldr	r1, [r7, #8]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f000 fafa 	bl	800606c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f042 0208 	orr.w	r2, r2, #8
 8005a86:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 0204 	bic.w	r2, r2, #4
 8005a96:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	691a      	ldr	r2, [r3, #16]
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005aaa:	e023      	b.n	8005af4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f000 fb3e 	bl	8006134 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ac6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ad6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	021a      	lsls	r2, r3, #8
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005aec:	e002      	b.n	8005af4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	75fb      	strb	r3, [r7, #23]
      break;
 8005af2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005afc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3718      	adds	r7, #24
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop

08005b08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b085      	sub	sp, #20
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a46      	ldr	r2, [pc, #280]	@ (8005c34 <TIM_Base_SetConfig+0x12c>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d013      	beq.n	8005b48 <TIM_Base_SetConfig+0x40>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b26:	d00f      	beq.n	8005b48 <TIM_Base_SetConfig+0x40>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a43      	ldr	r2, [pc, #268]	@ (8005c38 <TIM_Base_SetConfig+0x130>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d00b      	beq.n	8005b48 <TIM_Base_SetConfig+0x40>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a42      	ldr	r2, [pc, #264]	@ (8005c3c <TIM_Base_SetConfig+0x134>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d007      	beq.n	8005b48 <TIM_Base_SetConfig+0x40>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a41      	ldr	r2, [pc, #260]	@ (8005c40 <TIM_Base_SetConfig+0x138>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d003      	beq.n	8005b48 <TIM_Base_SetConfig+0x40>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a40      	ldr	r2, [pc, #256]	@ (8005c44 <TIM_Base_SetConfig+0x13c>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d108      	bne.n	8005b5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a35      	ldr	r2, [pc, #212]	@ (8005c34 <TIM_Base_SetConfig+0x12c>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d01f      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b68:	d01b      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a32      	ldr	r2, [pc, #200]	@ (8005c38 <TIM_Base_SetConfig+0x130>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d017      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a31      	ldr	r2, [pc, #196]	@ (8005c3c <TIM_Base_SetConfig+0x134>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d013      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a30      	ldr	r2, [pc, #192]	@ (8005c40 <TIM_Base_SetConfig+0x138>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d00f      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a2f      	ldr	r2, [pc, #188]	@ (8005c44 <TIM_Base_SetConfig+0x13c>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d00b      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a2e      	ldr	r2, [pc, #184]	@ (8005c48 <TIM_Base_SetConfig+0x140>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d007      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a2d      	ldr	r2, [pc, #180]	@ (8005c4c <TIM_Base_SetConfig+0x144>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d003      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a2c      	ldr	r2, [pc, #176]	@ (8005c50 <TIM_Base_SetConfig+0x148>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d108      	bne.n	8005bb4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ba8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a16      	ldr	r2, [pc, #88]	@ (8005c34 <TIM_Base_SetConfig+0x12c>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d00f      	beq.n	8005c00 <TIM_Base_SetConfig+0xf8>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a18      	ldr	r2, [pc, #96]	@ (8005c44 <TIM_Base_SetConfig+0x13c>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d00b      	beq.n	8005c00 <TIM_Base_SetConfig+0xf8>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a17      	ldr	r2, [pc, #92]	@ (8005c48 <TIM_Base_SetConfig+0x140>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d007      	beq.n	8005c00 <TIM_Base_SetConfig+0xf8>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a16      	ldr	r2, [pc, #88]	@ (8005c4c <TIM_Base_SetConfig+0x144>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d003      	beq.n	8005c00 <TIM_Base_SetConfig+0xf8>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a15      	ldr	r2, [pc, #84]	@ (8005c50 <TIM_Base_SetConfig+0x148>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d103      	bne.n	8005c08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	691a      	ldr	r2, [r3, #16]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d105      	bne.n	8005c26 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	f023 0201 	bic.w	r2, r3, #1
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	611a      	str	r2, [r3, #16]
  }
}
 8005c26:	bf00      	nop
 8005c28:	3714      	adds	r7, #20
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	40012c00 	.word	0x40012c00
 8005c38:	40000400 	.word	0x40000400
 8005c3c:	40000800 	.word	0x40000800
 8005c40:	40000c00 	.word	0x40000c00
 8005c44:	40013400 	.word	0x40013400
 8005c48:	40014000 	.word	0x40014000
 8005c4c:	40014400 	.word	0x40014400
 8005c50:	40014800 	.word	0x40014800

08005c54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b087      	sub	sp, #28
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a1b      	ldr	r3, [r3, #32]
 8005c68:	f023 0201 	bic.w	r2, r3, #1
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	699b      	ldr	r3, [r3, #24]
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f023 0303 	bic.w	r3, r3, #3
 8005c8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68fa      	ldr	r2, [r7, #12]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	f023 0302 	bic.w	r3, r3, #2
 8005ca0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a2c      	ldr	r2, [pc, #176]	@ (8005d60 <TIM_OC1_SetConfig+0x10c>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d00f      	beq.n	8005cd4 <TIM_OC1_SetConfig+0x80>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a2b      	ldr	r2, [pc, #172]	@ (8005d64 <TIM_OC1_SetConfig+0x110>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d00b      	beq.n	8005cd4 <TIM_OC1_SetConfig+0x80>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a2a      	ldr	r2, [pc, #168]	@ (8005d68 <TIM_OC1_SetConfig+0x114>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d007      	beq.n	8005cd4 <TIM_OC1_SetConfig+0x80>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a29      	ldr	r2, [pc, #164]	@ (8005d6c <TIM_OC1_SetConfig+0x118>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d003      	beq.n	8005cd4 <TIM_OC1_SetConfig+0x80>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a28      	ldr	r2, [pc, #160]	@ (8005d70 <TIM_OC1_SetConfig+0x11c>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d10c      	bne.n	8005cee <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	f023 0308 	bic.w	r3, r3, #8
 8005cda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	697a      	ldr	r2, [r7, #20]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	f023 0304 	bic.w	r3, r3, #4
 8005cec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d60 <TIM_OC1_SetConfig+0x10c>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d00f      	beq.n	8005d16 <TIM_OC1_SetConfig+0xc2>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a1a      	ldr	r2, [pc, #104]	@ (8005d64 <TIM_OC1_SetConfig+0x110>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d00b      	beq.n	8005d16 <TIM_OC1_SetConfig+0xc2>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a19      	ldr	r2, [pc, #100]	@ (8005d68 <TIM_OC1_SetConfig+0x114>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d007      	beq.n	8005d16 <TIM_OC1_SetConfig+0xc2>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a18      	ldr	r2, [pc, #96]	@ (8005d6c <TIM_OC1_SetConfig+0x118>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d003      	beq.n	8005d16 <TIM_OC1_SetConfig+0xc2>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a17      	ldr	r2, [pc, #92]	@ (8005d70 <TIM_OC1_SetConfig+0x11c>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d111      	bne.n	8005d3a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	695b      	ldr	r3, [r3, #20]
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	699b      	ldr	r3, [r3, #24]
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	693a      	ldr	r2, [r7, #16]
 8005d3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	68fa      	ldr	r2, [r7, #12]
 8005d44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	685a      	ldr	r2, [r3, #4]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	697a      	ldr	r2, [r7, #20]
 8005d52:	621a      	str	r2, [r3, #32]
}
 8005d54:	bf00      	nop
 8005d56:	371c      	adds	r7, #28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	40012c00 	.word	0x40012c00
 8005d64:	40013400 	.word	0x40013400
 8005d68:	40014000 	.word	0x40014000
 8005d6c:	40014400 	.word	0x40014400
 8005d70:	40014800 	.word	0x40014800

08005d74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b087      	sub	sp, #28
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	f023 0210 	bic.w	r2, r3, #16
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005da2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005da6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	021b      	lsls	r3, r3, #8
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	f023 0320 	bic.w	r3, r3, #32
 8005dc2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	011b      	lsls	r3, r3, #4
 8005dca:	697a      	ldr	r2, [r7, #20]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a28      	ldr	r2, [pc, #160]	@ (8005e74 <TIM_OC2_SetConfig+0x100>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d003      	beq.n	8005de0 <TIM_OC2_SetConfig+0x6c>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a27      	ldr	r2, [pc, #156]	@ (8005e78 <TIM_OC2_SetConfig+0x104>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d10d      	bne.n	8005dfc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005de6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	011b      	lsls	r3, r3, #4
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dfa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a1d      	ldr	r2, [pc, #116]	@ (8005e74 <TIM_OC2_SetConfig+0x100>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d00f      	beq.n	8005e24 <TIM_OC2_SetConfig+0xb0>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a1c      	ldr	r2, [pc, #112]	@ (8005e78 <TIM_OC2_SetConfig+0x104>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d00b      	beq.n	8005e24 <TIM_OC2_SetConfig+0xb0>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8005e7c <TIM_OC2_SetConfig+0x108>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d007      	beq.n	8005e24 <TIM_OC2_SetConfig+0xb0>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	4a1a      	ldr	r2, [pc, #104]	@ (8005e80 <TIM_OC2_SetConfig+0x10c>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d003      	beq.n	8005e24 <TIM_OC2_SetConfig+0xb0>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4a19      	ldr	r2, [pc, #100]	@ (8005e84 <TIM_OC2_SetConfig+0x110>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d113      	bne.n	8005e4c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	695b      	ldr	r3, [r3, #20]
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	685a      	ldr	r2, [r3, #4]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	621a      	str	r2, [r3, #32]
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	40012c00 	.word	0x40012c00
 8005e78:	40013400 	.word	0x40013400
 8005e7c:	40014000 	.word	0x40014000
 8005e80:	40014400 	.word	0x40014400
 8005e84:	40014800 	.word	0x40014800

08005e88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b087      	sub	sp, #28
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a1b      	ldr	r3, [r3, #32]
 8005e96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a1b      	ldr	r3, [r3, #32]
 8005e9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	69db      	ldr	r3, [r3, #28]
 8005eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f023 0303 	bic.w	r3, r3, #3
 8005ec2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ed4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	021b      	lsls	r3, r3, #8
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a27      	ldr	r2, [pc, #156]	@ (8005f84 <TIM_OC3_SetConfig+0xfc>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d003      	beq.n	8005ef2 <TIM_OC3_SetConfig+0x6a>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a26      	ldr	r2, [pc, #152]	@ (8005f88 <TIM_OC3_SetConfig+0x100>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d10d      	bne.n	8005f0e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ef8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	021b      	lsls	r3, r3, #8
 8005f00:	697a      	ldr	r2, [r7, #20]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a1c      	ldr	r2, [pc, #112]	@ (8005f84 <TIM_OC3_SetConfig+0xfc>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d00f      	beq.n	8005f36 <TIM_OC3_SetConfig+0xae>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a1b      	ldr	r2, [pc, #108]	@ (8005f88 <TIM_OC3_SetConfig+0x100>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d00b      	beq.n	8005f36 <TIM_OC3_SetConfig+0xae>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a1a      	ldr	r2, [pc, #104]	@ (8005f8c <TIM_OC3_SetConfig+0x104>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d007      	beq.n	8005f36 <TIM_OC3_SetConfig+0xae>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a19      	ldr	r2, [pc, #100]	@ (8005f90 <TIM_OC3_SetConfig+0x108>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d003      	beq.n	8005f36 <TIM_OC3_SetConfig+0xae>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a18      	ldr	r2, [pc, #96]	@ (8005f94 <TIM_OC3_SetConfig+0x10c>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d113      	bne.n	8005f5e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	011b      	lsls	r3, r3, #4
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	011b      	lsls	r3, r3, #4
 8005f58:	693a      	ldr	r2, [r7, #16]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	693a      	ldr	r2, [r7, #16]
 8005f62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	621a      	str	r2, [r3, #32]
}
 8005f78:	bf00      	nop
 8005f7a:	371c      	adds	r7, #28
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr
 8005f84:	40012c00 	.word	0x40012c00
 8005f88:	40013400 	.word	0x40013400
 8005f8c:	40014000 	.word	0x40014000
 8005f90:	40014400 	.word	0x40014400
 8005f94:	40014800 	.word	0x40014800

08005f98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b087      	sub	sp, #28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
 8005fa6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a1b      	ldr	r3, [r3, #32]
 8005fac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	69db      	ldr	r3, [r3, #28]
 8005fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	021b      	lsls	r3, r3, #8
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005fe6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	031b      	lsls	r3, r3, #12
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a18      	ldr	r2, [pc, #96]	@ (8006058 <TIM_OC4_SetConfig+0xc0>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d00f      	beq.n	800601c <TIM_OC4_SetConfig+0x84>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a17      	ldr	r2, [pc, #92]	@ (800605c <TIM_OC4_SetConfig+0xc4>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d00b      	beq.n	800601c <TIM_OC4_SetConfig+0x84>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a16      	ldr	r2, [pc, #88]	@ (8006060 <TIM_OC4_SetConfig+0xc8>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d007      	beq.n	800601c <TIM_OC4_SetConfig+0x84>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a15      	ldr	r2, [pc, #84]	@ (8006064 <TIM_OC4_SetConfig+0xcc>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d003      	beq.n	800601c <TIM_OC4_SetConfig+0x84>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a14      	ldr	r2, [pc, #80]	@ (8006068 <TIM_OC4_SetConfig+0xd0>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d109      	bne.n	8006030 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006022:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	695b      	ldr	r3, [r3, #20]
 8006028:	019b      	lsls	r3, r3, #6
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	4313      	orrs	r3, r2
 800602e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	68fa      	ldr	r2, [r7, #12]
 800603a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	685a      	ldr	r2, [r3, #4]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	621a      	str	r2, [r3, #32]
}
 800604a:	bf00      	nop
 800604c:	371c      	adds	r7, #28
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	40012c00 	.word	0x40012c00
 800605c:	40013400 	.word	0x40013400
 8006060:	40014000 	.word	0x40014000
 8006064:	40014400 	.word	0x40014400
 8006068:	40014800 	.word	0x40014800

0800606c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800606c:	b480      	push	{r7}
 800606e:	b087      	sub	sp, #28
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a1b      	ldr	r3, [r3, #32]
 8006080:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800609a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800609e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68fa      	ldr	r2, [r7, #12]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80060b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	041b      	lsls	r3, r3, #16
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a17      	ldr	r2, [pc, #92]	@ (8006120 <TIM_OC5_SetConfig+0xb4>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d00f      	beq.n	80060e6 <TIM_OC5_SetConfig+0x7a>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a16      	ldr	r2, [pc, #88]	@ (8006124 <TIM_OC5_SetConfig+0xb8>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d00b      	beq.n	80060e6 <TIM_OC5_SetConfig+0x7a>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a15      	ldr	r2, [pc, #84]	@ (8006128 <TIM_OC5_SetConfig+0xbc>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d007      	beq.n	80060e6 <TIM_OC5_SetConfig+0x7a>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a14      	ldr	r2, [pc, #80]	@ (800612c <TIM_OC5_SetConfig+0xc0>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d003      	beq.n	80060e6 <TIM_OC5_SetConfig+0x7a>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a13      	ldr	r2, [pc, #76]	@ (8006130 <TIM_OC5_SetConfig+0xc4>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d109      	bne.n	80060fa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060ec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	021b      	lsls	r3, r3, #8
 80060f4:	697a      	ldr	r2, [r7, #20]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	697a      	ldr	r2, [r7, #20]
 80060fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	685a      	ldr	r2, [r3, #4]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	621a      	str	r2, [r3, #32]
}
 8006114:	bf00      	nop
 8006116:	371c      	adds	r7, #28
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr
 8006120:	40012c00 	.word	0x40012c00
 8006124:	40013400 	.word	0x40013400
 8006128:	40014000 	.word	0x40014000
 800612c:	40014400 	.word	0x40014400
 8006130:	40014800 	.word	0x40014800

08006134 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006134:	b480      	push	{r7}
 8006136:	b087      	sub	sp, #28
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a1b      	ldr	r3, [r3, #32]
 8006148:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800615a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006162:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006166:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	021b      	lsls	r3, r3, #8
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	4313      	orrs	r3, r2
 8006172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800617a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	051b      	lsls	r3, r3, #20
 8006182:	693a      	ldr	r2, [r7, #16]
 8006184:	4313      	orrs	r3, r2
 8006186:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a18      	ldr	r2, [pc, #96]	@ (80061ec <TIM_OC6_SetConfig+0xb8>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d00f      	beq.n	80061b0 <TIM_OC6_SetConfig+0x7c>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a17      	ldr	r2, [pc, #92]	@ (80061f0 <TIM_OC6_SetConfig+0xbc>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d00b      	beq.n	80061b0 <TIM_OC6_SetConfig+0x7c>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	4a16      	ldr	r2, [pc, #88]	@ (80061f4 <TIM_OC6_SetConfig+0xc0>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d007      	beq.n	80061b0 <TIM_OC6_SetConfig+0x7c>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a15      	ldr	r2, [pc, #84]	@ (80061f8 <TIM_OC6_SetConfig+0xc4>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d003      	beq.n	80061b0 <TIM_OC6_SetConfig+0x7c>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a14      	ldr	r2, [pc, #80]	@ (80061fc <TIM_OC6_SetConfig+0xc8>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d109      	bne.n	80061c4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	695b      	ldr	r3, [r3, #20]
 80061bc:	029b      	lsls	r3, r3, #10
 80061be:	697a      	ldr	r2, [r7, #20]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	697a      	ldr	r2, [r7, #20]
 80061c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	685a      	ldr	r2, [r3, #4]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	621a      	str	r2, [r3, #32]
}
 80061de:	bf00      	nop
 80061e0:	371c      	adds	r7, #28
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	40012c00 	.word	0x40012c00
 80061f0:	40013400 	.word	0x40013400
 80061f4:	40014000 	.word	0x40014000
 80061f8:	40014400 	.word	0x40014400
 80061fc:	40014800 	.word	0x40014800

08006200 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006200:	b480      	push	{r7}
 8006202:	b087      	sub	sp, #28
 8006204:	af00      	add	r7, sp, #0
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f003 031f 	and.w	r3, r3, #31
 8006212:	2201      	movs	r2, #1
 8006214:	fa02 f303 	lsl.w	r3, r2, r3
 8006218:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6a1a      	ldr	r2, [r3, #32]
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	43db      	mvns	r3, r3
 8006222:	401a      	ands	r2, r3
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6a1a      	ldr	r2, [r3, #32]
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	f003 031f 	and.w	r3, r3, #31
 8006232:	6879      	ldr	r1, [r7, #4]
 8006234:	fa01 f303 	lsl.w	r3, r1, r3
 8006238:	431a      	orrs	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	621a      	str	r2, [r3, #32]
}
 800623e:	bf00      	nop
 8006240:	371c      	adds	r7, #28
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
	...

0800624c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800625c:	2b01      	cmp	r3, #1
 800625e:	d101      	bne.n	8006264 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006260:	2302      	movs	r3, #2
 8006262:	e068      	b.n	8006336 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2202      	movs	r2, #2
 8006270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a2e      	ldr	r2, [pc, #184]	@ (8006344 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d004      	beq.n	8006298 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a2d      	ldr	r2, [pc, #180]	@ (8006348 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d108      	bne.n	80062aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800629e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a1e      	ldr	r2, [pc, #120]	@ (8006344 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d01d      	beq.n	800630a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062d6:	d018      	beq.n	800630a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a1b      	ldr	r2, [pc, #108]	@ (800634c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d013      	beq.n	800630a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a1a      	ldr	r2, [pc, #104]	@ (8006350 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d00e      	beq.n	800630a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a18      	ldr	r2, [pc, #96]	@ (8006354 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d009      	beq.n	800630a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a13      	ldr	r2, [pc, #76]	@ (8006348 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d004      	beq.n	800630a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a14      	ldr	r2, [pc, #80]	@ (8006358 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d10c      	bne.n	8006324 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006310:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	4313      	orrs	r3, r2
 800631a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	68ba      	ldr	r2, [r7, #8]
 8006322:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006334:	2300      	movs	r3, #0
}
 8006336:	4618      	mov	r0, r3
 8006338:	3714      	adds	r7, #20
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	40012c00 	.word	0x40012c00
 8006348:	40013400 	.word	0x40013400
 800634c:	40000400 	.word	0x40000400
 8006350:	40000800 	.word	0x40000800
 8006354:	40000c00 	.word	0x40000c00
 8006358:	40014000 	.word	0x40014000

0800635c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b082      	sub	sp, #8
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d101      	bne.n	800636e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e040      	b.n	80063f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006372:	2b00      	cmp	r3, #0
 8006374:	d106      	bne.n	8006384 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f7fb fa58 	bl	8001834 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2224      	movs	r2, #36	@ 0x24
 8006388:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f022 0201 	bic.w	r2, r2, #1
 8006398:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d002      	beq.n	80063a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 fb6a 	bl	8006a7c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 f8af 	bl	800650c <UART_SetConfig>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d101      	bne.n	80063b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e01b      	b.n	80063f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	685a      	ldr	r2, [r3, #4]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	689a      	ldr	r2, [r3, #8]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f042 0201 	orr.w	r2, r2, #1
 80063e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f000 fbe9 	bl	8006bc0 <UART_CheckIdleState>
 80063ee:	4603      	mov	r3, r0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3708      	adds	r7, #8
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b08a      	sub	sp, #40	@ 0x28
 80063fc:	af02      	add	r7, sp, #8
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	603b      	str	r3, [r7, #0]
 8006404:	4613      	mov	r3, r2
 8006406:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800640c:	2b20      	cmp	r3, #32
 800640e:	d177      	bne.n	8006500 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d002      	beq.n	800641c <HAL_UART_Transmit+0x24>
 8006416:	88fb      	ldrh	r3, [r7, #6]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d101      	bne.n	8006420 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e070      	b.n	8006502 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2221      	movs	r2, #33	@ 0x21
 800642c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800642e:	f7fb faf7 	bl	8001a20 <HAL_GetTick>
 8006432:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	88fa      	ldrh	r2, [r7, #6]
 8006438:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	88fa      	ldrh	r2, [r7, #6]
 8006440:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800644c:	d108      	bne.n	8006460 <HAL_UART_Transmit+0x68>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d104      	bne.n	8006460 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006456:	2300      	movs	r3, #0
 8006458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	61bb      	str	r3, [r7, #24]
 800645e:	e003      	b.n	8006468 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006464:	2300      	movs	r3, #0
 8006466:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006468:	e02f      	b.n	80064ca <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	9300      	str	r3, [sp, #0]
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	2200      	movs	r2, #0
 8006472:	2180      	movs	r1, #128	@ 0x80
 8006474:	68f8      	ldr	r0, [r7, #12]
 8006476:	f000 fc4b 	bl	8006d10 <UART_WaitOnFlagUntilTimeout>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d004      	beq.n	800648a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2220      	movs	r2, #32
 8006484:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e03b      	b.n	8006502 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d10b      	bne.n	80064a8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	881a      	ldrh	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800649c:	b292      	uxth	r2, r2
 800649e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	3302      	adds	r3, #2
 80064a4:	61bb      	str	r3, [r7, #24]
 80064a6:	e007      	b.n	80064b8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	781a      	ldrb	r2, [r3, #0]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	3301      	adds	r3, #1
 80064b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064be:	b29b      	uxth	r3, r3
 80064c0:	3b01      	subs	r3, #1
 80064c2:	b29a      	uxth	r2, r3
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1c9      	bne.n	800646a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	9300      	str	r3, [sp, #0]
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	2200      	movs	r2, #0
 80064de:	2140      	movs	r1, #64	@ 0x40
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 fc15 	bl	8006d10 <UART_WaitOnFlagUntilTimeout>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d004      	beq.n	80064f6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2220      	movs	r2, #32
 80064f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80064f2:	2303      	movs	r3, #3
 80064f4:	e005      	b.n	8006502 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2220      	movs	r2, #32
 80064fa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80064fc:	2300      	movs	r3, #0
 80064fe:	e000      	b.n	8006502 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006500:	2302      	movs	r3, #2
  }
}
 8006502:	4618      	mov	r0, r3
 8006504:	3720      	adds	r7, #32
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800650c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006510:	b08a      	sub	sp, #40	@ 0x28
 8006512:	af00      	add	r7, sp, #0
 8006514:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006516:	2300      	movs	r3, #0
 8006518:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	689a      	ldr	r2, [r3, #8]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	691b      	ldr	r3, [r3, #16]
 8006524:	431a      	orrs	r2, r3
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	695b      	ldr	r3, [r3, #20]
 800652a:	431a      	orrs	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	69db      	ldr	r3, [r3, #28]
 8006530:	4313      	orrs	r3, r2
 8006532:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	4ba4      	ldr	r3, [pc, #656]	@ (80067cc <UART_SetConfig+0x2c0>)
 800653c:	4013      	ands	r3, r2
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	6812      	ldr	r2, [r2, #0]
 8006542:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006544:	430b      	orrs	r3, r1
 8006546:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	68da      	ldr	r2, [r3, #12]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	430a      	orrs	r2, r1
 800655c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	699b      	ldr	r3, [r3, #24]
 8006562:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a99      	ldr	r2, [pc, #612]	@ (80067d0 <UART_SetConfig+0x2c4>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d004      	beq.n	8006578 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6a1b      	ldr	r3, [r3, #32]
 8006572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006574:	4313      	orrs	r3, r2
 8006576:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006588:	430a      	orrs	r2, r1
 800658a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a90      	ldr	r2, [pc, #576]	@ (80067d4 <UART_SetConfig+0x2c8>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d126      	bne.n	80065e4 <UART_SetConfig+0xd8>
 8006596:	4b90      	ldr	r3, [pc, #576]	@ (80067d8 <UART_SetConfig+0x2cc>)
 8006598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800659c:	f003 0303 	and.w	r3, r3, #3
 80065a0:	2b03      	cmp	r3, #3
 80065a2:	d81b      	bhi.n	80065dc <UART_SetConfig+0xd0>
 80065a4:	a201      	add	r2, pc, #4	@ (adr r2, 80065ac <UART_SetConfig+0xa0>)
 80065a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065aa:	bf00      	nop
 80065ac:	080065bd 	.word	0x080065bd
 80065b0:	080065cd 	.word	0x080065cd
 80065b4:	080065c5 	.word	0x080065c5
 80065b8:	080065d5 	.word	0x080065d5
 80065bc:	2301      	movs	r3, #1
 80065be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065c2:	e116      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80065c4:	2302      	movs	r3, #2
 80065c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065ca:	e112      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80065cc:	2304      	movs	r3, #4
 80065ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065d2:	e10e      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80065d4:	2308      	movs	r3, #8
 80065d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065da:	e10a      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80065dc:	2310      	movs	r3, #16
 80065de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065e2:	e106      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a7c      	ldr	r2, [pc, #496]	@ (80067dc <UART_SetConfig+0x2d0>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d138      	bne.n	8006660 <UART_SetConfig+0x154>
 80065ee:	4b7a      	ldr	r3, [pc, #488]	@ (80067d8 <UART_SetConfig+0x2cc>)
 80065f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065f4:	f003 030c 	and.w	r3, r3, #12
 80065f8:	2b0c      	cmp	r3, #12
 80065fa:	d82d      	bhi.n	8006658 <UART_SetConfig+0x14c>
 80065fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006604 <UART_SetConfig+0xf8>)
 80065fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006602:	bf00      	nop
 8006604:	08006639 	.word	0x08006639
 8006608:	08006659 	.word	0x08006659
 800660c:	08006659 	.word	0x08006659
 8006610:	08006659 	.word	0x08006659
 8006614:	08006649 	.word	0x08006649
 8006618:	08006659 	.word	0x08006659
 800661c:	08006659 	.word	0x08006659
 8006620:	08006659 	.word	0x08006659
 8006624:	08006641 	.word	0x08006641
 8006628:	08006659 	.word	0x08006659
 800662c:	08006659 	.word	0x08006659
 8006630:	08006659 	.word	0x08006659
 8006634:	08006651 	.word	0x08006651
 8006638:	2300      	movs	r3, #0
 800663a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800663e:	e0d8      	b.n	80067f2 <UART_SetConfig+0x2e6>
 8006640:	2302      	movs	r3, #2
 8006642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006646:	e0d4      	b.n	80067f2 <UART_SetConfig+0x2e6>
 8006648:	2304      	movs	r3, #4
 800664a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800664e:	e0d0      	b.n	80067f2 <UART_SetConfig+0x2e6>
 8006650:	2308      	movs	r3, #8
 8006652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006656:	e0cc      	b.n	80067f2 <UART_SetConfig+0x2e6>
 8006658:	2310      	movs	r3, #16
 800665a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800665e:	e0c8      	b.n	80067f2 <UART_SetConfig+0x2e6>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a5e      	ldr	r2, [pc, #376]	@ (80067e0 <UART_SetConfig+0x2d4>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d125      	bne.n	80066b6 <UART_SetConfig+0x1aa>
 800666a:	4b5b      	ldr	r3, [pc, #364]	@ (80067d8 <UART_SetConfig+0x2cc>)
 800666c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006670:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006674:	2b30      	cmp	r3, #48	@ 0x30
 8006676:	d016      	beq.n	80066a6 <UART_SetConfig+0x19a>
 8006678:	2b30      	cmp	r3, #48	@ 0x30
 800667a:	d818      	bhi.n	80066ae <UART_SetConfig+0x1a2>
 800667c:	2b20      	cmp	r3, #32
 800667e:	d00a      	beq.n	8006696 <UART_SetConfig+0x18a>
 8006680:	2b20      	cmp	r3, #32
 8006682:	d814      	bhi.n	80066ae <UART_SetConfig+0x1a2>
 8006684:	2b00      	cmp	r3, #0
 8006686:	d002      	beq.n	800668e <UART_SetConfig+0x182>
 8006688:	2b10      	cmp	r3, #16
 800668a:	d008      	beq.n	800669e <UART_SetConfig+0x192>
 800668c:	e00f      	b.n	80066ae <UART_SetConfig+0x1a2>
 800668e:	2300      	movs	r3, #0
 8006690:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006694:	e0ad      	b.n	80067f2 <UART_SetConfig+0x2e6>
 8006696:	2302      	movs	r3, #2
 8006698:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800669c:	e0a9      	b.n	80067f2 <UART_SetConfig+0x2e6>
 800669e:	2304      	movs	r3, #4
 80066a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066a4:	e0a5      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80066a6:	2308      	movs	r3, #8
 80066a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066ac:	e0a1      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80066ae:	2310      	movs	r3, #16
 80066b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066b4:	e09d      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a4a      	ldr	r2, [pc, #296]	@ (80067e4 <UART_SetConfig+0x2d8>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d125      	bne.n	800670c <UART_SetConfig+0x200>
 80066c0:	4b45      	ldr	r3, [pc, #276]	@ (80067d8 <UART_SetConfig+0x2cc>)
 80066c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80066ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80066cc:	d016      	beq.n	80066fc <UART_SetConfig+0x1f0>
 80066ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80066d0:	d818      	bhi.n	8006704 <UART_SetConfig+0x1f8>
 80066d2:	2b80      	cmp	r3, #128	@ 0x80
 80066d4:	d00a      	beq.n	80066ec <UART_SetConfig+0x1e0>
 80066d6:	2b80      	cmp	r3, #128	@ 0x80
 80066d8:	d814      	bhi.n	8006704 <UART_SetConfig+0x1f8>
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d002      	beq.n	80066e4 <UART_SetConfig+0x1d8>
 80066de:	2b40      	cmp	r3, #64	@ 0x40
 80066e0:	d008      	beq.n	80066f4 <UART_SetConfig+0x1e8>
 80066e2:	e00f      	b.n	8006704 <UART_SetConfig+0x1f8>
 80066e4:	2300      	movs	r3, #0
 80066e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066ea:	e082      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80066ec:	2302      	movs	r3, #2
 80066ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066f2:	e07e      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80066f4:	2304      	movs	r3, #4
 80066f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066fa:	e07a      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80066fc:	2308      	movs	r3, #8
 80066fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006702:	e076      	b.n	80067f2 <UART_SetConfig+0x2e6>
 8006704:	2310      	movs	r3, #16
 8006706:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800670a:	e072      	b.n	80067f2 <UART_SetConfig+0x2e6>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a35      	ldr	r2, [pc, #212]	@ (80067e8 <UART_SetConfig+0x2dc>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d12a      	bne.n	800676c <UART_SetConfig+0x260>
 8006716:	4b30      	ldr	r3, [pc, #192]	@ (80067d8 <UART_SetConfig+0x2cc>)
 8006718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800671c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006720:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006724:	d01a      	beq.n	800675c <UART_SetConfig+0x250>
 8006726:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800672a:	d81b      	bhi.n	8006764 <UART_SetConfig+0x258>
 800672c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006730:	d00c      	beq.n	800674c <UART_SetConfig+0x240>
 8006732:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006736:	d815      	bhi.n	8006764 <UART_SetConfig+0x258>
 8006738:	2b00      	cmp	r3, #0
 800673a:	d003      	beq.n	8006744 <UART_SetConfig+0x238>
 800673c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006740:	d008      	beq.n	8006754 <UART_SetConfig+0x248>
 8006742:	e00f      	b.n	8006764 <UART_SetConfig+0x258>
 8006744:	2300      	movs	r3, #0
 8006746:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800674a:	e052      	b.n	80067f2 <UART_SetConfig+0x2e6>
 800674c:	2302      	movs	r3, #2
 800674e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006752:	e04e      	b.n	80067f2 <UART_SetConfig+0x2e6>
 8006754:	2304      	movs	r3, #4
 8006756:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800675a:	e04a      	b.n	80067f2 <UART_SetConfig+0x2e6>
 800675c:	2308      	movs	r3, #8
 800675e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006762:	e046      	b.n	80067f2 <UART_SetConfig+0x2e6>
 8006764:	2310      	movs	r3, #16
 8006766:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800676a:	e042      	b.n	80067f2 <UART_SetConfig+0x2e6>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a17      	ldr	r2, [pc, #92]	@ (80067d0 <UART_SetConfig+0x2c4>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d13a      	bne.n	80067ec <UART_SetConfig+0x2e0>
 8006776:	4b18      	ldr	r3, [pc, #96]	@ (80067d8 <UART_SetConfig+0x2cc>)
 8006778:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800677c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006780:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006784:	d01a      	beq.n	80067bc <UART_SetConfig+0x2b0>
 8006786:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800678a:	d81b      	bhi.n	80067c4 <UART_SetConfig+0x2b8>
 800678c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006790:	d00c      	beq.n	80067ac <UART_SetConfig+0x2a0>
 8006792:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006796:	d815      	bhi.n	80067c4 <UART_SetConfig+0x2b8>
 8006798:	2b00      	cmp	r3, #0
 800679a:	d003      	beq.n	80067a4 <UART_SetConfig+0x298>
 800679c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067a0:	d008      	beq.n	80067b4 <UART_SetConfig+0x2a8>
 80067a2:	e00f      	b.n	80067c4 <UART_SetConfig+0x2b8>
 80067a4:	2300      	movs	r3, #0
 80067a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067aa:	e022      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80067ac:	2302      	movs	r3, #2
 80067ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067b2:	e01e      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80067b4:	2304      	movs	r3, #4
 80067b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ba:	e01a      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80067bc:	2308      	movs	r3, #8
 80067be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067c2:	e016      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80067c4:	2310      	movs	r3, #16
 80067c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ca:	e012      	b.n	80067f2 <UART_SetConfig+0x2e6>
 80067cc:	efff69f3 	.word	0xefff69f3
 80067d0:	40008000 	.word	0x40008000
 80067d4:	40013800 	.word	0x40013800
 80067d8:	40021000 	.word	0x40021000
 80067dc:	40004400 	.word	0x40004400
 80067e0:	40004800 	.word	0x40004800
 80067e4:	40004c00 	.word	0x40004c00
 80067e8:	40005000 	.word	0x40005000
 80067ec:	2310      	movs	r3, #16
 80067ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a9f      	ldr	r2, [pc, #636]	@ (8006a74 <UART_SetConfig+0x568>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d17a      	bne.n	80068f2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80067fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006800:	2b08      	cmp	r3, #8
 8006802:	d824      	bhi.n	800684e <UART_SetConfig+0x342>
 8006804:	a201      	add	r2, pc, #4	@ (adr r2, 800680c <UART_SetConfig+0x300>)
 8006806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800680a:	bf00      	nop
 800680c:	08006831 	.word	0x08006831
 8006810:	0800684f 	.word	0x0800684f
 8006814:	08006839 	.word	0x08006839
 8006818:	0800684f 	.word	0x0800684f
 800681c:	0800683f 	.word	0x0800683f
 8006820:	0800684f 	.word	0x0800684f
 8006824:	0800684f 	.word	0x0800684f
 8006828:	0800684f 	.word	0x0800684f
 800682c:	08006847 	.word	0x08006847
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006830:	f7fe f9b0 	bl	8004b94 <HAL_RCC_GetPCLK1Freq>
 8006834:	61f8      	str	r0, [r7, #28]
        break;
 8006836:	e010      	b.n	800685a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006838:	4b8f      	ldr	r3, [pc, #572]	@ (8006a78 <UART_SetConfig+0x56c>)
 800683a:	61fb      	str	r3, [r7, #28]
        break;
 800683c:	e00d      	b.n	800685a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800683e:	f7fe f911 	bl	8004a64 <HAL_RCC_GetSysClockFreq>
 8006842:	61f8      	str	r0, [r7, #28]
        break;
 8006844:	e009      	b.n	800685a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006846:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800684a:	61fb      	str	r3, [r7, #28]
        break;
 800684c:	e005      	b.n	800685a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800684e:	2300      	movs	r3, #0
 8006850:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006858:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	2b00      	cmp	r3, #0
 800685e:	f000 80fb 	beq.w	8006a58 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	685a      	ldr	r2, [r3, #4]
 8006866:	4613      	mov	r3, r2
 8006868:	005b      	lsls	r3, r3, #1
 800686a:	4413      	add	r3, r2
 800686c:	69fa      	ldr	r2, [r7, #28]
 800686e:	429a      	cmp	r2, r3
 8006870:	d305      	bcc.n	800687e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006878:	69fa      	ldr	r2, [r7, #28]
 800687a:	429a      	cmp	r2, r3
 800687c:	d903      	bls.n	8006886 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006884:	e0e8      	b.n	8006a58 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	2200      	movs	r2, #0
 800688a:	461c      	mov	r4, r3
 800688c:	4615      	mov	r5, r2
 800688e:	f04f 0200 	mov.w	r2, #0
 8006892:	f04f 0300 	mov.w	r3, #0
 8006896:	022b      	lsls	r3, r5, #8
 8006898:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800689c:	0222      	lsls	r2, r4, #8
 800689e:	68f9      	ldr	r1, [r7, #12]
 80068a0:	6849      	ldr	r1, [r1, #4]
 80068a2:	0849      	lsrs	r1, r1, #1
 80068a4:	2000      	movs	r0, #0
 80068a6:	4688      	mov	r8, r1
 80068a8:	4681      	mov	r9, r0
 80068aa:	eb12 0a08 	adds.w	sl, r2, r8
 80068ae:	eb43 0b09 	adc.w	fp, r3, r9
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	603b      	str	r3, [r7, #0]
 80068ba:	607a      	str	r2, [r7, #4]
 80068bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068c0:	4650      	mov	r0, sl
 80068c2:	4659      	mov	r1, fp
 80068c4:	f7f9 fcdc 	bl	8000280 <__aeabi_uldivmod>
 80068c8:	4602      	mov	r2, r0
 80068ca:	460b      	mov	r3, r1
 80068cc:	4613      	mov	r3, r2
 80068ce:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068d6:	d308      	bcc.n	80068ea <UART_SetConfig+0x3de>
 80068d8:	69bb      	ldr	r3, [r7, #24]
 80068da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068de:	d204      	bcs.n	80068ea <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	69ba      	ldr	r2, [r7, #24]
 80068e6:	60da      	str	r2, [r3, #12]
 80068e8:	e0b6      	b.n	8006a58 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80068f0:	e0b2      	b.n	8006a58 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	69db      	ldr	r3, [r3, #28]
 80068f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068fa:	d15e      	bne.n	80069ba <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80068fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006900:	2b08      	cmp	r3, #8
 8006902:	d828      	bhi.n	8006956 <UART_SetConfig+0x44a>
 8006904:	a201      	add	r2, pc, #4	@ (adr r2, 800690c <UART_SetConfig+0x400>)
 8006906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800690a:	bf00      	nop
 800690c:	08006931 	.word	0x08006931
 8006910:	08006939 	.word	0x08006939
 8006914:	08006941 	.word	0x08006941
 8006918:	08006957 	.word	0x08006957
 800691c:	08006947 	.word	0x08006947
 8006920:	08006957 	.word	0x08006957
 8006924:	08006957 	.word	0x08006957
 8006928:	08006957 	.word	0x08006957
 800692c:	0800694f 	.word	0x0800694f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006930:	f7fe f930 	bl	8004b94 <HAL_RCC_GetPCLK1Freq>
 8006934:	61f8      	str	r0, [r7, #28]
        break;
 8006936:	e014      	b.n	8006962 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006938:	f7fe f942 	bl	8004bc0 <HAL_RCC_GetPCLK2Freq>
 800693c:	61f8      	str	r0, [r7, #28]
        break;
 800693e:	e010      	b.n	8006962 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006940:	4b4d      	ldr	r3, [pc, #308]	@ (8006a78 <UART_SetConfig+0x56c>)
 8006942:	61fb      	str	r3, [r7, #28]
        break;
 8006944:	e00d      	b.n	8006962 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006946:	f7fe f88d 	bl	8004a64 <HAL_RCC_GetSysClockFreq>
 800694a:	61f8      	str	r0, [r7, #28]
        break;
 800694c:	e009      	b.n	8006962 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800694e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006952:	61fb      	str	r3, [r7, #28]
        break;
 8006954:	e005      	b.n	8006962 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006956:	2300      	movs	r3, #0
 8006958:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006960:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d077      	beq.n	8006a58 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006968:	69fb      	ldr	r3, [r7, #28]
 800696a:	005a      	lsls	r2, r3, #1
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	085b      	lsrs	r3, r3, #1
 8006972:	441a      	add	r2, r3
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	fbb2 f3f3 	udiv	r3, r2, r3
 800697c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	2b0f      	cmp	r3, #15
 8006982:	d916      	bls.n	80069b2 <UART_SetConfig+0x4a6>
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800698a:	d212      	bcs.n	80069b2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	b29b      	uxth	r3, r3
 8006990:	f023 030f 	bic.w	r3, r3, #15
 8006994:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	085b      	lsrs	r3, r3, #1
 800699a:	b29b      	uxth	r3, r3
 800699c:	f003 0307 	and.w	r3, r3, #7
 80069a0:	b29a      	uxth	r2, r3
 80069a2:	8afb      	ldrh	r3, [r7, #22]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	8afa      	ldrh	r2, [r7, #22]
 80069ae:	60da      	str	r2, [r3, #12]
 80069b0:	e052      	b.n	8006a58 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80069b8:	e04e      	b.n	8006a58 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80069be:	2b08      	cmp	r3, #8
 80069c0:	d827      	bhi.n	8006a12 <UART_SetConfig+0x506>
 80069c2:	a201      	add	r2, pc, #4	@ (adr r2, 80069c8 <UART_SetConfig+0x4bc>)
 80069c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069c8:	080069ed 	.word	0x080069ed
 80069cc:	080069f5 	.word	0x080069f5
 80069d0:	080069fd 	.word	0x080069fd
 80069d4:	08006a13 	.word	0x08006a13
 80069d8:	08006a03 	.word	0x08006a03
 80069dc:	08006a13 	.word	0x08006a13
 80069e0:	08006a13 	.word	0x08006a13
 80069e4:	08006a13 	.word	0x08006a13
 80069e8:	08006a0b 	.word	0x08006a0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069ec:	f7fe f8d2 	bl	8004b94 <HAL_RCC_GetPCLK1Freq>
 80069f0:	61f8      	str	r0, [r7, #28]
        break;
 80069f2:	e014      	b.n	8006a1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069f4:	f7fe f8e4 	bl	8004bc0 <HAL_RCC_GetPCLK2Freq>
 80069f8:	61f8      	str	r0, [r7, #28]
        break;
 80069fa:	e010      	b.n	8006a1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069fc:	4b1e      	ldr	r3, [pc, #120]	@ (8006a78 <UART_SetConfig+0x56c>)
 80069fe:	61fb      	str	r3, [r7, #28]
        break;
 8006a00:	e00d      	b.n	8006a1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a02:	f7fe f82f 	bl	8004a64 <HAL_RCC_GetSysClockFreq>
 8006a06:	61f8      	str	r0, [r7, #28]
        break;
 8006a08:	e009      	b.n	8006a1e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a0e:	61fb      	str	r3, [r7, #28]
        break;
 8006a10:	e005      	b.n	8006a1e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006a12:	2300      	movs	r3, #0
 8006a14:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006a1c:	bf00      	nop
    }

    if (pclk != 0U)
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d019      	beq.n	8006a58 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	085a      	lsrs	r2, r3, #1
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	441a      	add	r2, r3
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a36:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	2b0f      	cmp	r3, #15
 8006a3c:	d909      	bls.n	8006a52 <UART_SetConfig+0x546>
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a44:	d205      	bcs.n	8006a52 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a46:	69bb      	ldr	r3, [r7, #24]
 8006a48:	b29a      	uxth	r2, r3
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	60da      	str	r2, [r3, #12]
 8006a50:	e002      	b.n	8006a58 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006a64:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3728      	adds	r7, #40	@ 0x28
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a72:	bf00      	nop
 8006a74:	40008000 	.word	0x40008000
 8006a78:	00f42400 	.word	0x00f42400

08006a7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a88:	f003 0308 	and.w	r3, r3, #8
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00a      	beq.n	8006aa6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	430a      	orrs	r2, r1
 8006aa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aaa:	f003 0301 	and.w	r3, r3, #1
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00a      	beq.n	8006ac8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006acc:	f003 0302 	and.w	r3, r3, #2
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d00a      	beq.n	8006aea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aee:	f003 0304 	and.w	r3, r3, #4
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00a      	beq.n	8006b0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	430a      	orrs	r2, r1
 8006b0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b10:	f003 0310 	and.w	r3, r3, #16
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d00a      	beq.n	8006b2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	430a      	orrs	r2, r1
 8006b2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b32:	f003 0320 	and.w	r3, r3, #32
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00a      	beq.n	8006b50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	430a      	orrs	r2, r1
 8006b4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d01a      	beq.n	8006b92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	430a      	orrs	r2, r1
 8006b70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b7a:	d10a      	bne.n	8006b92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	430a      	orrs	r2, r1
 8006b90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00a      	beq.n	8006bb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	430a      	orrs	r2, r1
 8006bb2:	605a      	str	r2, [r3, #4]
  }
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b098      	sub	sp, #96	@ 0x60
 8006bc4:	af02      	add	r7, sp, #8
 8006bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006bd0:	f7fa ff26 	bl	8001a20 <HAL_GetTick>
 8006bd4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 0308 	and.w	r3, r3, #8
 8006be0:	2b08      	cmp	r3, #8
 8006be2:	d12e      	bne.n	8006c42 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006be4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006be8:	9300      	str	r3, [sp, #0]
 8006bea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bec:	2200      	movs	r2, #0
 8006bee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 f88c 	bl	8006d10 <UART_WaitOnFlagUntilTimeout>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d021      	beq.n	8006c42 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c06:	e853 3f00 	ldrex	r3, [r3]
 8006c0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c12:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	461a      	mov	r2, r3
 8006c1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c1e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c24:	e841 2300 	strex	r3, r2, [r1]
 8006c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d1e6      	bne.n	8006bfe <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2220      	movs	r2, #32
 8006c34:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e062      	b.n	8006d08 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0304 	and.w	r3, r3, #4
 8006c4c:	2b04      	cmp	r3, #4
 8006c4e:	d149      	bne.n	8006ce4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c50:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 f856 	bl	8006d10 <UART_WaitOnFlagUntilTimeout>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d03c      	beq.n	8006ce4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c72:	e853 3f00 	ldrex	r3, [r3]
 8006c76:	623b      	str	r3, [r7, #32]
   return(result);
 8006c78:	6a3b      	ldr	r3, [r7, #32]
 8006c7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	461a      	mov	r2, r3
 8006c86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c88:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c90:	e841 2300 	strex	r3, r2, [r1]
 8006c94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1e6      	bne.n	8006c6a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	3308      	adds	r3, #8
 8006ca2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	e853 3f00 	ldrex	r3, [r3]
 8006caa:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f023 0301 	bic.w	r3, r3, #1
 8006cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	3308      	adds	r3, #8
 8006cba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006cbc:	61fa      	str	r2, [r7, #28]
 8006cbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc0:	69b9      	ldr	r1, [r7, #24]
 8006cc2:	69fa      	ldr	r2, [r7, #28]
 8006cc4:	e841 2300 	strex	r3, r2, [r1]
 8006cc8:	617b      	str	r3, [r7, #20]
   return(result);
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d1e5      	bne.n	8006c9c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2220      	movs	r2, #32
 8006cd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ce0:	2303      	movs	r3, #3
 8006ce2:	e011      	b.n	8006d08 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2220      	movs	r2, #32
 8006ce8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2220      	movs	r2, #32
 8006cee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006d06:	2300      	movs	r3, #0
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3758      	adds	r7, #88	@ 0x58
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	603b      	str	r3, [r7, #0]
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d20:	e04f      	b.n	8006dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d28:	d04b      	beq.n	8006dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d2a:	f7fa fe79 	bl	8001a20 <HAL_GetTick>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	69ba      	ldr	r2, [r7, #24]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d302      	bcc.n	8006d40 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d3a:	69bb      	ldr	r3, [r7, #24]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d101      	bne.n	8006d44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d40:	2303      	movs	r3, #3
 8006d42:	e04e      	b.n	8006de2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 0304 	and.w	r3, r3, #4
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d037      	beq.n	8006dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	2b80      	cmp	r3, #128	@ 0x80
 8006d56:	d034      	beq.n	8006dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	2b40      	cmp	r3, #64	@ 0x40
 8006d5c:	d031      	beq.n	8006dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	69db      	ldr	r3, [r3, #28]
 8006d64:	f003 0308 	and.w	r3, r3, #8
 8006d68:	2b08      	cmp	r3, #8
 8006d6a:	d110      	bne.n	8006d8e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2208      	movs	r2, #8
 8006d72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d74:	68f8      	ldr	r0, [r7, #12]
 8006d76:	f000 f838 	bl	8006dea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2208      	movs	r2, #8
 8006d7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e029      	b.n	8006de2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	69db      	ldr	r3, [r3, #28]
 8006d94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d9c:	d111      	bne.n	8006dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006da6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006da8:	68f8      	ldr	r0, [r7, #12]
 8006daa:	f000 f81e 	bl	8006dea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2220      	movs	r2, #32
 8006db2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e00f      	b.n	8006de2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	69da      	ldr	r2, [r3, #28]
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	4013      	ands	r3, r2
 8006dcc:	68ba      	ldr	r2, [r7, #8]
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	bf0c      	ite	eq
 8006dd2:	2301      	moveq	r3, #1
 8006dd4:	2300      	movne	r3, #0
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	461a      	mov	r2, r3
 8006dda:	79fb      	ldrb	r3, [r7, #7]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d0a0      	beq.n	8006d22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006de0:	2300      	movs	r3, #0
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3710      	adds	r7, #16
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}

08006dea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006dea:	b480      	push	{r7}
 8006dec:	b095      	sub	sp, #84	@ 0x54
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dfa:	e853 3f00 	ldrex	r3, [r3]
 8006dfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e10:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e12:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e18:	e841 2300 	strex	r3, r2, [r1]
 8006e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d1e6      	bne.n	8006df2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	3308      	adds	r3, #8
 8006e2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2c:	6a3b      	ldr	r3, [r7, #32]
 8006e2e:	e853 3f00 	ldrex	r3, [r3]
 8006e32:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	f023 0301 	bic.w	r3, r3, #1
 8006e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3308      	adds	r3, #8
 8006e42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e4c:	e841 2300 	strex	r3, r2, [r1]
 8006e50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d1e5      	bne.n	8006e24 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d118      	bne.n	8006e92 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	e853 3f00 	ldrex	r3, [r3]
 8006e6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	f023 0310 	bic.w	r3, r3, #16
 8006e74:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e7e:	61bb      	str	r3, [r7, #24]
 8006e80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e82:	6979      	ldr	r1, [r7, #20]
 8006e84:	69ba      	ldr	r2, [r7, #24]
 8006e86:	e841 2300 	strex	r3, r2, [r1]
 8006e8a:	613b      	str	r3, [r7, #16]
   return(result);
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d1e6      	bne.n	8006e60 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2220      	movs	r2, #32
 8006e96:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006ea6:	bf00      	nop
 8006ea8:	3754      	adds	r7, #84	@ 0x54
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
	...

08006eb4 <__NVIC_SetPriority>:
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	4603      	mov	r3, r0
 8006ebc:	6039      	str	r1, [r7, #0]
 8006ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	db0a      	blt.n	8006ede <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	b2da      	uxtb	r2, r3
 8006ecc:	490c      	ldr	r1, [pc, #48]	@ (8006f00 <__NVIC_SetPriority+0x4c>)
 8006ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ed2:	0112      	lsls	r2, r2, #4
 8006ed4:	b2d2      	uxtb	r2, r2
 8006ed6:	440b      	add	r3, r1
 8006ed8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006edc:	e00a      	b.n	8006ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	b2da      	uxtb	r2, r3
 8006ee2:	4908      	ldr	r1, [pc, #32]	@ (8006f04 <__NVIC_SetPriority+0x50>)
 8006ee4:	79fb      	ldrb	r3, [r7, #7]
 8006ee6:	f003 030f 	and.w	r3, r3, #15
 8006eea:	3b04      	subs	r3, #4
 8006eec:	0112      	lsls	r2, r2, #4
 8006eee:	b2d2      	uxtb	r2, r2
 8006ef0:	440b      	add	r3, r1
 8006ef2:	761a      	strb	r2, [r3, #24]
}
 8006ef4:	bf00      	nop
 8006ef6:	370c      	adds	r7, #12
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr
 8006f00:	e000e100 	.word	0xe000e100
 8006f04:	e000ed00 	.word	0xe000ed00

08006f08 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	f06f 0004 	mvn.w	r0, #4
 8006f12:	f7ff ffcf 	bl	8006eb4 <__NVIC_SetPriority>
#endif
}
 8006f16:	bf00      	nop
 8006f18:	bd80      	pop	{r7, pc}
	...

08006f1c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f22:	f3ef 8305 	mrs	r3, IPSR
 8006f26:	603b      	str	r3, [r7, #0]
  return(result);
 8006f28:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d003      	beq.n	8006f36 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006f2e:	f06f 0305 	mvn.w	r3, #5
 8006f32:	607b      	str	r3, [r7, #4]
 8006f34:	e00c      	b.n	8006f50 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006f36:	4b0a      	ldr	r3, [pc, #40]	@ (8006f60 <osKernelInitialize+0x44>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d105      	bne.n	8006f4a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006f3e:	4b08      	ldr	r3, [pc, #32]	@ (8006f60 <osKernelInitialize+0x44>)
 8006f40:	2201      	movs	r2, #1
 8006f42:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006f44:	2300      	movs	r3, #0
 8006f46:	607b      	str	r3, [r7, #4]
 8006f48:	e002      	b.n	8006f50 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f4e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006f50:	687b      	ldr	r3, [r7, #4]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	370c      	adds	r7, #12
 8006f56:	46bd      	mov	sp, r7
 8006f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5c:	4770      	bx	lr
 8006f5e:	bf00      	nop
 8006f60:	20000288 	.word	0x20000288

08006f64 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f6a:	f3ef 8305 	mrs	r3, IPSR
 8006f6e:	603b      	str	r3, [r7, #0]
  return(result);
 8006f70:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006f76:	f06f 0305 	mvn.w	r3, #5
 8006f7a:	607b      	str	r3, [r7, #4]
 8006f7c:	e010      	b.n	8006fa0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8006fac <osKernelStart+0x48>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d109      	bne.n	8006f9a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006f86:	f7ff ffbf 	bl	8006f08 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006f8a:	4b08      	ldr	r3, [pc, #32]	@ (8006fac <osKernelStart+0x48>)
 8006f8c:	2202      	movs	r2, #2
 8006f8e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006f90:	f001 fba4 	bl	80086dc <vTaskStartScheduler>
      stat = osOK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	607b      	str	r3, [r7, #4]
 8006f98:	e002      	b.n	8006fa0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f9e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006fa0:	687b      	ldr	r3, [r7, #4]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3708      	adds	r7, #8
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop
 8006fac:	20000288 	.word	0x20000288

08006fb0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b08e      	sub	sp, #56	@ 0x38
 8006fb4:	af04      	add	r7, sp, #16
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	60b9      	str	r1, [r7, #8]
 8006fba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fc0:	f3ef 8305 	mrs	r3, IPSR
 8006fc4:	617b      	str	r3, [r7, #20]
  return(result);
 8006fc6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d17e      	bne.n	80070ca <osThreadNew+0x11a>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d07b      	beq.n	80070ca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006fd2:	2380      	movs	r3, #128	@ 0x80
 8006fd4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006fd6:	2318      	movs	r3, #24
 8006fd8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006fde:	f04f 33ff 	mov.w	r3, #4294967295
 8006fe2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d045      	beq.n	8007076 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d002      	beq.n	8006ff8 <osThreadNew+0x48>
        name = attr->name;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	699b      	ldr	r3, [r3, #24]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	699b      	ldr	r3, [r3, #24]
 8007004:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007006:	69fb      	ldr	r3, [r7, #28]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d008      	beq.n	800701e <osThreadNew+0x6e>
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	2b38      	cmp	r3, #56	@ 0x38
 8007010:	d805      	bhi.n	800701e <osThreadNew+0x6e>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	f003 0301 	and.w	r3, r3, #1
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <osThreadNew+0x72>
        return (NULL);
 800701e:	2300      	movs	r3, #0
 8007020:	e054      	b.n	80070cc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	695b      	ldr	r3, [r3, #20]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d003      	beq.n	8007032 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	695b      	ldr	r3, [r3, #20]
 800702e:	089b      	lsrs	r3, r3, #2
 8007030:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d00e      	beq.n	8007058 <osThreadNew+0xa8>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	2b5b      	cmp	r3, #91	@ 0x5b
 8007040:	d90a      	bls.n	8007058 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007046:	2b00      	cmp	r3, #0
 8007048:	d006      	beq.n	8007058 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	695b      	ldr	r3, [r3, #20]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d002      	beq.n	8007058 <osThreadNew+0xa8>
        mem = 1;
 8007052:	2301      	movs	r3, #1
 8007054:	61bb      	str	r3, [r7, #24]
 8007056:	e010      	b.n	800707a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d10c      	bne.n	800707a <osThreadNew+0xca>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d108      	bne.n	800707a <osThreadNew+0xca>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	691b      	ldr	r3, [r3, #16]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d104      	bne.n	800707a <osThreadNew+0xca>
          mem = 0;
 8007070:	2300      	movs	r3, #0
 8007072:	61bb      	str	r3, [r7, #24]
 8007074:	e001      	b.n	800707a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007076:	2300      	movs	r3, #0
 8007078:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d110      	bne.n	80070a2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007088:	9202      	str	r2, [sp, #8]
 800708a:	9301      	str	r3, [sp, #4]
 800708c:	69fb      	ldr	r3, [r7, #28]
 800708e:	9300      	str	r3, [sp, #0]
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	6a3a      	ldr	r2, [r7, #32]
 8007094:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007096:	68f8      	ldr	r0, [r7, #12]
 8007098:	f001 f944 	bl	8008324 <xTaskCreateStatic>
 800709c:	4603      	mov	r3, r0
 800709e:	613b      	str	r3, [r7, #16]
 80070a0:	e013      	b.n	80070ca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d110      	bne.n	80070ca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80070a8:	6a3b      	ldr	r3, [r7, #32]
 80070aa:	b29a      	uxth	r2, r3
 80070ac:	f107 0310 	add.w	r3, r7, #16
 80070b0:	9301      	str	r3, [sp, #4]
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	9300      	str	r3, [sp, #0]
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f001 f992 	bl	80083e4 <xTaskCreate>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d001      	beq.n	80070ca <osThreadNew+0x11a>
            hTask = NULL;
 80070c6:	2300      	movs	r3, #0
 80070c8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80070ca:	693b      	ldr	r3, [r7, #16]
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3728      	adds	r7, #40	@ 0x28
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b084      	sub	sp, #16
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070dc:	f3ef 8305 	mrs	r3, IPSR
 80070e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80070e2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d003      	beq.n	80070f0 <osDelay+0x1c>
    stat = osErrorISR;
 80070e8:	f06f 0305 	mvn.w	r3, #5
 80070ec:	60fb      	str	r3, [r7, #12]
 80070ee:	e007      	b.n	8007100 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80070f0:	2300      	movs	r3, #0
 80070f2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d002      	beq.n	8007100 <osDelay+0x2c>
      vTaskDelay(ticks);
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f001 fab8 	bl	8008670 <vTaskDelay>
    }
  }

  return (stat);
 8007100:	68fb      	ldr	r3, [r7, #12]
}
 8007102:	4618      	mov	r0, r3
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800710a:	b580      	push	{r7, lr}
 800710c:	b088      	sub	sp, #32
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8007112:	2300      	movs	r3, #0
 8007114:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007116:	f3ef 8305 	mrs	r3, IPSR
 800711a:	60bb      	str	r3, [r7, #8]
  return(result);
 800711c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800711e:	2b00      	cmp	r3, #0
 8007120:	d174      	bne.n	800720c <osMutexNew+0x102>
    if (attr != NULL) {
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d003      	beq.n	8007130 <osMutexNew+0x26>
      type = attr->attr_bits;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	61bb      	str	r3, [r7, #24]
 800712e:	e001      	b.n	8007134 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8007130:	2300      	movs	r3, #0
 8007132:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	f003 0301 	and.w	r3, r3, #1
 800713a:	2b00      	cmp	r3, #0
 800713c:	d002      	beq.n	8007144 <osMutexNew+0x3a>
      rmtx = 1U;
 800713e:	2301      	movs	r3, #1
 8007140:	617b      	str	r3, [r7, #20]
 8007142:	e001      	b.n	8007148 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8007144:	2300      	movs	r3, #0
 8007146:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	f003 0308 	and.w	r3, r3, #8
 800714e:	2b00      	cmp	r3, #0
 8007150:	d15c      	bne.n	800720c <osMutexNew+0x102>
      mem = -1;
 8007152:	f04f 33ff 	mov.w	r3, #4294967295
 8007156:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d015      	beq.n	800718a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d006      	beq.n	8007174 <osMutexNew+0x6a>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	68db      	ldr	r3, [r3, #12]
 800716a:	2b4f      	cmp	r3, #79	@ 0x4f
 800716c:	d902      	bls.n	8007174 <osMutexNew+0x6a>
          mem = 1;
 800716e:	2301      	movs	r3, #1
 8007170:	613b      	str	r3, [r7, #16]
 8007172:	e00c      	b.n	800718e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d108      	bne.n	800718e <osMutexNew+0x84>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d104      	bne.n	800718e <osMutexNew+0x84>
            mem = 0;
 8007184:	2300      	movs	r3, #0
 8007186:	613b      	str	r3, [r7, #16]
 8007188:	e001      	b.n	800718e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800718a:	2300      	movs	r3, #0
 800718c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	2b01      	cmp	r3, #1
 8007192:	d112      	bne.n	80071ba <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d007      	beq.n	80071aa <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	4619      	mov	r1, r3
 80071a0:	2004      	movs	r0, #4
 80071a2:	f000 fb20 	bl	80077e6 <xQueueCreateMutexStatic>
 80071a6:	61f8      	str	r0, [r7, #28]
 80071a8:	e016      	b.n	80071d8 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	4619      	mov	r1, r3
 80071b0:	2001      	movs	r0, #1
 80071b2:	f000 fb18 	bl	80077e6 <xQueueCreateMutexStatic>
 80071b6:	61f8      	str	r0, [r7, #28]
 80071b8:	e00e      	b.n	80071d8 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d10b      	bne.n	80071d8 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d004      	beq.n	80071d0 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80071c6:	2004      	movs	r0, #4
 80071c8:	f000 faf5 	bl	80077b6 <xQueueCreateMutex>
 80071cc:	61f8      	str	r0, [r7, #28]
 80071ce:	e003      	b.n	80071d8 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80071d0:	2001      	movs	r0, #1
 80071d2:	f000 faf0 	bl	80077b6 <xQueueCreateMutex>
 80071d6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80071d8:	69fb      	ldr	r3, [r7, #28]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d00c      	beq.n	80071f8 <osMutexNew+0xee>
        if (attr != NULL) {
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d003      	beq.n	80071ec <osMutexNew+0xe2>
          name = attr->name;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	60fb      	str	r3, [r7, #12]
 80071ea:	e001      	b.n	80071f0 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80071ec:	2300      	movs	r3, #0
 80071ee:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80071f0:	68f9      	ldr	r1, [r7, #12]
 80071f2:	69f8      	ldr	r0, [r7, #28]
 80071f4:	f001 f838 	bl	8008268 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80071f8:	69fb      	ldr	r3, [r7, #28]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d006      	beq.n	800720c <osMutexNew+0x102>
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d003      	beq.n	800720c <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	f043 0301 	orr.w	r3, r3, #1
 800720a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800720c:	69fb      	ldr	r3, [r7, #28]
}
 800720e:	4618      	mov	r0, r3
 8007210:	3720      	adds	r7, #32
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8007216:	b580      	push	{r7, lr}
 8007218:	b086      	sub	sp, #24
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
 800721e:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f023 0301 	bic.w	r3, r3, #1
 8007226:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f003 0301 	and.w	r3, r3, #1
 800722e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007230:	2300      	movs	r3, #0
 8007232:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007234:	f3ef 8305 	mrs	r3, IPSR
 8007238:	60bb      	str	r3, [r7, #8]
  return(result);
 800723a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800723c:	2b00      	cmp	r3, #0
 800723e:	d003      	beq.n	8007248 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8007240:	f06f 0305 	mvn.w	r3, #5
 8007244:	617b      	str	r3, [r7, #20]
 8007246:	e02c      	b.n	80072a2 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d103      	bne.n	8007256 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800724e:	f06f 0303 	mvn.w	r3, #3
 8007252:	617b      	str	r3, [r7, #20]
 8007254:	e025      	b.n	80072a2 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d011      	beq.n	8007280 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800725c:	6839      	ldr	r1, [r7, #0]
 800725e:	6938      	ldr	r0, [r7, #16]
 8007260:	f000 fb11 	bl	8007886 <xQueueTakeMutexRecursive>
 8007264:	4603      	mov	r3, r0
 8007266:	2b01      	cmp	r3, #1
 8007268:	d01b      	beq.n	80072a2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d003      	beq.n	8007278 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8007270:	f06f 0301 	mvn.w	r3, #1
 8007274:	617b      	str	r3, [r7, #20]
 8007276:	e014      	b.n	80072a2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007278:	f06f 0302 	mvn.w	r3, #2
 800727c:	617b      	str	r3, [r7, #20]
 800727e:	e010      	b.n	80072a2 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007280:	6839      	ldr	r1, [r7, #0]
 8007282:	6938      	ldr	r0, [r7, #16]
 8007284:	f000 fdb8 	bl	8007df8 <xQueueSemaphoreTake>
 8007288:	4603      	mov	r3, r0
 800728a:	2b01      	cmp	r3, #1
 800728c:	d009      	beq.n	80072a2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d003      	beq.n	800729c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8007294:	f06f 0301 	mvn.w	r3, #1
 8007298:	617b      	str	r3, [r7, #20]
 800729a:	e002      	b.n	80072a2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800729c:	f06f 0302 	mvn.w	r3, #2
 80072a0:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80072a2:	697b      	ldr	r3, [r7, #20]
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3718      	adds	r7, #24
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b086      	sub	sp, #24
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f023 0301 	bic.w	r3, r3, #1
 80072ba:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f003 0301 	and.w	r3, r3, #1
 80072c2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80072c4:	2300      	movs	r3, #0
 80072c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072c8:	f3ef 8305 	mrs	r3, IPSR
 80072cc:	60bb      	str	r3, [r7, #8]
  return(result);
 80072ce:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d003      	beq.n	80072dc <osMutexRelease+0x30>
    stat = osErrorISR;
 80072d4:	f06f 0305 	mvn.w	r3, #5
 80072d8:	617b      	str	r3, [r7, #20]
 80072da:	e01f      	b.n	800731c <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d103      	bne.n	80072ea <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80072e2:	f06f 0303 	mvn.w	r3, #3
 80072e6:	617b      	str	r3, [r7, #20]
 80072e8:	e018      	b.n	800731c <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d009      	beq.n	8007304 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80072f0:	6938      	ldr	r0, [r7, #16]
 80072f2:	f000 fa93 	bl	800781c <xQueueGiveMutexRecursive>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d00f      	beq.n	800731c <osMutexRelease+0x70>
        stat = osErrorResource;
 80072fc:	f06f 0302 	mvn.w	r3, #2
 8007300:	617b      	str	r3, [r7, #20]
 8007302:	e00b      	b.n	800731c <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8007304:	2300      	movs	r3, #0
 8007306:	2200      	movs	r2, #0
 8007308:	2100      	movs	r1, #0
 800730a:	6938      	ldr	r0, [r7, #16]
 800730c:	f000 faf2 	bl	80078f4 <xQueueGenericSend>
 8007310:	4603      	mov	r3, r0
 8007312:	2b01      	cmp	r3, #1
 8007314:	d002      	beq.n	800731c <osMutexRelease+0x70>
        stat = osErrorResource;
 8007316:	f06f 0302 	mvn.w	r3, #2
 800731a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800731c:	697b      	ldr	r3, [r7, #20]
}
 800731e:	4618      	mov	r0, r3
 8007320:	3718      	adds	r7, #24
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
	...

08007328 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007328:	b480      	push	{r7}
 800732a:	b085      	sub	sp, #20
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	4a07      	ldr	r2, [pc, #28]	@ (8007354 <vApplicationGetIdleTaskMemory+0x2c>)
 8007338:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	4a06      	ldr	r2, [pc, #24]	@ (8007358 <vApplicationGetIdleTaskMemory+0x30>)
 800733e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2280      	movs	r2, #128	@ 0x80
 8007344:	601a      	str	r2, [r3, #0]
}
 8007346:	bf00      	nop
 8007348:	3714      	adds	r7, #20
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	2000028c 	.word	0x2000028c
 8007358:	200002e8 	.word	0x200002e8

0800735c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	4a07      	ldr	r2, [pc, #28]	@ (8007388 <vApplicationGetTimerTaskMemory+0x2c>)
 800736c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	4a06      	ldr	r2, [pc, #24]	@ (800738c <vApplicationGetTimerTaskMemory+0x30>)
 8007372:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800737a:	601a      	str	r2, [r3, #0]
}
 800737c:	bf00      	nop
 800737e:	3714      	adds	r7, #20
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr
 8007388:	200004e8 	.word	0x200004e8
 800738c:	20000544 	.word	0x20000544

08007390 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f103 0208 	add.w	r2, r3, #8
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f04f 32ff 	mov.w	r2, #4294967295
 80073a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f103 0208 	add.w	r2, r3, #8
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f103 0208 	add.w	r2, r3, #8
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80073de:	bf00      	nop
 80073e0:	370c      	adds	r7, #12
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr

080073ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80073ea:	b480      	push	{r7}
 80073ec:	b085      	sub	sp, #20
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
 80073f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	68fa      	ldr	r2, [r7, #12]
 80073fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	689a      	ldr	r2, [r3, #8]
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	683a      	ldr	r2, [r7, #0]
 800740e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	683a      	ldr	r2, [r7, #0]
 8007414:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	1c5a      	adds	r2, r3, #1
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	601a      	str	r2, [r3, #0]
}
 8007426:	bf00      	nop
 8007428:	3714      	adds	r7, #20
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr

08007432 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007432:	b480      	push	{r7}
 8007434:	b085      	sub	sp, #20
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
 800743a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007448:	d103      	bne.n	8007452 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	60fb      	str	r3, [r7, #12]
 8007450:	e00c      	b.n	800746c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	3308      	adds	r3, #8
 8007456:	60fb      	str	r3, [r7, #12]
 8007458:	e002      	b.n	8007460 <vListInsert+0x2e>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	60fb      	str	r3, [r7, #12]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	68ba      	ldr	r2, [r7, #8]
 8007468:	429a      	cmp	r2, r3
 800746a:	d2f6      	bcs.n	800745a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	685a      	ldr	r2, [r3, #4]
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	683a      	ldr	r2, [r7, #0]
 800747a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	683a      	ldr	r2, [r7, #0]
 8007486:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	1c5a      	adds	r2, r3, #1
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	601a      	str	r2, [r3, #0]
}
 8007498:	bf00      	nop
 800749a:	3714      	adds	r7, #20
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80074a4:	b480      	push	{r7}
 80074a6:	b085      	sub	sp, #20
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	691b      	ldr	r3, [r3, #16]
 80074b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	6892      	ldr	r2, [r2, #8]
 80074ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	6852      	ldr	r2, [r2, #4]
 80074c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	d103      	bne.n	80074d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	689a      	ldr	r2, [r3, #8]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	1e5a      	subs	r2, r3, #1
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3714      	adds	r7, #20
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d10b      	bne.n	8007524 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800750c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007510:	f383 8811 	msr	BASEPRI, r3
 8007514:	f3bf 8f6f 	isb	sy
 8007518:	f3bf 8f4f 	dsb	sy
 800751c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800751e:	bf00      	nop
 8007520:	bf00      	nop
 8007522:	e7fd      	b.n	8007520 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007524:	f002 fba8 	bl	8009c78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007530:	68f9      	ldr	r1, [r7, #12]
 8007532:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007534:	fb01 f303 	mul.w	r3, r1, r3
 8007538:	441a      	add	r2, r3
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2200      	movs	r2, #0
 8007542:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007554:	3b01      	subs	r3, #1
 8007556:	68f9      	ldr	r1, [r7, #12]
 8007558:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800755a:	fb01 f303 	mul.w	r3, r1, r3
 800755e:	441a      	add	r2, r3
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	22ff      	movs	r2, #255	@ 0xff
 8007568:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	22ff      	movs	r2, #255	@ 0xff
 8007570:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d114      	bne.n	80075a4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d01a      	beq.n	80075b8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	3310      	adds	r3, #16
 8007586:	4618      	mov	r0, r3
 8007588:	f001 fb36 	bl	8008bf8 <xTaskRemoveFromEventList>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	d012      	beq.n	80075b8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007592:	4b0d      	ldr	r3, [pc, #52]	@ (80075c8 <xQueueGenericReset+0xd0>)
 8007594:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007598:	601a      	str	r2, [r3, #0]
 800759a:	f3bf 8f4f 	dsb	sy
 800759e:	f3bf 8f6f 	isb	sy
 80075a2:	e009      	b.n	80075b8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	3310      	adds	r3, #16
 80075a8:	4618      	mov	r0, r3
 80075aa:	f7ff fef1 	bl	8007390 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	3324      	adds	r3, #36	@ 0x24
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7ff feec 	bl	8007390 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80075b8:	f002 fb90 	bl	8009cdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80075bc:	2301      	movs	r3, #1
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3710      	adds	r7, #16
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	e000ed04 	.word	0xe000ed04

080075cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b08e      	sub	sp, #56	@ 0x38
 80075d0:	af02      	add	r7, sp, #8
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	607a      	str	r2, [r7, #4]
 80075d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10b      	bne.n	80075f8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80075e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e4:	f383 8811 	msr	BASEPRI, r3
 80075e8:	f3bf 8f6f 	isb	sy
 80075ec:	f3bf 8f4f 	dsb	sy
 80075f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80075f2:	bf00      	nop
 80075f4:	bf00      	nop
 80075f6:	e7fd      	b.n	80075f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10b      	bne.n	8007616 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80075fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007602:	f383 8811 	msr	BASEPRI, r3
 8007606:	f3bf 8f6f 	isb	sy
 800760a:	f3bf 8f4f 	dsb	sy
 800760e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007610:	bf00      	nop
 8007612:	bf00      	nop
 8007614:	e7fd      	b.n	8007612 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d002      	beq.n	8007622 <xQueueGenericCreateStatic+0x56>
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d001      	beq.n	8007626 <xQueueGenericCreateStatic+0x5a>
 8007622:	2301      	movs	r3, #1
 8007624:	e000      	b.n	8007628 <xQueueGenericCreateStatic+0x5c>
 8007626:	2300      	movs	r3, #0
 8007628:	2b00      	cmp	r3, #0
 800762a:	d10b      	bne.n	8007644 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800762c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007630:	f383 8811 	msr	BASEPRI, r3
 8007634:	f3bf 8f6f 	isb	sy
 8007638:	f3bf 8f4f 	dsb	sy
 800763c:	623b      	str	r3, [r7, #32]
}
 800763e:	bf00      	nop
 8007640:	bf00      	nop
 8007642:	e7fd      	b.n	8007640 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d102      	bne.n	8007650 <xQueueGenericCreateStatic+0x84>
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d101      	bne.n	8007654 <xQueueGenericCreateStatic+0x88>
 8007650:	2301      	movs	r3, #1
 8007652:	e000      	b.n	8007656 <xQueueGenericCreateStatic+0x8a>
 8007654:	2300      	movs	r3, #0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d10b      	bne.n	8007672 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800765a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765e:	f383 8811 	msr	BASEPRI, r3
 8007662:	f3bf 8f6f 	isb	sy
 8007666:	f3bf 8f4f 	dsb	sy
 800766a:	61fb      	str	r3, [r7, #28]
}
 800766c:	bf00      	nop
 800766e:	bf00      	nop
 8007670:	e7fd      	b.n	800766e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007672:	2350      	movs	r3, #80	@ 0x50
 8007674:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	2b50      	cmp	r3, #80	@ 0x50
 800767a:	d00b      	beq.n	8007694 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800767c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007680:	f383 8811 	msr	BASEPRI, r3
 8007684:	f3bf 8f6f 	isb	sy
 8007688:	f3bf 8f4f 	dsb	sy
 800768c:	61bb      	str	r3, [r7, #24]
}
 800768e:	bf00      	nop
 8007690:	bf00      	nop
 8007692:	e7fd      	b.n	8007690 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007694:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800769a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00d      	beq.n	80076bc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80076a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076a2:	2201      	movs	r2, #1
 80076a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80076a8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80076ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ae:	9300      	str	r3, [sp, #0]
 80076b0:	4613      	mov	r3, r2
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	68b9      	ldr	r1, [r7, #8]
 80076b6:	68f8      	ldr	r0, [r7, #12]
 80076b8:	f000 f840 	bl	800773c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80076bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80076be:	4618      	mov	r0, r3
 80076c0:	3730      	adds	r7, #48	@ 0x30
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80076c6:	b580      	push	{r7, lr}
 80076c8:	b08a      	sub	sp, #40	@ 0x28
 80076ca:	af02      	add	r7, sp, #8
 80076cc:	60f8      	str	r0, [r7, #12]
 80076ce:	60b9      	str	r1, [r7, #8]
 80076d0:	4613      	mov	r3, r2
 80076d2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d10b      	bne.n	80076f2 <xQueueGenericCreate+0x2c>
	__asm volatile
 80076da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076de:	f383 8811 	msr	BASEPRI, r3
 80076e2:	f3bf 8f6f 	isb	sy
 80076e6:	f3bf 8f4f 	dsb	sy
 80076ea:	613b      	str	r3, [r7, #16]
}
 80076ec:	bf00      	nop
 80076ee:	bf00      	nop
 80076f0:	e7fd      	b.n	80076ee <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	68ba      	ldr	r2, [r7, #8]
 80076f6:	fb02 f303 	mul.w	r3, r2, r3
 80076fa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	3350      	adds	r3, #80	@ 0x50
 8007700:	4618      	mov	r0, r3
 8007702:	f002 fbdb 	bl	8009ebc <pvPortMalloc>
 8007706:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d011      	beq.n	8007732 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	3350      	adds	r3, #80	@ 0x50
 8007716:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	2200      	movs	r2, #0
 800771c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007720:	79fa      	ldrb	r2, [r7, #7]
 8007722:	69bb      	ldr	r3, [r7, #24]
 8007724:	9300      	str	r3, [sp, #0]
 8007726:	4613      	mov	r3, r2
 8007728:	697a      	ldr	r2, [r7, #20]
 800772a:	68b9      	ldr	r1, [r7, #8]
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	f000 f805 	bl	800773c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007732:	69bb      	ldr	r3, [r7, #24]
	}
 8007734:	4618      	mov	r0, r3
 8007736:	3720      	adds	r7, #32
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	60f8      	str	r0, [r7, #12]
 8007744:	60b9      	str	r1, [r7, #8]
 8007746:	607a      	str	r2, [r7, #4]
 8007748:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d103      	bne.n	8007758 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007750:	69bb      	ldr	r3, [r7, #24]
 8007752:	69ba      	ldr	r2, [r7, #24]
 8007754:	601a      	str	r2, [r3, #0]
 8007756:	e002      	b.n	800775e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007758:	69bb      	ldr	r3, [r7, #24]
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800775e:	69bb      	ldr	r3, [r7, #24]
 8007760:	68fa      	ldr	r2, [r7, #12]
 8007762:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	68ba      	ldr	r2, [r7, #8]
 8007768:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800776a:	2101      	movs	r1, #1
 800776c:	69b8      	ldr	r0, [r7, #24]
 800776e:	f7ff fec3 	bl	80074f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007772:	69bb      	ldr	r3, [r7, #24]
 8007774:	78fa      	ldrb	r2, [r7, #3]
 8007776:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800777a:	bf00      	nop
 800777c:	3710      	adds	r7, #16
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}

08007782 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007782:	b580      	push	{r7, lr}
 8007784:	b082      	sub	sp, #8
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00e      	beq.n	80077ae <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80077a2:	2300      	movs	r3, #0
 80077a4:	2200      	movs	r2, #0
 80077a6:	2100      	movs	r1, #0
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f000 f8a3 	bl	80078f4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80077ae:	bf00      	nop
 80077b0:	3708      	adds	r7, #8
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80077b6:	b580      	push	{r7, lr}
 80077b8:	b086      	sub	sp, #24
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	4603      	mov	r3, r0
 80077be:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80077c0:	2301      	movs	r3, #1
 80077c2:	617b      	str	r3, [r7, #20]
 80077c4:	2300      	movs	r3, #0
 80077c6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80077c8:	79fb      	ldrb	r3, [r7, #7]
 80077ca:	461a      	mov	r2, r3
 80077cc:	6939      	ldr	r1, [r7, #16]
 80077ce:	6978      	ldr	r0, [r7, #20]
 80077d0:	f7ff ff79 	bl	80076c6 <xQueueGenericCreate>
 80077d4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f7ff ffd3 	bl	8007782 <prvInitialiseMutex>

		return xNewQueue;
 80077dc:	68fb      	ldr	r3, [r7, #12]
	}
 80077de:	4618      	mov	r0, r3
 80077e0:	3718      	adds	r7, #24
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}

080077e6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80077e6:	b580      	push	{r7, lr}
 80077e8:	b088      	sub	sp, #32
 80077ea:	af02      	add	r7, sp, #8
 80077ec:	4603      	mov	r3, r0
 80077ee:	6039      	str	r1, [r7, #0]
 80077f0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80077f2:	2301      	movs	r3, #1
 80077f4:	617b      	str	r3, [r7, #20]
 80077f6:	2300      	movs	r3, #0
 80077f8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80077fa:	79fb      	ldrb	r3, [r7, #7]
 80077fc:	9300      	str	r3, [sp, #0]
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	2200      	movs	r2, #0
 8007802:	6939      	ldr	r1, [r7, #16]
 8007804:	6978      	ldr	r0, [r7, #20]
 8007806:	f7ff fee1 	bl	80075cc <xQueueGenericCreateStatic>
 800780a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800780c:	68f8      	ldr	r0, [r7, #12]
 800780e:	f7ff ffb8 	bl	8007782 <prvInitialiseMutex>

		return xNewQueue;
 8007812:	68fb      	ldr	r3, [r7, #12]
	}
 8007814:	4618      	mov	r0, r3
 8007816:	3718      	adds	r7, #24
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800781c:	b590      	push	{r4, r7, lr}
 800781e:	b087      	sub	sp, #28
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d10b      	bne.n	8007846 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800782e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007832:	f383 8811 	msr	BASEPRI, r3
 8007836:	f3bf 8f6f 	isb	sy
 800783a:	f3bf 8f4f 	dsb	sy
 800783e:	60fb      	str	r3, [r7, #12]
}
 8007840:	bf00      	nop
 8007842:	bf00      	nop
 8007844:	e7fd      	b.n	8007842 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	689c      	ldr	r4, [r3, #8]
 800784a:	f001 fb95 	bl	8008f78 <xTaskGetCurrentTaskHandle>
 800784e:	4603      	mov	r3, r0
 8007850:	429c      	cmp	r4, r3
 8007852:	d111      	bne.n	8007878 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	1e5a      	subs	r2, r3, #1
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	68db      	ldr	r3, [r3, #12]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d105      	bne.n	8007872 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007866:	2300      	movs	r3, #0
 8007868:	2200      	movs	r2, #0
 800786a:	2100      	movs	r1, #0
 800786c:	6938      	ldr	r0, [r7, #16]
 800786e:	f000 f841 	bl	80078f4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8007872:	2301      	movs	r3, #1
 8007874:	617b      	str	r3, [r7, #20]
 8007876:	e001      	b.n	800787c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8007878:	2300      	movs	r3, #0
 800787a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800787c:	697b      	ldr	r3, [r7, #20]
	}
 800787e:	4618      	mov	r0, r3
 8007880:	371c      	adds	r7, #28
 8007882:	46bd      	mov	sp, r7
 8007884:	bd90      	pop	{r4, r7, pc}

08007886 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8007886:	b590      	push	{r4, r7, lr}
 8007888:	b087      	sub	sp, #28
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
 800788e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d10b      	bne.n	80078b2 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800789a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789e:	f383 8811 	msr	BASEPRI, r3
 80078a2:	f3bf 8f6f 	isb	sy
 80078a6:	f3bf 8f4f 	dsb	sy
 80078aa:	60fb      	str	r3, [r7, #12]
}
 80078ac:	bf00      	nop
 80078ae:	bf00      	nop
 80078b0:	e7fd      	b.n	80078ae <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	689c      	ldr	r4, [r3, #8]
 80078b6:	f001 fb5f 	bl	8008f78 <xTaskGetCurrentTaskHandle>
 80078ba:	4603      	mov	r3, r0
 80078bc:	429c      	cmp	r4, r3
 80078be:	d107      	bne.n	80078d0 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	1c5a      	adds	r2, r3, #1
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80078ca:	2301      	movs	r3, #1
 80078cc:	617b      	str	r3, [r7, #20]
 80078ce:	e00c      	b.n	80078ea <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80078d0:	6839      	ldr	r1, [r7, #0]
 80078d2:	6938      	ldr	r0, [r7, #16]
 80078d4:	f000 fa90 	bl	8007df8 <xQueueSemaphoreTake>
 80078d8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d004      	beq.n	80078ea <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	68db      	ldr	r3, [r3, #12]
 80078e4:	1c5a      	adds	r2, r3, #1
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80078ea:	697b      	ldr	r3, [r7, #20]
	}
 80078ec:	4618      	mov	r0, r3
 80078ee:	371c      	adds	r7, #28
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd90      	pop	{r4, r7, pc}

080078f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b08e      	sub	sp, #56	@ 0x38
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	60f8      	str	r0, [r7, #12]
 80078fc:	60b9      	str	r1, [r7, #8]
 80078fe:	607a      	str	r2, [r7, #4]
 8007900:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007902:	2300      	movs	r3, #0
 8007904:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800790a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790c:	2b00      	cmp	r3, #0
 800790e:	d10b      	bne.n	8007928 <xQueueGenericSend+0x34>
	__asm volatile
 8007910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007914:	f383 8811 	msr	BASEPRI, r3
 8007918:	f3bf 8f6f 	isb	sy
 800791c:	f3bf 8f4f 	dsb	sy
 8007920:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007922:	bf00      	nop
 8007924:	bf00      	nop
 8007926:	e7fd      	b.n	8007924 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d103      	bne.n	8007936 <xQueueGenericSend+0x42>
 800792e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007932:	2b00      	cmp	r3, #0
 8007934:	d101      	bne.n	800793a <xQueueGenericSend+0x46>
 8007936:	2301      	movs	r3, #1
 8007938:	e000      	b.n	800793c <xQueueGenericSend+0x48>
 800793a:	2300      	movs	r3, #0
 800793c:	2b00      	cmp	r3, #0
 800793e:	d10b      	bne.n	8007958 <xQueueGenericSend+0x64>
	__asm volatile
 8007940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007944:	f383 8811 	msr	BASEPRI, r3
 8007948:	f3bf 8f6f 	isb	sy
 800794c:	f3bf 8f4f 	dsb	sy
 8007950:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007952:	bf00      	nop
 8007954:	bf00      	nop
 8007956:	e7fd      	b.n	8007954 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	2b02      	cmp	r3, #2
 800795c:	d103      	bne.n	8007966 <xQueueGenericSend+0x72>
 800795e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007962:	2b01      	cmp	r3, #1
 8007964:	d101      	bne.n	800796a <xQueueGenericSend+0x76>
 8007966:	2301      	movs	r3, #1
 8007968:	e000      	b.n	800796c <xQueueGenericSend+0x78>
 800796a:	2300      	movs	r3, #0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d10b      	bne.n	8007988 <xQueueGenericSend+0x94>
	__asm volatile
 8007970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007974:	f383 8811 	msr	BASEPRI, r3
 8007978:	f3bf 8f6f 	isb	sy
 800797c:	f3bf 8f4f 	dsb	sy
 8007980:	623b      	str	r3, [r7, #32]
}
 8007982:	bf00      	nop
 8007984:	bf00      	nop
 8007986:	e7fd      	b.n	8007984 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007988:	f001 fb06 	bl	8008f98 <xTaskGetSchedulerState>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	d102      	bne.n	8007998 <xQueueGenericSend+0xa4>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d101      	bne.n	800799c <xQueueGenericSend+0xa8>
 8007998:	2301      	movs	r3, #1
 800799a:	e000      	b.n	800799e <xQueueGenericSend+0xaa>
 800799c:	2300      	movs	r3, #0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10b      	bne.n	80079ba <xQueueGenericSend+0xc6>
	__asm volatile
 80079a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a6:	f383 8811 	msr	BASEPRI, r3
 80079aa:	f3bf 8f6f 	isb	sy
 80079ae:	f3bf 8f4f 	dsb	sy
 80079b2:	61fb      	str	r3, [r7, #28]
}
 80079b4:	bf00      	nop
 80079b6:	bf00      	nop
 80079b8:	e7fd      	b.n	80079b6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079ba:	f002 f95d 	bl	8009c78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80079be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80079c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d302      	bcc.n	80079d0 <xQueueGenericSend+0xdc>
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2b02      	cmp	r3, #2
 80079ce:	d129      	bne.n	8007a24 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80079d0:	683a      	ldr	r2, [r7, #0]
 80079d2:	68b9      	ldr	r1, [r7, #8]
 80079d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80079d6:	f000 fb37 	bl	8008048 <prvCopyDataToQueue>
 80079da:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d010      	beq.n	8007a06 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e6:	3324      	adds	r3, #36	@ 0x24
 80079e8:	4618      	mov	r0, r3
 80079ea:	f001 f905 	bl	8008bf8 <xTaskRemoveFromEventList>
 80079ee:	4603      	mov	r3, r0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d013      	beq.n	8007a1c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80079f4:	4b3f      	ldr	r3, [pc, #252]	@ (8007af4 <xQueueGenericSend+0x200>)
 80079f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079fa:	601a      	str	r2, [r3, #0]
 80079fc:	f3bf 8f4f 	dsb	sy
 8007a00:	f3bf 8f6f 	isb	sy
 8007a04:	e00a      	b.n	8007a1c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d007      	beq.n	8007a1c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007a0c:	4b39      	ldr	r3, [pc, #228]	@ (8007af4 <xQueueGenericSend+0x200>)
 8007a0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a12:	601a      	str	r2, [r3, #0]
 8007a14:	f3bf 8f4f 	dsb	sy
 8007a18:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007a1c:	f002 f95e 	bl	8009cdc <vPortExitCritical>
				return pdPASS;
 8007a20:	2301      	movs	r3, #1
 8007a22:	e063      	b.n	8007aec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d103      	bne.n	8007a32 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a2a:	f002 f957 	bl	8009cdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	e05c      	b.n	8007aec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d106      	bne.n	8007a46 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a38:	f107 0314 	add.w	r3, r7, #20
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f001 f93f 	bl	8008cc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a42:	2301      	movs	r3, #1
 8007a44:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a46:	f002 f949 	bl	8009cdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a4a:	f000 feaf 	bl	80087ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a4e:	f002 f913 	bl	8009c78 <vPortEnterCritical>
 8007a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a58:	b25b      	sxtb	r3, r3
 8007a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a5e:	d103      	bne.n	8007a68 <xQueueGenericSend+0x174>
 8007a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a6e:	b25b      	sxtb	r3, r3
 8007a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a74:	d103      	bne.n	8007a7e <xQueueGenericSend+0x18a>
 8007a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a7e:	f002 f92d 	bl	8009cdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a82:	1d3a      	adds	r2, r7, #4
 8007a84:	f107 0314 	add.w	r3, r7, #20
 8007a88:	4611      	mov	r1, r2
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f001 f92e 	bl	8008cec <xTaskCheckForTimeOut>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d124      	bne.n	8007ae0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007a96:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a98:	f000 fbce 	bl	8008238 <prvIsQueueFull>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d018      	beq.n	8007ad4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa4:	3310      	adds	r3, #16
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	4611      	mov	r1, r2
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f001 f852 	bl	8008b54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007ab0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ab2:	f000 fb59 	bl	8008168 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007ab6:	f000 fe87 	bl	80087c8 <xTaskResumeAll>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	f47f af7c 	bne.w	80079ba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8007af4 <xQueueGenericSend+0x200>)
 8007ac4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ac8:	601a      	str	r2, [r3, #0]
 8007aca:	f3bf 8f4f 	dsb	sy
 8007ace:	f3bf 8f6f 	isb	sy
 8007ad2:	e772      	b.n	80079ba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007ad4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ad6:	f000 fb47 	bl	8008168 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ada:	f000 fe75 	bl	80087c8 <xTaskResumeAll>
 8007ade:	e76c      	b.n	80079ba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007ae0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ae2:	f000 fb41 	bl	8008168 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ae6:	f000 fe6f 	bl	80087c8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007aea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3738      	adds	r7, #56	@ 0x38
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}
 8007af4:	e000ed04 	.word	0xe000ed04

08007af8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b090      	sub	sp, #64	@ 0x40
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	607a      	str	r2, [r7, #4]
 8007b04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d10b      	bne.n	8007b28 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b14:	f383 8811 	msr	BASEPRI, r3
 8007b18:	f3bf 8f6f 	isb	sy
 8007b1c:	f3bf 8f4f 	dsb	sy
 8007b20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007b22:	bf00      	nop
 8007b24:	bf00      	nop
 8007b26:	e7fd      	b.n	8007b24 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d103      	bne.n	8007b36 <xQueueGenericSendFromISR+0x3e>
 8007b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d101      	bne.n	8007b3a <xQueueGenericSendFromISR+0x42>
 8007b36:	2301      	movs	r3, #1
 8007b38:	e000      	b.n	8007b3c <xQueueGenericSendFromISR+0x44>
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d10b      	bne.n	8007b58 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b44:	f383 8811 	msr	BASEPRI, r3
 8007b48:	f3bf 8f6f 	isb	sy
 8007b4c:	f3bf 8f4f 	dsb	sy
 8007b50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007b52:	bf00      	nop
 8007b54:	bf00      	nop
 8007b56:	e7fd      	b.n	8007b54 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	2b02      	cmp	r3, #2
 8007b5c:	d103      	bne.n	8007b66 <xQueueGenericSendFromISR+0x6e>
 8007b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d101      	bne.n	8007b6a <xQueueGenericSendFromISR+0x72>
 8007b66:	2301      	movs	r3, #1
 8007b68:	e000      	b.n	8007b6c <xQueueGenericSendFromISR+0x74>
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d10b      	bne.n	8007b88 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b74:	f383 8811 	msr	BASEPRI, r3
 8007b78:	f3bf 8f6f 	isb	sy
 8007b7c:	f3bf 8f4f 	dsb	sy
 8007b80:	623b      	str	r3, [r7, #32]
}
 8007b82:	bf00      	nop
 8007b84:	bf00      	nop
 8007b86:	e7fd      	b.n	8007b84 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b88:	f002 f956 	bl	8009e38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007b8c:	f3ef 8211 	mrs	r2, BASEPRI
 8007b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b94:	f383 8811 	msr	BASEPRI, r3
 8007b98:	f3bf 8f6f 	isb	sy
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	61fa      	str	r2, [r7, #28]
 8007ba2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007ba4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007ba6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007baa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d302      	bcc.n	8007bba <xQueueGenericSendFromISR+0xc2>
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d12f      	bne.n	8007c1a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bbc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007bc0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007bca:	683a      	ldr	r2, [r7, #0]
 8007bcc:	68b9      	ldr	r1, [r7, #8]
 8007bce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007bd0:	f000 fa3a 	bl	8008048 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007bd4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bdc:	d112      	bne.n	8007c04 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d016      	beq.n	8007c14 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be8:	3324      	adds	r3, #36	@ 0x24
 8007bea:	4618      	mov	r0, r3
 8007bec:	f001 f804 	bl	8008bf8 <xTaskRemoveFromEventList>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d00e      	beq.n	8007c14 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00b      	beq.n	8007c14 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	601a      	str	r2, [r3, #0]
 8007c02:	e007      	b.n	8007c14 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c04:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007c08:	3301      	adds	r3, #1
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	b25a      	sxtb	r2, r3
 8007c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007c14:	2301      	movs	r3, #1
 8007c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007c18:	e001      	b.n	8007c1e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c20:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007c28:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3740      	adds	r7, #64	@ 0x40
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b08c      	sub	sp, #48	@ 0x30
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007c40:	2300      	movs	r3, #0
 8007c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d10b      	bne.n	8007c66 <xQueueReceive+0x32>
	__asm volatile
 8007c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c52:	f383 8811 	msr	BASEPRI, r3
 8007c56:	f3bf 8f6f 	isb	sy
 8007c5a:	f3bf 8f4f 	dsb	sy
 8007c5e:	623b      	str	r3, [r7, #32]
}
 8007c60:	bf00      	nop
 8007c62:	bf00      	nop
 8007c64:	e7fd      	b.n	8007c62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d103      	bne.n	8007c74 <xQueueReceive+0x40>
 8007c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d101      	bne.n	8007c78 <xQueueReceive+0x44>
 8007c74:	2301      	movs	r3, #1
 8007c76:	e000      	b.n	8007c7a <xQueueReceive+0x46>
 8007c78:	2300      	movs	r3, #0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d10b      	bne.n	8007c96 <xQueueReceive+0x62>
	__asm volatile
 8007c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c82:	f383 8811 	msr	BASEPRI, r3
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	61fb      	str	r3, [r7, #28]
}
 8007c90:	bf00      	nop
 8007c92:	bf00      	nop
 8007c94:	e7fd      	b.n	8007c92 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c96:	f001 f97f 	bl	8008f98 <xTaskGetSchedulerState>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d102      	bne.n	8007ca6 <xQueueReceive+0x72>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d101      	bne.n	8007caa <xQueueReceive+0x76>
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e000      	b.n	8007cac <xQueueReceive+0x78>
 8007caa:	2300      	movs	r3, #0
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d10b      	bne.n	8007cc8 <xQueueReceive+0x94>
	__asm volatile
 8007cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb4:	f383 8811 	msr	BASEPRI, r3
 8007cb8:	f3bf 8f6f 	isb	sy
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	61bb      	str	r3, [r7, #24]
}
 8007cc2:	bf00      	nop
 8007cc4:	bf00      	nop
 8007cc6:	e7fd      	b.n	8007cc4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007cc8:	f001 ffd6 	bl	8009c78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d01f      	beq.n	8007d18 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007cd8:	68b9      	ldr	r1, [r7, #8]
 8007cda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007cdc:	f000 fa1e 	bl	800811c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce2:	1e5a      	subs	r2, r3, #1
 8007ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cea:	691b      	ldr	r3, [r3, #16]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d00f      	beq.n	8007d10 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf2:	3310      	adds	r3, #16
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f000 ff7f 	bl	8008bf8 <xTaskRemoveFromEventList>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d007      	beq.n	8007d10 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007d00:	4b3c      	ldr	r3, [pc, #240]	@ (8007df4 <xQueueReceive+0x1c0>)
 8007d02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d06:	601a      	str	r2, [r3, #0]
 8007d08:	f3bf 8f4f 	dsb	sy
 8007d0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007d10:	f001 ffe4 	bl	8009cdc <vPortExitCritical>
				return pdPASS;
 8007d14:	2301      	movs	r3, #1
 8007d16:	e069      	b.n	8007dec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d103      	bne.n	8007d26 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d1e:	f001 ffdd 	bl	8009cdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007d22:	2300      	movs	r3, #0
 8007d24:	e062      	b.n	8007dec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d106      	bne.n	8007d3a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d2c:	f107 0310 	add.w	r3, r7, #16
 8007d30:	4618      	mov	r0, r3
 8007d32:	f000 ffc5 	bl	8008cc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d36:	2301      	movs	r3, #1
 8007d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d3a:	f001 ffcf 	bl	8009cdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d3e:	f000 fd35 	bl	80087ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d42:	f001 ff99 	bl	8009c78 <vPortEnterCritical>
 8007d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d4c:	b25b      	sxtb	r3, r3
 8007d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d52:	d103      	bne.n	8007d5c <xQueueReceive+0x128>
 8007d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d62:	b25b      	sxtb	r3, r3
 8007d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d68:	d103      	bne.n	8007d72 <xQueueReceive+0x13e>
 8007d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d72:	f001 ffb3 	bl	8009cdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d76:	1d3a      	adds	r2, r7, #4
 8007d78:	f107 0310 	add.w	r3, r7, #16
 8007d7c:	4611      	mov	r1, r2
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f000 ffb4 	bl	8008cec <xTaskCheckForTimeOut>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d123      	bne.n	8007dd2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007d8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d8c:	f000 fa3e 	bl	800820c <prvIsQueueEmpty>
 8007d90:	4603      	mov	r3, r0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d017      	beq.n	8007dc6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d98:	3324      	adds	r3, #36	@ 0x24
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	4611      	mov	r1, r2
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f000 fed8 	bl	8008b54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007da4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007da6:	f000 f9df 	bl	8008168 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007daa:	f000 fd0d 	bl	80087c8 <xTaskResumeAll>
 8007dae:	4603      	mov	r3, r0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d189      	bne.n	8007cc8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007db4:	4b0f      	ldr	r3, [pc, #60]	@ (8007df4 <xQueueReceive+0x1c0>)
 8007db6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dba:	601a      	str	r2, [r3, #0]
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	f3bf 8f6f 	isb	sy
 8007dc4:	e780      	b.n	8007cc8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007dc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dc8:	f000 f9ce 	bl	8008168 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007dcc:	f000 fcfc 	bl	80087c8 <xTaskResumeAll>
 8007dd0:	e77a      	b.n	8007cc8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007dd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dd4:	f000 f9c8 	bl	8008168 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007dd8:	f000 fcf6 	bl	80087c8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ddc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dde:	f000 fa15 	bl	800820c <prvIsQueueEmpty>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	f43f af6f 	beq.w	8007cc8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007dea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3730      	adds	r7, #48	@ 0x30
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	e000ed04 	.word	0xe000ed04

08007df8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b08e      	sub	sp, #56	@ 0x38
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007e02:	2300      	movs	r3, #0
 8007e04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d10b      	bne.n	8007e2c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e18:	f383 8811 	msr	BASEPRI, r3
 8007e1c:	f3bf 8f6f 	isb	sy
 8007e20:	f3bf 8f4f 	dsb	sy
 8007e24:	623b      	str	r3, [r7, #32]
}
 8007e26:	bf00      	nop
 8007e28:	bf00      	nop
 8007e2a:	e7fd      	b.n	8007e28 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00b      	beq.n	8007e4c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e38:	f383 8811 	msr	BASEPRI, r3
 8007e3c:	f3bf 8f6f 	isb	sy
 8007e40:	f3bf 8f4f 	dsb	sy
 8007e44:	61fb      	str	r3, [r7, #28]
}
 8007e46:	bf00      	nop
 8007e48:	bf00      	nop
 8007e4a:	e7fd      	b.n	8007e48 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e4c:	f001 f8a4 	bl	8008f98 <xTaskGetSchedulerState>
 8007e50:	4603      	mov	r3, r0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d102      	bne.n	8007e5c <xQueueSemaphoreTake+0x64>
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d101      	bne.n	8007e60 <xQueueSemaphoreTake+0x68>
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	e000      	b.n	8007e62 <xQueueSemaphoreTake+0x6a>
 8007e60:	2300      	movs	r3, #0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d10b      	bne.n	8007e7e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e6a:	f383 8811 	msr	BASEPRI, r3
 8007e6e:	f3bf 8f6f 	isb	sy
 8007e72:	f3bf 8f4f 	dsb	sy
 8007e76:	61bb      	str	r3, [r7, #24]
}
 8007e78:	bf00      	nop
 8007e7a:	bf00      	nop
 8007e7c:	e7fd      	b.n	8007e7a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e7e:	f001 fefb 	bl	8009c78 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e86:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d024      	beq.n	8007ed8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e90:	1e5a      	subs	r2, r3, #1
 8007e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e94:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d104      	bne.n	8007ea8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007e9e:	f001 f9f5 	bl	800928c <pvTaskIncrementMutexHeldCount>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ea6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00f      	beq.n	8007ed0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eb2:	3310      	adds	r3, #16
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	f000 fe9f 	bl	8008bf8 <xTaskRemoveFromEventList>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d007      	beq.n	8007ed0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007ec0:	4b54      	ldr	r3, [pc, #336]	@ (8008014 <xQueueSemaphoreTake+0x21c>)
 8007ec2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ec6:	601a      	str	r2, [r3, #0]
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007ed0:	f001 ff04 	bl	8009cdc <vPortExitCritical>
				return pdPASS;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e098      	b.n	800800a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d112      	bne.n	8007f04 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d00b      	beq.n	8007efc <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ee8:	f383 8811 	msr	BASEPRI, r3
 8007eec:	f3bf 8f6f 	isb	sy
 8007ef0:	f3bf 8f4f 	dsb	sy
 8007ef4:	617b      	str	r3, [r7, #20]
}
 8007ef6:	bf00      	nop
 8007ef8:	bf00      	nop
 8007efa:	e7fd      	b.n	8007ef8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007efc:	f001 feee 	bl	8009cdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007f00:	2300      	movs	r3, #0
 8007f02:	e082      	b.n	800800a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d106      	bne.n	8007f18 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f0a:	f107 030c 	add.w	r3, r7, #12
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f000 fed6 	bl	8008cc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f14:	2301      	movs	r3, #1
 8007f16:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f18:	f001 fee0 	bl	8009cdc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f1c:	f000 fc46 	bl	80087ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f20:	f001 feaa 	bl	8009c78 <vPortEnterCritical>
 8007f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f2a:	b25b      	sxtb	r3, r3
 8007f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f30:	d103      	bne.n	8007f3a <xQueueSemaphoreTake+0x142>
 8007f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f34:	2200      	movs	r2, #0
 8007f36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f40:	b25b      	sxtb	r3, r3
 8007f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f46:	d103      	bne.n	8007f50 <xQueueSemaphoreTake+0x158>
 8007f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f50:	f001 fec4 	bl	8009cdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f54:	463a      	mov	r2, r7
 8007f56:	f107 030c 	add.w	r3, r7, #12
 8007f5a:	4611      	mov	r1, r2
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f000 fec5 	bl	8008cec <xTaskCheckForTimeOut>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d132      	bne.n	8007fce <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007f6a:	f000 f94f 	bl	800820c <prvIsQueueEmpty>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d026      	beq.n	8007fc2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d109      	bne.n	8007f90 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007f7c:	f001 fe7c 	bl	8009c78 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	4618      	mov	r0, r3
 8007f86:	f001 f825 	bl	8008fd4 <xTaskPriorityInherit>
 8007f8a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007f8c:	f001 fea6 	bl	8009cdc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f92:	3324      	adds	r3, #36	@ 0x24
 8007f94:	683a      	ldr	r2, [r7, #0]
 8007f96:	4611      	mov	r1, r2
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f000 fddb 	bl	8008b54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007fa0:	f000 f8e2 	bl	8008168 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007fa4:	f000 fc10 	bl	80087c8 <xTaskResumeAll>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f47f af67 	bne.w	8007e7e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007fb0:	4b18      	ldr	r3, [pc, #96]	@ (8008014 <xQueueSemaphoreTake+0x21c>)
 8007fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fb6:	601a      	str	r2, [r3, #0]
 8007fb8:	f3bf 8f4f 	dsb	sy
 8007fbc:	f3bf 8f6f 	isb	sy
 8007fc0:	e75d      	b.n	8007e7e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007fc2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007fc4:	f000 f8d0 	bl	8008168 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007fc8:	f000 fbfe 	bl	80087c8 <xTaskResumeAll>
 8007fcc:	e757      	b.n	8007e7e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007fce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007fd0:	f000 f8ca 	bl	8008168 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fd4:	f000 fbf8 	bl	80087c8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007fd8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007fda:	f000 f917 	bl	800820c <prvIsQueueEmpty>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f43f af4c 	beq.w	8007e7e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00d      	beq.n	8008008 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007fec:	f001 fe44 	bl	8009c78 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007ff0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007ff2:	f000 f811 	bl	8008018 <prvGetDisinheritPriorityAfterTimeout>
 8007ff6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007ffe:	4618      	mov	r0, r3
 8008000:	f001 f8c0 	bl	8009184 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008004:	f001 fe6a 	bl	8009cdc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008008:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800800a:	4618      	mov	r0, r3
 800800c:	3738      	adds	r7, #56	@ 0x38
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	e000ed04 	.word	0xe000ed04

08008018 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008018:	b480      	push	{r7}
 800801a:	b085      	sub	sp, #20
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008024:	2b00      	cmp	r3, #0
 8008026:	d006      	beq.n	8008036 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008032:	60fb      	str	r3, [r7, #12]
 8008034:	e001      	b.n	800803a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008036:	2300      	movs	r3, #0
 8008038:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800803a:	68fb      	ldr	r3, [r7, #12]
	}
 800803c:	4618      	mov	r0, r3
 800803e:	3714      	adds	r7, #20
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b086      	sub	sp, #24
 800804c:	af00      	add	r7, sp, #0
 800804e:	60f8      	str	r0, [r7, #12]
 8008050:	60b9      	str	r1, [r7, #8]
 8008052:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008054:	2300      	movs	r3, #0
 8008056:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800805c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008062:	2b00      	cmp	r3, #0
 8008064:	d10d      	bne.n	8008082 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d14d      	bne.n	800810a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	4618      	mov	r0, r3
 8008074:	f001 f816 	bl	80090a4 <xTaskPriorityDisinherit>
 8008078:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2200      	movs	r2, #0
 800807e:	609a      	str	r2, [r3, #8]
 8008080:	e043      	b.n	800810a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d119      	bne.n	80080bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6858      	ldr	r0, [r3, #4]
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008090:	461a      	mov	r2, r3
 8008092:	68b9      	ldr	r1, [r7, #8]
 8008094:	f002 f956 	bl	800a344 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	685a      	ldr	r2, [r3, #4]
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080a0:	441a      	add	r2, r3
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	685a      	ldr	r2, [r3, #4]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d32b      	bcc.n	800810a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	605a      	str	r2, [r3, #4]
 80080ba:	e026      	b.n	800810a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	68d8      	ldr	r0, [r3, #12]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c4:	461a      	mov	r2, r3
 80080c6:	68b9      	ldr	r1, [r7, #8]
 80080c8:	f002 f93c 	bl	800a344 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	68da      	ldr	r2, [r3, #12]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d4:	425b      	negs	r3, r3
 80080d6:	441a      	add	r2, r3
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	68da      	ldr	r2, [r3, #12]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d207      	bcs.n	80080f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	689a      	ldr	r2, [r3, #8]
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080f0:	425b      	negs	r3, r3
 80080f2:	441a      	add	r2, r3
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d105      	bne.n	800810a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d002      	beq.n	800810a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	3b01      	subs	r3, #1
 8008108:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	1c5a      	adds	r2, r3, #1
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008112:	697b      	ldr	r3, [r7, #20]
}
 8008114:	4618      	mov	r0, r3
 8008116:	3718      	adds	r7, #24
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b082      	sub	sp, #8
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812a:	2b00      	cmp	r3, #0
 800812c:	d018      	beq.n	8008160 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	68da      	ldr	r2, [r3, #12]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008136:	441a      	add	r2, r3
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	68da      	ldr	r2, [r3, #12]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	429a      	cmp	r2, r3
 8008146:	d303      	bcc.n	8008150 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	68d9      	ldr	r1, [r3, #12]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008158:	461a      	mov	r2, r3
 800815a:	6838      	ldr	r0, [r7, #0]
 800815c:	f002 f8f2 	bl	800a344 <memcpy>
	}
}
 8008160:	bf00      	nop
 8008162:	3708      	adds	r7, #8
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}

08008168 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b084      	sub	sp, #16
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008170:	f001 fd82 	bl	8009c78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800817a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800817c:	e011      	b.n	80081a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008182:	2b00      	cmp	r3, #0
 8008184:	d012      	beq.n	80081ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	3324      	adds	r3, #36	@ 0x24
 800818a:	4618      	mov	r0, r3
 800818c:	f000 fd34 	bl	8008bf8 <xTaskRemoveFromEventList>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d001      	beq.n	800819a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008196:	f000 fe0d 	bl	8008db4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800819a:	7bfb      	ldrb	r3, [r7, #15]
 800819c:	3b01      	subs	r3, #1
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80081a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	dce9      	bgt.n	800817e <prvUnlockQueue+0x16>
 80081aa:	e000      	b.n	80081ae <prvUnlockQueue+0x46>
					break;
 80081ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	22ff      	movs	r2, #255	@ 0xff
 80081b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80081b6:	f001 fd91 	bl	8009cdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80081ba:	f001 fd5d 	bl	8009c78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80081c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80081c6:	e011      	b.n	80081ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	691b      	ldr	r3, [r3, #16]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d012      	beq.n	80081f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	3310      	adds	r3, #16
 80081d4:	4618      	mov	r0, r3
 80081d6:	f000 fd0f 	bl	8008bf8 <xTaskRemoveFromEventList>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d001      	beq.n	80081e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80081e0:	f000 fde8 	bl	8008db4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80081e4:	7bbb      	ldrb	r3, [r7, #14]
 80081e6:	3b01      	subs	r3, #1
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80081ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	dce9      	bgt.n	80081c8 <prvUnlockQueue+0x60>
 80081f4:	e000      	b.n	80081f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80081f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	22ff      	movs	r2, #255	@ 0xff
 80081fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008200:	f001 fd6c 	bl	8009cdc <vPortExitCritical>
}
 8008204:	bf00      	nop
 8008206:	3710      	adds	r7, #16
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008214:	f001 fd30 	bl	8009c78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800821c:	2b00      	cmp	r3, #0
 800821e:	d102      	bne.n	8008226 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008220:	2301      	movs	r3, #1
 8008222:	60fb      	str	r3, [r7, #12]
 8008224:	e001      	b.n	800822a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008226:	2300      	movs	r3, #0
 8008228:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800822a:	f001 fd57 	bl	8009cdc <vPortExitCritical>

	return xReturn;
 800822e:	68fb      	ldr	r3, [r7, #12]
}
 8008230:	4618      	mov	r0, r3
 8008232:	3710      	adds	r7, #16
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008240:	f001 fd1a 	bl	8009c78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800824c:	429a      	cmp	r2, r3
 800824e:	d102      	bne.n	8008256 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008250:	2301      	movs	r3, #1
 8008252:	60fb      	str	r3, [r7, #12]
 8008254:	e001      	b.n	800825a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008256:	2300      	movs	r3, #0
 8008258:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800825a:	f001 fd3f 	bl	8009cdc <vPortExitCritical>

	return xReturn;
 800825e:	68fb      	ldr	r3, [r7, #12]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3710      	adds	r7, #16
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008272:	2300      	movs	r3, #0
 8008274:	60fb      	str	r3, [r7, #12]
 8008276:	e014      	b.n	80082a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008278:	4a0f      	ldr	r2, [pc, #60]	@ (80082b8 <vQueueAddToRegistry+0x50>)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d10b      	bne.n	800829c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008284:	490c      	ldr	r1, [pc, #48]	@ (80082b8 <vQueueAddToRegistry+0x50>)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	683a      	ldr	r2, [r7, #0]
 800828a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800828e:	4a0a      	ldr	r2, [pc, #40]	@ (80082b8 <vQueueAddToRegistry+0x50>)
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	00db      	lsls	r3, r3, #3
 8008294:	4413      	add	r3, r2
 8008296:	687a      	ldr	r2, [r7, #4]
 8008298:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800829a:	e006      	b.n	80082aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	3301      	adds	r3, #1
 80082a0:	60fb      	str	r3, [r7, #12]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2b07      	cmp	r3, #7
 80082a6:	d9e7      	bls.n	8008278 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80082a8:	bf00      	nop
 80082aa:	bf00      	nop
 80082ac:	3714      	adds	r7, #20
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	20000944 	.word	0x20000944

080082bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b086      	sub	sp, #24
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	60b9      	str	r1, [r7, #8]
 80082c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80082cc:	f001 fcd4 	bl	8009c78 <vPortEnterCritical>
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082d6:	b25b      	sxtb	r3, r3
 80082d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082dc:	d103      	bne.n	80082e6 <vQueueWaitForMessageRestricted+0x2a>
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082ec:	b25b      	sxtb	r3, r3
 80082ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f2:	d103      	bne.n	80082fc <vQueueWaitForMessageRestricted+0x40>
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	2200      	movs	r2, #0
 80082f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082fc:	f001 fcee 	bl	8009cdc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008304:	2b00      	cmp	r3, #0
 8008306:	d106      	bne.n	8008316 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	3324      	adds	r3, #36	@ 0x24
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	68b9      	ldr	r1, [r7, #8]
 8008310:	4618      	mov	r0, r3
 8008312:	f000 fc45 	bl	8008ba0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008316:	6978      	ldr	r0, [r7, #20]
 8008318:	f7ff ff26 	bl	8008168 <prvUnlockQueue>
	}
 800831c:	bf00      	nop
 800831e:	3718      	adds	r7, #24
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008324:	b580      	push	{r7, lr}
 8008326:	b08e      	sub	sp, #56	@ 0x38
 8008328:	af04      	add	r7, sp, #16
 800832a:	60f8      	str	r0, [r7, #12]
 800832c:	60b9      	str	r1, [r7, #8]
 800832e:	607a      	str	r2, [r7, #4]
 8008330:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008334:	2b00      	cmp	r3, #0
 8008336:	d10b      	bne.n	8008350 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800833c:	f383 8811 	msr	BASEPRI, r3
 8008340:	f3bf 8f6f 	isb	sy
 8008344:	f3bf 8f4f 	dsb	sy
 8008348:	623b      	str	r3, [r7, #32]
}
 800834a:	bf00      	nop
 800834c:	bf00      	nop
 800834e:	e7fd      	b.n	800834c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008352:	2b00      	cmp	r3, #0
 8008354:	d10b      	bne.n	800836e <xTaskCreateStatic+0x4a>
	__asm volatile
 8008356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835a:	f383 8811 	msr	BASEPRI, r3
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f3bf 8f4f 	dsb	sy
 8008366:	61fb      	str	r3, [r7, #28]
}
 8008368:	bf00      	nop
 800836a:	bf00      	nop
 800836c:	e7fd      	b.n	800836a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800836e:	235c      	movs	r3, #92	@ 0x5c
 8008370:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	2b5c      	cmp	r3, #92	@ 0x5c
 8008376:	d00b      	beq.n	8008390 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800837c:	f383 8811 	msr	BASEPRI, r3
 8008380:	f3bf 8f6f 	isb	sy
 8008384:	f3bf 8f4f 	dsb	sy
 8008388:	61bb      	str	r3, [r7, #24]
}
 800838a:	bf00      	nop
 800838c:	bf00      	nop
 800838e:	e7fd      	b.n	800838c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008390:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008394:	2b00      	cmp	r3, #0
 8008396:	d01e      	beq.n	80083d6 <xTaskCreateStatic+0xb2>
 8008398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800839a:	2b00      	cmp	r3, #0
 800839c:	d01b      	beq.n	80083d6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800839e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80083a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80083a6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80083a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083aa:	2202      	movs	r2, #2
 80083ac:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80083b0:	2300      	movs	r3, #0
 80083b2:	9303      	str	r3, [sp, #12]
 80083b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b6:	9302      	str	r3, [sp, #8]
 80083b8:	f107 0314 	add.w	r3, r7, #20
 80083bc:	9301      	str	r3, [sp, #4]
 80083be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c0:	9300      	str	r3, [sp, #0]
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	68b9      	ldr	r1, [r7, #8]
 80083c8:	68f8      	ldr	r0, [r7, #12]
 80083ca:	f000 f850 	bl	800846e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80083ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80083d0:	f000 f8de 	bl	8008590 <prvAddNewTaskToReadyList>
 80083d4:	e001      	b.n	80083da <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80083d6:	2300      	movs	r3, #0
 80083d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80083da:	697b      	ldr	r3, [r7, #20]
	}
 80083dc:	4618      	mov	r0, r3
 80083de:	3728      	adds	r7, #40	@ 0x28
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}

080083e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b08c      	sub	sp, #48	@ 0x30
 80083e8:	af04      	add	r7, sp, #16
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	60b9      	str	r1, [r7, #8]
 80083ee:	603b      	str	r3, [r7, #0]
 80083f0:	4613      	mov	r3, r2
 80083f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80083f4:	88fb      	ldrh	r3, [r7, #6]
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	4618      	mov	r0, r3
 80083fa:	f001 fd5f 	bl	8009ebc <pvPortMalloc>
 80083fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00e      	beq.n	8008424 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008406:	205c      	movs	r0, #92	@ 0x5c
 8008408:	f001 fd58 	bl	8009ebc <pvPortMalloc>
 800840c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800840e:	69fb      	ldr	r3, [r7, #28]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d003      	beq.n	800841c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	697a      	ldr	r2, [r7, #20]
 8008418:	631a      	str	r2, [r3, #48]	@ 0x30
 800841a:	e005      	b.n	8008428 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800841c:	6978      	ldr	r0, [r7, #20]
 800841e:	f001 fe1b 	bl	800a058 <vPortFree>
 8008422:	e001      	b.n	8008428 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008424:	2300      	movs	r3, #0
 8008426:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d017      	beq.n	800845e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800842e:	69fb      	ldr	r3, [r7, #28]
 8008430:	2200      	movs	r2, #0
 8008432:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008436:	88fa      	ldrh	r2, [r7, #6]
 8008438:	2300      	movs	r3, #0
 800843a:	9303      	str	r3, [sp, #12]
 800843c:	69fb      	ldr	r3, [r7, #28]
 800843e:	9302      	str	r3, [sp, #8]
 8008440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008442:	9301      	str	r3, [sp, #4]
 8008444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008446:	9300      	str	r3, [sp, #0]
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	68b9      	ldr	r1, [r7, #8]
 800844c:	68f8      	ldr	r0, [r7, #12]
 800844e:	f000 f80e 	bl	800846e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008452:	69f8      	ldr	r0, [r7, #28]
 8008454:	f000 f89c 	bl	8008590 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008458:	2301      	movs	r3, #1
 800845a:	61bb      	str	r3, [r7, #24]
 800845c:	e002      	b.n	8008464 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800845e:	f04f 33ff 	mov.w	r3, #4294967295
 8008462:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008464:	69bb      	ldr	r3, [r7, #24]
	}
 8008466:	4618      	mov	r0, r3
 8008468:	3720      	adds	r7, #32
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}

0800846e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800846e:	b580      	push	{r7, lr}
 8008470:	b088      	sub	sp, #32
 8008472:	af00      	add	r7, sp, #0
 8008474:	60f8      	str	r0, [r7, #12]
 8008476:	60b9      	str	r1, [r7, #8]
 8008478:	607a      	str	r2, [r7, #4]
 800847a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800847c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	461a      	mov	r2, r3
 8008486:	21a5      	movs	r1, #165	@ 0xa5
 8008488:	f001 ff28 	bl	800a2dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800848c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008496:	3b01      	subs	r3, #1
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	4413      	add	r3, r2
 800849c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800849e:	69bb      	ldr	r3, [r7, #24]
 80084a0:	f023 0307 	bic.w	r3, r3, #7
 80084a4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80084a6:	69bb      	ldr	r3, [r7, #24]
 80084a8:	f003 0307 	and.w	r3, r3, #7
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d00b      	beq.n	80084c8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80084b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b4:	f383 8811 	msr	BASEPRI, r3
 80084b8:	f3bf 8f6f 	isb	sy
 80084bc:	f3bf 8f4f 	dsb	sy
 80084c0:	617b      	str	r3, [r7, #20]
}
 80084c2:	bf00      	nop
 80084c4:	bf00      	nop
 80084c6:	e7fd      	b.n	80084c4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d01f      	beq.n	800850e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084ce:	2300      	movs	r3, #0
 80084d0:	61fb      	str	r3, [r7, #28]
 80084d2:	e012      	b.n	80084fa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80084d4:	68ba      	ldr	r2, [r7, #8]
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	4413      	add	r3, r2
 80084da:	7819      	ldrb	r1, [r3, #0]
 80084dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	4413      	add	r3, r2
 80084e2:	3334      	adds	r3, #52	@ 0x34
 80084e4:	460a      	mov	r2, r1
 80084e6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80084e8:	68ba      	ldr	r2, [r7, #8]
 80084ea:	69fb      	ldr	r3, [r7, #28]
 80084ec:	4413      	add	r3, r2
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d006      	beq.n	8008502 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	3301      	adds	r3, #1
 80084f8:	61fb      	str	r3, [r7, #28]
 80084fa:	69fb      	ldr	r3, [r7, #28]
 80084fc:	2b0f      	cmp	r3, #15
 80084fe:	d9e9      	bls.n	80084d4 <prvInitialiseNewTask+0x66>
 8008500:	e000      	b.n	8008504 <prvInitialiseNewTask+0x96>
			{
				break;
 8008502:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008506:	2200      	movs	r2, #0
 8008508:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800850c:	e003      	b.n	8008516 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800850e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008510:	2200      	movs	r2, #0
 8008512:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008518:	2b37      	cmp	r3, #55	@ 0x37
 800851a:	d901      	bls.n	8008520 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800851c:	2337      	movs	r3, #55	@ 0x37
 800851e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008522:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008524:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008528:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800852a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800852c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852e:	2200      	movs	r2, #0
 8008530:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008534:	3304      	adds	r3, #4
 8008536:	4618      	mov	r0, r3
 8008538:	f7fe ff4a 	bl	80073d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800853c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853e:	3318      	adds	r3, #24
 8008540:	4618      	mov	r0, r3
 8008542:	f7fe ff45 	bl	80073d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008548:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800854a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800854c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800854e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008554:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008558:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800855a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800855c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800855e:	2200      	movs	r2, #0
 8008560:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008564:	2200      	movs	r2, #0
 8008566:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800856a:	683a      	ldr	r2, [r7, #0]
 800856c:	68f9      	ldr	r1, [r7, #12]
 800856e:	69b8      	ldr	r0, [r7, #24]
 8008570:	f001 fa4e 	bl	8009a10 <pxPortInitialiseStack>
 8008574:	4602      	mov	r2, r0
 8008576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008578:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800857a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800857c:	2b00      	cmp	r3, #0
 800857e:	d002      	beq.n	8008586 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008582:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008584:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008586:	bf00      	nop
 8008588:	3720      	adds	r7, #32
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
	...

08008590 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b082      	sub	sp, #8
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008598:	f001 fb6e 	bl	8009c78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800859c:	4b2d      	ldr	r3, [pc, #180]	@ (8008654 <prvAddNewTaskToReadyList+0xc4>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	3301      	adds	r3, #1
 80085a2:	4a2c      	ldr	r2, [pc, #176]	@ (8008654 <prvAddNewTaskToReadyList+0xc4>)
 80085a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80085a6:	4b2c      	ldr	r3, [pc, #176]	@ (8008658 <prvAddNewTaskToReadyList+0xc8>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d109      	bne.n	80085c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80085ae:	4a2a      	ldr	r2, [pc, #168]	@ (8008658 <prvAddNewTaskToReadyList+0xc8>)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80085b4:	4b27      	ldr	r3, [pc, #156]	@ (8008654 <prvAddNewTaskToReadyList+0xc4>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d110      	bne.n	80085de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80085bc:	f000 fc1e 	bl	8008dfc <prvInitialiseTaskLists>
 80085c0:	e00d      	b.n	80085de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80085c2:	4b26      	ldr	r3, [pc, #152]	@ (800865c <prvAddNewTaskToReadyList+0xcc>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d109      	bne.n	80085de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80085ca:	4b23      	ldr	r3, [pc, #140]	@ (8008658 <prvAddNewTaskToReadyList+0xc8>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d802      	bhi.n	80085de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80085d8:	4a1f      	ldr	r2, [pc, #124]	@ (8008658 <prvAddNewTaskToReadyList+0xc8>)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80085de:	4b20      	ldr	r3, [pc, #128]	@ (8008660 <prvAddNewTaskToReadyList+0xd0>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	3301      	adds	r3, #1
 80085e4:	4a1e      	ldr	r2, [pc, #120]	@ (8008660 <prvAddNewTaskToReadyList+0xd0>)
 80085e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80085e8:	4b1d      	ldr	r3, [pc, #116]	@ (8008660 <prvAddNewTaskToReadyList+0xd0>)
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085f4:	4b1b      	ldr	r3, [pc, #108]	@ (8008664 <prvAddNewTaskToReadyList+0xd4>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d903      	bls.n	8008604 <prvAddNewTaskToReadyList+0x74>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008600:	4a18      	ldr	r2, [pc, #96]	@ (8008664 <prvAddNewTaskToReadyList+0xd4>)
 8008602:	6013      	str	r3, [r2, #0]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008608:	4613      	mov	r3, r2
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	4413      	add	r3, r2
 800860e:	009b      	lsls	r3, r3, #2
 8008610:	4a15      	ldr	r2, [pc, #84]	@ (8008668 <prvAddNewTaskToReadyList+0xd8>)
 8008612:	441a      	add	r2, r3
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	3304      	adds	r3, #4
 8008618:	4619      	mov	r1, r3
 800861a:	4610      	mov	r0, r2
 800861c:	f7fe fee5 	bl	80073ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008620:	f001 fb5c 	bl	8009cdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008624:	4b0d      	ldr	r3, [pc, #52]	@ (800865c <prvAddNewTaskToReadyList+0xcc>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d00e      	beq.n	800864a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800862c:	4b0a      	ldr	r3, [pc, #40]	@ (8008658 <prvAddNewTaskToReadyList+0xc8>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008636:	429a      	cmp	r2, r3
 8008638:	d207      	bcs.n	800864a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800863a:	4b0c      	ldr	r3, [pc, #48]	@ (800866c <prvAddNewTaskToReadyList+0xdc>)
 800863c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008640:	601a      	str	r2, [r3, #0]
 8008642:	f3bf 8f4f 	dsb	sy
 8008646:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800864a:	bf00      	nop
 800864c:	3708      	adds	r7, #8
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}
 8008652:	bf00      	nop
 8008654:	20000e58 	.word	0x20000e58
 8008658:	20000984 	.word	0x20000984
 800865c:	20000e64 	.word	0x20000e64
 8008660:	20000e74 	.word	0x20000e74
 8008664:	20000e60 	.word	0x20000e60
 8008668:	20000988 	.word	0x20000988
 800866c:	e000ed04 	.word	0xe000ed04

08008670 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008670:	b580      	push	{r7, lr}
 8008672:	b084      	sub	sp, #16
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008678:	2300      	movs	r3, #0
 800867a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d018      	beq.n	80086b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008682:	4b14      	ldr	r3, [pc, #80]	@ (80086d4 <vTaskDelay+0x64>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d00b      	beq.n	80086a2 <vTaskDelay+0x32>
	__asm volatile
 800868a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800868e:	f383 8811 	msr	BASEPRI, r3
 8008692:	f3bf 8f6f 	isb	sy
 8008696:	f3bf 8f4f 	dsb	sy
 800869a:	60bb      	str	r3, [r7, #8]
}
 800869c:	bf00      	nop
 800869e:	bf00      	nop
 80086a0:	e7fd      	b.n	800869e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80086a2:	f000 f883 	bl	80087ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80086a6:	2100      	movs	r1, #0
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 fe03 	bl	80092b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80086ae:	f000 f88b 	bl	80087c8 <xTaskResumeAll>
 80086b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d107      	bne.n	80086ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80086ba:	4b07      	ldr	r3, [pc, #28]	@ (80086d8 <vTaskDelay+0x68>)
 80086bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086c0:	601a      	str	r2, [r3, #0]
 80086c2:	f3bf 8f4f 	dsb	sy
 80086c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80086ca:	bf00      	nop
 80086cc:	3710      	adds	r7, #16
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	20000e80 	.word	0x20000e80
 80086d8:	e000ed04 	.word	0xe000ed04

080086dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b08a      	sub	sp, #40	@ 0x28
 80086e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80086e2:	2300      	movs	r3, #0
 80086e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80086e6:	2300      	movs	r3, #0
 80086e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80086ea:	463a      	mov	r2, r7
 80086ec:	1d39      	adds	r1, r7, #4
 80086ee:	f107 0308 	add.w	r3, r7, #8
 80086f2:	4618      	mov	r0, r3
 80086f4:	f7fe fe18 	bl	8007328 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80086f8:	6839      	ldr	r1, [r7, #0]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	68ba      	ldr	r2, [r7, #8]
 80086fe:	9202      	str	r2, [sp, #8]
 8008700:	9301      	str	r3, [sp, #4]
 8008702:	2300      	movs	r3, #0
 8008704:	9300      	str	r3, [sp, #0]
 8008706:	2300      	movs	r3, #0
 8008708:	460a      	mov	r2, r1
 800870a:	4922      	ldr	r1, [pc, #136]	@ (8008794 <vTaskStartScheduler+0xb8>)
 800870c:	4822      	ldr	r0, [pc, #136]	@ (8008798 <vTaskStartScheduler+0xbc>)
 800870e:	f7ff fe09 	bl	8008324 <xTaskCreateStatic>
 8008712:	4603      	mov	r3, r0
 8008714:	4a21      	ldr	r2, [pc, #132]	@ (800879c <vTaskStartScheduler+0xc0>)
 8008716:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008718:	4b20      	ldr	r3, [pc, #128]	@ (800879c <vTaskStartScheduler+0xc0>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d002      	beq.n	8008726 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008720:	2301      	movs	r3, #1
 8008722:	617b      	str	r3, [r7, #20]
 8008724:	e001      	b.n	800872a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008726:	2300      	movs	r3, #0
 8008728:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	2b01      	cmp	r3, #1
 800872e:	d102      	bne.n	8008736 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008730:	f000 fe14 	bl	800935c <xTimerCreateTimerTask>
 8008734:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	2b01      	cmp	r3, #1
 800873a:	d116      	bne.n	800876a <vTaskStartScheduler+0x8e>
	__asm volatile
 800873c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008740:	f383 8811 	msr	BASEPRI, r3
 8008744:	f3bf 8f6f 	isb	sy
 8008748:	f3bf 8f4f 	dsb	sy
 800874c:	613b      	str	r3, [r7, #16]
}
 800874e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008750:	4b13      	ldr	r3, [pc, #76]	@ (80087a0 <vTaskStartScheduler+0xc4>)
 8008752:	f04f 32ff 	mov.w	r2, #4294967295
 8008756:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008758:	4b12      	ldr	r3, [pc, #72]	@ (80087a4 <vTaskStartScheduler+0xc8>)
 800875a:	2201      	movs	r2, #1
 800875c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800875e:	4b12      	ldr	r3, [pc, #72]	@ (80087a8 <vTaskStartScheduler+0xcc>)
 8008760:	2200      	movs	r2, #0
 8008762:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008764:	f001 f9e4 	bl	8009b30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008768:	e00f      	b.n	800878a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008770:	d10b      	bne.n	800878a <vTaskStartScheduler+0xae>
	__asm volatile
 8008772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008776:	f383 8811 	msr	BASEPRI, r3
 800877a:	f3bf 8f6f 	isb	sy
 800877e:	f3bf 8f4f 	dsb	sy
 8008782:	60fb      	str	r3, [r7, #12]
}
 8008784:	bf00      	nop
 8008786:	bf00      	nop
 8008788:	e7fd      	b.n	8008786 <vTaskStartScheduler+0xaa>
}
 800878a:	bf00      	nop
 800878c:	3718      	adds	r7, #24
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
 8008792:	bf00      	nop
 8008794:	0800ad24 	.word	0x0800ad24
 8008798:	08008dcd 	.word	0x08008dcd
 800879c:	20000e7c 	.word	0x20000e7c
 80087a0:	20000e78 	.word	0x20000e78
 80087a4:	20000e64 	.word	0x20000e64
 80087a8:	20000e5c 	.word	0x20000e5c

080087ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80087ac:	b480      	push	{r7}
 80087ae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80087b0:	4b04      	ldr	r3, [pc, #16]	@ (80087c4 <vTaskSuspendAll+0x18>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	3301      	adds	r3, #1
 80087b6:	4a03      	ldr	r2, [pc, #12]	@ (80087c4 <vTaskSuspendAll+0x18>)
 80087b8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80087ba:	bf00      	nop
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr
 80087c4:	20000e80 	.word	0x20000e80

080087c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b084      	sub	sp, #16
 80087cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80087ce:	2300      	movs	r3, #0
 80087d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80087d2:	2300      	movs	r3, #0
 80087d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80087d6:	4b42      	ldr	r3, [pc, #264]	@ (80088e0 <xTaskResumeAll+0x118>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d10b      	bne.n	80087f6 <xTaskResumeAll+0x2e>
	__asm volatile
 80087de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087e2:	f383 8811 	msr	BASEPRI, r3
 80087e6:	f3bf 8f6f 	isb	sy
 80087ea:	f3bf 8f4f 	dsb	sy
 80087ee:	603b      	str	r3, [r7, #0]
}
 80087f0:	bf00      	nop
 80087f2:	bf00      	nop
 80087f4:	e7fd      	b.n	80087f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80087f6:	f001 fa3f 	bl	8009c78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80087fa:	4b39      	ldr	r3, [pc, #228]	@ (80088e0 <xTaskResumeAll+0x118>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	3b01      	subs	r3, #1
 8008800:	4a37      	ldr	r2, [pc, #220]	@ (80088e0 <xTaskResumeAll+0x118>)
 8008802:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008804:	4b36      	ldr	r3, [pc, #216]	@ (80088e0 <xTaskResumeAll+0x118>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d162      	bne.n	80088d2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800880c:	4b35      	ldr	r3, [pc, #212]	@ (80088e4 <xTaskResumeAll+0x11c>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d05e      	beq.n	80088d2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008814:	e02f      	b.n	8008876 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008816:	4b34      	ldr	r3, [pc, #208]	@ (80088e8 <xTaskResumeAll+0x120>)
 8008818:	68db      	ldr	r3, [r3, #12]
 800881a:	68db      	ldr	r3, [r3, #12]
 800881c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	3318      	adds	r3, #24
 8008822:	4618      	mov	r0, r3
 8008824:	f7fe fe3e 	bl	80074a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	3304      	adds	r3, #4
 800882c:	4618      	mov	r0, r3
 800882e:	f7fe fe39 	bl	80074a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008836:	4b2d      	ldr	r3, [pc, #180]	@ (80088ec <xTaskResumeAll+0x124>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	429a      	cmp	r2, r3
 800883c:	d903      	bls.n	8008846 <xTaskResumeAll+0x7e>
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008842:	4a2a      	ldr	r2, [pc, #168]	@ (80088ec <xTaskResumeAll+0x124>)
 8008844:	6013      	str	r3, [r2, #0]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800884a:	4613      	mov	r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	4413      	add	r3, r2
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	4a27      	ldr	r2, [pc, #156]	@ (80088f0 <xTaskResumeAll+0x128>)
 8008854:	441a      	add	r2, r3
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	3304      	adds	r3, #4
 800885a:	4619      	mov	r1, r3
 800885c:	4610      	mov	r0, r2
 800885e:	f7fe fdc4 	bl	80073ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008866:	4b23      	ldr	r3, [pc, #140]	@ (80088f4 <xTaskResumeAll+0x12c>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800886c:	429a      	cmp	r2, r3
 800886e:	d302      	bcc.n	8008876 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008870:	4b21      	ldr	r3, [pc, #132]	@ (80088f8 <xTaskResumeAll+0x130>)
 8008872:	2201      	movs	r2, #1
 8008874:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008876:	4b1c      	ldr	r3, [pc, #112]	@ (80088e8 <xTaskResumeAll+0x120>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d1cb      	bne.n	8008816 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d001      	beq.n	8008888 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008884:	f000 fb58 	bl	8008f38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008888:	4b1c      	ldr	r3, [pc, #112]	@ (80088fc <xTaskResumeAll+0x134>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d010      	beq.n	80088b6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008894:	f000 f846 	bl	8008924 <xTaskIncrementTick>
 8008898:	4603      	mov	r3, r0
 800889a:	2b00      	cmp	r3, #0
 800889c:	d002      	beq.n	80088a4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800889e:	4b16      	ldr	r3, [pc, #88]	@ (80088f8 <xTaskResumeAll+0x130>)
 80088a0:	2201      	movs	r2, #1
 80088a2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	3b01      	subs	r3, #1
 80088a8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d1f1      	bne.n	8008894 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80088b0:	4b12      	ldr	r3, [pc, #72]	@ (80088fc <xTaskResumeAll+0x134>)
 80088b2:	2200      	movs	r2, #0
 80088b4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80088b6:	4b10      	ldr	r3, [pc, #64]	@ (80088f8 <xTaskResumeAll+0x130>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d009      	beq.n	80088d2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80088be:	2301      	movs	r3, #1
 80088c0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80088c2:	4b0f      	ldr	r3, [pc, #60]	@ (8008900 <xTaskResumeAll+0x138>)
 80088c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088c8:	601a      	str	r2, [r3, #0]
 80088ca:	f3bf 8f4f 	dsb	sy
 80088ce:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80088d2:	f001 fa03 	bl	8009cdc <vPortExitCritical>

	return xAlreadyYielded;
 80088d6:	68bb      	ldr	r3, [r7, #8]
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3710      	adds	r7, #16
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}
 80088e0:	20000e80 	.word	0x20000e80
 80088e4:	20000e58 	.word	0x20000e58
 80088e8:	20000e18 	.word	0x20000e18
 80088ec:	20000e60 	.word	0x20000e60
 80088f0:	20000988 	.word	0x20000988
 80088f4:	20000984 	.word	0x20000984
 80088f8:	20000e6c 	.word	0x20000e6c
 80088fc:	20000e68 	.word	0x20000e68
 8008900:	e000ed04 	.word	0xe000ed04

08008904 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008904:	b480      	push	{r7}
 8008906:	b083      	sub	sp, #12
 8008908:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800890a:	4b05      	ldr	r3, [pc, #20]	@ (8008920 <xTaskGetTickCount+0x1c>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008910:	687b      	ldr	r3, [r7, #4]
}
 8008912:	4618      	mov	r0, r3
 8008914:	370c      	adds	r7, #12
 8008916:	46bd      	mov	sp, r7
 8008918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	20000e5c 	.word	0x20000e5c

08008924 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b086      	sub	sp, #24
 8008928:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800892a:	2300      	movs	r3, #0
 800892c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800892e:	4b4f      	ldr	r3, [pc, #316]	@ (8008a6c <xTaskIncrementTick+0x148>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	2b00      	cmp	r3, #0
 8008934:	f040 8090 	bne.w	8008a58 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008938:	4b4d      	ldr	r3, [pc, #308]	@ (8008a70 <xTaskIncrementTick+0x14c>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	3301      	adds	r3, #1
 800893e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008940:	4a4b      	ldr	r2, [pc, #300]	@ (8008a70 <xTaskIncrementTick+0x14c>)
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d121      	bne.n	8008990 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800894c:	4b49      	ldr	r3, [pc, #292]	@ (8008a74 <xTaskIncrementTick+0x150>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d00b      	beq.n	800896e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800895a:	f383 8811 	msr	BASEPRI, r3
 800895e:	f3bf 8f6f 	isb	sy
 8008962:	f3bf 8f4f 	dsb	sy
 8008966:	603b      	str	r3, [r7, #0]
}
 8008968:	bf00      	nop
 800896a:	bf00      	nop
 800896c:	e7fd      	b.n	800896a <xTaskIncrementTick+0x46>
 800896e:	4b41      	ldr	r3, [pc, #260]	@ (8008a74 <xTaskIncrementTick+0x150>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	60fb      	str	r3, [r7, #12]
 8008974:	4b40      	ldr	r3, [pc, #256]	@ (8008a78 <xTaskIncrementTick+0x154>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a3e      	ldr	r2, [pc, #248]	@ (8008a74 <xTaskIncrementTick+0x150>)
 800897a:	6013      	str	r3, [r2, #0]
 800897c:	4a3e      	ldr	r2, [pc, #248]	@ (8008a78 <xTaskIncrementTick+0x154>)
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	6013      	str	r3, [r2, #0]
 8008982:	4b3e      	ldr	r3, [pc, #248]	@ (8008a7c <xTaskIncrementTick+0x158>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	3301      	adds	r3, #1
 8008988:	4a3c      	ldr	r2, [pc, #240]	@ (8008a7c <xTaskIncrementTick+0x158>)
 800898a:	6013      	str	r3, [r2, #0]
 800898c:	f000 fad4 	bl	8008f38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008990:	4b3b      	ldr	r3, [pc, #236]	@ (8008a80 <xTaskIncrementTick+0x15c>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	693a      	ldr	r2, [r7, #16]
 8008996:	429a      	cmp	r2, r3
 8008998:	d349      	bcc.n	8008a2e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800899a:	4b36      	ldr	r3, [pc, #216]	@ (8008a74 <xTaskIncrementTick+0x150>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d104      	bne.n	80089ae <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089a4:	4b36      	ldr	r3, [pc, #216]	@ (8008a80 <xTaskIncrementTick+0x15c>)
 80089a6:	f04f 32ff 	mov.w	r2, #4294967295
 80089aa:	601a      	str	r2, [r3, #0]
					break;
 80089ac:	e03f      	b.n	8008a2e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089ae:	4b31      	ldr	r3, [pc, #196]	@ (8008a74 <xTaskIncrementTick+0x150>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80089be:	693a      	ldr	r2, [r7, #16]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d203      	bcs.n	80089ce <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80089c6:	4a2e      	ldr	r2, [pc, #184]	@ (8008a80 <xTaskIncrementTick+0x15c>)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80089cc:	e02f      	b.n	8008a2e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	3304      	adds	r3, #4
 80089d2:	4618      	mov	r0, r3
 80089d4:	f7fe fd66 	bl	80074a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d004      	beq.n	80089ea <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	3318      	adds	r3, #24
 80089e4:	4618      	mov	r0, r3
 80089e6:	f7fe fd5d 	bl	80074a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ee:	4b25      	ldr	r3, [pc, #148]	@ (8008a84 <xTaskIncrementTick+0x160>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	d903      	bls.n	80089fe <xTaskIncrementTick+0xda>
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089fa:	4a22      	ldr	r2, [pc, #136]	@ (8008a84 <xTaskIncrementTick+0x160>)
 80089fc:	6013      	str	r3, [r2, #0]
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a02:	4613      	mov	r3, r2
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	4413      	add	r3, r2
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8008a88 <xTaskIncrementTick+0x164>)
 8008a0c:	441a      	add	r2, r3
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	3304      	adds	r3, #4
 8008a12:	4619      	mov	r1, r3
 8008a14:	4610      	mov	r0, r2
 8008a16:	f7fe fce8 	bl	80073ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8008a8c <xTaskIncrementTick+0x168>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a24:	429a      	cmp	r2, r3
 8008a26:	d3b8      	bcc.n	800899a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008a28:	2301      	movs	r3, #1
 8008a2a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a2c:	e7b5      	b.n	800899a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008a2e:	4b17      	ldr	r3, [pc, #92]	@ (8008a8c <xTaskIncrementTick+0x168>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a34:	4914      	ldr	r1, [pc, #80]	@ (8008a88 <xTaskIncrementTick+0x164>)
 8008a36:	4613      	mov	r3, r2
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	4413      	add	r3, r2
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	440b      	add	r3, r1
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	d901      	bls.n	8008a4a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008a46:	2301      	movs	r3, #1
 8008a48:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008a4a:	4b11      	ldr	r3, [pc, #68]	@ (8008a90 <xTaskIncrementTick+0x16c>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d007      	beq.n	8008a62 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008a52:	2301      	movs	r3, #1
 8008a54:	617b      	str	r3, [r7, #20]
 8008a56:	e004      	b.n	8008a62 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008a58:	4b0e      	ldr	r3, [pc, #56]	@ (8008a94 <xTaskIncrementTick+0x170>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8008a94 <xTaskIncrementTick+0x170>)
 8008a60:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008a62:	697b      	ldr	r3, [r7, #20]
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3718      	adds	r7, #24
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}
 8008a6c:	20000e80 	.word	0x20000e80
 8008a70:	20000e5c 	.word	0x20000e5c
 8008a74:	20000e10 	.word	0x20000e10
 8008a78:	20000e14 	.word	0x20000e14
 8008a7c:	20000e70 	.word	0x20000e70
 8008a80:	20000e78 	.word	0x20000e78
 8008a84:	20000e60 	.word	0x20000e60
 8008a88:	20000988 	.word	0x20000988
 8008a8c:	20000984 	.word	0x20000984
 8008a90:	20000e6c 	.word	0x20000e6c
 8008a94:	20000e68 	.word	0x20000e68

08008a98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008a9e:	4b28      	ldr	r3, [pc, #160]	@ (8008b40 <vTaskSwitchContext+0xa8>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d003      	beq.n	8008aae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008aa6:	4b27      	ldr	r3, [pc, #156]	@ (8008b44 <vTaskSwitchContext+0xac>)
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008aac:	e042      	b.n	8008b34 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008aae:	4b25      	ldr	r3, [pc, #148]	@ (8008b44 <vTaskSwitchContext+0xac>)
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ab4:	4b24      	ldr	r3, [pc, #144]	@ (8008b48 <vTaskSwitchContext+0xb0>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	60fb      	str	r3, [r7, #12]
 8008aba:	e011      	b.n	8008ae0 <vTaskSwitchContext+0x48>
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d10b      	bne.n	8008ada <vTaskSwitchContext+0x42>
	__asm volatile
 8008ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac6:	f383 8811 	msr	BASEPRI, r3
 8008aca:	f3bf 8f6f 	isb	sy
 8008ace:	f3bf 8f4f 	dsb	sy
 8008ad2:	607b      	str	r3, [r7, #4]
}
 8008ad4:	bf00      	nop
 8008ad6:	bf00      	nop
 8008ad8:	e7fd      	b.n	8008ad6 <vTaskSwitchContext+0x3e>
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	3b01      	subs	r3, #1
 8008ade:	60fb      	str	r3, [r7, #12]
 8008ae0:	491a      	ldr	r1, [pc, #104]	@ (8008b4c <vTaskSwitchContext+0xb4>)
 8008ae2:	68fa      	ldr	r2, [r7, #12]
 8008ae4:	4613      	mov	r3, r2
 8008ae6:	009b      	lsls	r3, r3, #2
 8008ae8:	4413      	add	r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	440b      	add	r3, r1
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d0e3      	beq.n	8008abc <vTaskSwitchContext+0x24>
 8008af4:	68fa      	ldr	r2, [r7, #12]
 8008af6:	4613      	mov	r3, r2
 8008af8:	009b      	lsls	r3, r3, #2
 8008afa:	4413      	add	r3, r2
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	4a13      	ldr	r2, [pc, #76]	@ (8008b4c <vTaskSwitchContext+0xb4>)
 8008b00:	4413      	add	r3, r2
 8008b02:	60bb      	str	r3, [r7, #8]
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	605a      	str	r2, [r3, #4]
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	685a      	ldr	r2, [r3, #4]
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	3308      	adds	r3, #8
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d104      	bne.n	8008b24 <vTaskSwitchContext+0x8c>
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	685a      	ldr	r2, [r3, #4]
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	605a      	str	r2, [r3, #4]
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	68db      	ldr	r3, [r3, #12]
 8008b2a:	4a09      	ldr	r2, [pc, #36]	@ (8008b50 <vTaskSwitchContext+0xb8>)
 8008b2c:	6013      	str	r3, [r2, #0]
 8008b2e:	4a06      	ldr	r2, [pc, #24]	@ (8008b48 <vTaskSwitchContext+0xb0>)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6013      	str	r3, [r2, #0]
}
 8008b34:	bf00      	nop
 8008b36:	3714      	adds	r7, #20
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr
 8008b40:	20000e80 	.word	0x20000e80
 8008b44:	20000e6c 	.word	0x20000e6c
 8008b48:	20000e60 	.word	0x20000e60
 8008b4c:	20000988 	.word	0x20000988
 8008b50:	20000984 	.word	0x20000984

08008b54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
 8008b5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d10b      	bne.n	8008b7c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b68:	f383 8811 	msr	BASEPRI, r3
 8008b6c:	f3bf 8f6f 	isb	sy
 8008b70:	f3bf 8f4f 	dsb	sy
 8008b74:	60fb      	str	r3, [r7, #12]
}
 8008b76:	bf00      	nop
 8008b78:	bf00      	nop
 8008b7a:	e7fd      	b.n	8008b78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008b7c:	4b07      	ldr	r3, [pc, #28]	@ (8008b9c <vTaskPlaceOnEventList+0x48>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	3318      	adds	r3, #24
 8008b82:	4619      	mov	r1, r3
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f7fe fc54 	bl	8007432 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008b8a:	2101      	movs	r1, #1
 8008b8c:	6838      	ldr	r0, [r7, #0]
 8008b8e:	f000 fb91 	bl	80092b4 <prvAddCurrentTaskToDelayedList>
}
 8008b92:	bf00      	nop
 8008b94:	3710      	adds	r7, #16
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}
 8008b9a:	bf00      	nop
 8008b9c:	20000984 	.word	0x20000984

08008ba0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b086      	sub	sp, #24
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	60f8      	str	r0, [r7, #12]
 8008ba8:	60b9      	str	r1, [r7, #8]
 8008baa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10b      	bne.n	8008bca <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	617b      	str	r3, [r7, #20]
}
 8008bc4:	bf00      	nop
 8008bc6:	bf00      	nop
 8008bc8:	e7fd      	b.n	8008bc6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008bca:	4b0a      	ldr	r3, [pc, #40]	@ (8008bf4 <vTaskPlaceOnEventListRestricted+0x54>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	3318      	adds	r3, #24
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	68f8      	ldr	r0, [r7, #12]
 8008bd4:	f7fe fc09 	bl	80073ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d002      	beq.n	8008be4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008bde:	f04f 33ff 	mov.w	r3, #4294967295
 8008be2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008be4:	6879      	ldr	r1, [r7, #4]
 8008be6:	68b8      	ldr	r0, [r7, #8]
 8008be8:	f000 fb64 	bl	80092b4 <prvAddCurrentTaskToDelayedList>
	}
 8008bec:	bf00      	nop
 8008bee:	3718      	adds	r7, #24
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}
 8008bf4:	20000984 	.word	0x20000984

08008bf8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b086      	sub	sp, #24
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	68db      	ldr	r3, [r3, #12]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d10b      	bne.n	8008c26 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c12:	f383 8811 	msr	BASEPRI, r3
 8008c16:	f3bf 8f6f 	isb	sy
 8008c1a:	f3bf 8f4f 	dsb	sy
 8008c1e:	60fb      	str	r3, [r7, #12]
}
 8008c20:	bf00      	nop
 8008c22:	bf00      	nop
 8008c24:	e7fd      	b.n	8008c22 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	3318      	adds	r3, #24
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f7fe fc3a 	bl	80074a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c30:	4b1d      	ldr	r3, [pc, #116]	@ (8008ca8 <xTaskRemoveFromEventList+0xb0>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d11d      	bne.n	8008c74 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	3304      	adds	r3, #4
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f7fe fc31 	bl	80074a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c46:	4b19      	ldr	r3, [pc, #100]	@ (8008cac <xTaskRemoveFromEventList+0xb4>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d903      	bls.n	8008c56 <xTaskRemoveFromEventList+0x5e>
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c52:	4a16      	ldr	r2, [pc, #88]	@ (8008cac <xTaskRemoveFromEventList+0xb4>)
 8008c54:	6013      	str	r3, [r2, #0]
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	4413      	add	r3, r2
 8008c60:	009b      	lsls	r3, r3, #2
 8008c62:	4a13      	ldr	r2, [pc, #76]	@ (8008cb0 <xTaskRemoveFromEventList+0xb8>)
 8008c64:	441a      	add	r2, r3
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	3304      	adds	r3, #4
 8008c6a:	4619      	mov	r1, r3
 8008c6c:	4610      	mov	r0, r2
 8008c6e:	f7fe fbbc 	bl	80073ea <vListInsertEnd>
 8008c72:	e005      	b.n	8008c80 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	3318      	adds	r3, #24
 8008c78:	4619      	mov	r1, r3
 8008c7a:	480e      	ldr	r0, [pc, #56]	@ (8008cb4 <xTaskRemoveFromEventList+0xbc>)
 8008c7c:	f7fe fbb5 	bl	80073ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008c80:	693b      	ldr	r3, [r7, #16]
 8008c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c84:	4b0c      	ldr	r3, [pc, #48]	@ (8008cb8 <xTaskRemoveFromEventList+0xc0>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d905      	bls.n	8008c9a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008c92:	4b0a      	ldr	r3, [pc, #40]	@ (8008cbc <xTaskRemoveFromEventList+0xc4>)
 8008c94:	2201      	movs	r2, #1
 8008c96:	601a      	str	r2, [r3, #0]
 8008c98:	e001      	b.n	8008c9e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008c9e:	697b      	ldr	r3, [r7, #20]
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	3718      	adds	r7, #24
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}
 8008ca8:	20000e80 	.word	0x20000e80
 8008cac:	20000e60 	.word	0x20000e60
 8008cb0:	20000988 	.word	0x20000988
 8008cb4:	20000e18 	.word	0x20000e18
 8008cb8:	20000984 	.word	0x20000984
 8008cbc:	20000e6c 	.word	0x20000e6c

08008cc0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008cc8:	4b06      	ldr	r3, [pc, #24]	@ (8008ce4 <vTaskInternalSetTimeOutState+0x24>)
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008cd0:	4b05      	ldr	r3, [pc, #20]	@ (8008ce8 <vTaskInternalSetTimeOutState+0x28>)
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	605a      	str	r2, [r3, #4]
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr
 8008ce4:	20000e70 	.word	0x20000e70
 8008ce8:	20000e5c 	.word	0x20000e5c

08008cec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b088      	sub	sp, #32
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d10b      	bne.n	8008d14 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d00:	f383 8811 	msr	BASEPRI, r3
 8008d04:	f3bf 8f6f 	isb	sy
 8008d08:	f3bf 8f4f 	dsb	sy
 8008d0c:	613b      	str	r3, [r7, #16]
}
 8008d0e:	bf00      	nop
 8008d10:	bf00      	nop
 8008d12:	e7fd      	b.n	8008d10 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d10b      	bne.n	8008d32 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d1e:	f383 8811 	msr	BASEPRI, r3
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	60fb      	str	r3, [r7, #12]
}
 8008d2c:	bf00      	nop
 8008d2e:	bf00      	nop
 8008d30:	e7fd      	b.n	8008d2e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008d32:	f000 ffa1 	bl	8009c78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008d36:	4b1d      	ldr	r3, [pc, #116]	@ (8008dac <xTaskCheckForTimeOut+0xc0>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	69ba      	ldr	r2, [r7, #24]
 8008d42:	1ad3      	subs	r3, r2, r3
 8008d44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d4e:	d102      	bne.n	8008d56 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008d50:	2300      	movs	r3, #0
 8008d52:	61fb      	str	r3, [r7, #28]
 8008d54:	e023      	b.n	8008d9e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	4b15      	ldr	r3, [pc, #84]	@ (8008db0 <xTaskCheckForTimeOut+0xc4>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	429a      	cmp	r2, r3
 8008d60:	d007      	beq.n	8008d72 <xTaskCheckForTimeOut+0x86>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	69ba      	ldr	r2, [r7, #24]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d302      	bcc.n	8008d72 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	61fb      	str	r3, [r7, #28]
 8008d70:	e015      	b.n	8008d9e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	429a      	cmp	r2, r3
 8008d7a:	d20b      	bcs.n	8008d94 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	681a      	ldr	r2, [r3, #0]
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	1ad2      	subs	r2, r2, r3
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f7ff ff99 	bl	8008cc0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	61fb      	str	r3, [r7, #28]
 8008d92:	e004      	b.n	8008d9e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	2200      	movs	r2, #0
 8008d98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008d9e:	f000 ff9d 	bl	8009cdc <vPortExitCritical>

	return xReturn;
 8008da2:	69fb      	ldr	r3, [r7, #28]
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3720      	adds	r7, #32
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}
 8008dac:	20000e5c 	.word	0x20000e5c
 8008db0:	20000e70 	.word	0x20000e70

08008db4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008db4:	b480      	push	{r7}
 8008db6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008db8:	4b03      	ldr	r3, [pc, #12]	@ (8008dc8 <vTaskMissedYield+0x14>)
 8008dba:	2201      	movs	r2, #1
 8008dbc:	601a      	str	r2, [r3, #0]
}
 8008dbe:	bf00      	nop
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr
 8008dc8:	20000e6c 	.word	0x20000e6c

08008dcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b082      	sub	sp, #8
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008dd4:	f000 f852 	bl	8008e7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008dd8:	4b06      	ldr	r3, [pc, #24]	@ (8008df4 <prvIdleTask+0x28>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d9f9      	bls.n	8008dd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008de0:	4b05      	ldr	r3, [pc, #20]	@ (8008df8 <prvIdleTask+0x2c>)
 8008de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008de6:	601a      	str	r2, [r3, #0]
 8008de8:	f3bf 8f4f 	dsb	sy
 8008dec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008df0:	e7f0      	b.n	8008dd4 <prvIdleTask+0x8>
 8008df2:	bf00      	nop
 8008df4:	20000988 	.word	0x20000988
 8008df8:	e000ed04 	.word	0xe000ed04

08008dfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b082      	sub	sp, #8
 8008e00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008e02:	2300      	movs	r3, #0
 8008e04:	607b      	str	r3, [r7, #4]
 8008e06:	e00c      	b.n	8008e22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	4613      	mov	r3, r2
 8008e0c:	009b      	lsls	r3, r3, #2
 8008e0e:	4413      	add	r3, r2
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	4a12      	ldr	r2, [pc, #72]	@ (8008e5c <prvInitialiseTaskLists+0x60>)
 8008e14:	4413      	add	r3, r2
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fe faba 	bl	8007390 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	3301      	adds	r3, #1
 8008e20:	607b      	str	r3, [r7, #4]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2b37      	cmp	r3, #55	@ 0x37
 8008e26:	d9ef      	bls.n	8008e08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008e28:	480d      	ldr	r0, [pc, #52]	@ (8008e60 <prvInitialiseTaskLists+0x64>)
 8008e2a:	f7fe fab1 	bl	8007390 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008e2e:	480d      	ldr	r0, [pc, #52]	@ (8008e64 <prvInitialiseTaskLists+0x68>)
 8008e30:	f7fe faae 	bl	8007390 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008e34:	480c      	ldr	r0, [pc, #48]	@ (8008e68 <prvInitialiseTaskLists+0x6c>)
 8008e36:	f7fe faab 	bl	8007390 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008e3a:	480c      	ldr	r0, [pc, #48]	@ (8008e6c <prvInitialiseTaskLists+0x70>)
 8008e3c:	f7fe faa8 	bl	8007390 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008e40:	480b      	ldr	r0, [pc, #44]	@ (8008e70 <prvInitialiseTaskLists+0x74>)
 8008e42:	f7fe faa5 	bl	8007390 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008e46:	4b0b      	ldr	r3, [pc, #44]	@ (8008e74 <prvInitialiseTaskLists+0x78>)
 8008e48:	4a05      	ldr	r2, [pc, #20]	@ (8008e60 <prvInitialiseTaskLists+0x64>)
 8008e4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8008e78 <prvInitialiseTaskLists+0x7c>)
 8008e4e:	4a05      	ldr	r2, [pc, #20]	@ (8008e64 <prvInitialiseTaskLists+0x68>)
 8008e50:	601a      	str	r2, [r3, #0]
}
 8008e52:	bf00      	nop
 8008e54:	3708      	adds	r7, #8
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}
 8008e5a:	bf00      	nop
 8008e5c:	20000988 	.word	0x20000988
 8008e60:	20000de8 	.word	0x20000de8
 8008e64:	20000dfc 	.word	0x20000dfc
 8008e68:	20000e18 	.word	0x20000e18
 8008e6c:	20000e2c 	.word	0x20000e2c
 8008e70:	20000e44 	.word	0x20000e44
 8008e74:	20000e10 	.word	0x20000e10
 8008e78:	20000e14 	.word	0x20000e14

08008e7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b082      	sub	sp, #8
 8008e80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008e82:	e019      	b.n	8008eb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008e84:	f000 fef8 	bl	8009c78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e88:	4b10      	ldr	r3, [pc, #64]	@ (8008ecc <prvCheckTasksWaitingTermination+0x50>)
 8008e8a:	68db      	ldr	r3, [r3, #12]
 8008e8c:	68db      	ldr	r3, [r3, #12]
 8008e8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	3304      	adds	r3, #4
 8008e94:	4618      	mov	r0, r3
 8008e96:	f7fe fb05 	bl	80074a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8008ed0 <prvCheckTasksWaitingTermination+0x54>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	3b01      	subs	r3, #1
 8008ea0:	4a0b      	ldr	r2, [pc, #44]	@ (8008ed0 <prvCheckTasksWaitingTermination+0x54>)
 8008ea2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8008ed4 <prvCheckTasksWaitingTermination+0x58>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	3b01      	subs	r3, #1
 8008eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8008ed4 <prvCheckTasksWaitingTermination+0x58>)
 8008eac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008eae:	f000 ff15 	bl	8009cdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f000 f810 	bl	8008ed8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008eb8:	4b06      	ldr	r3, [pc, #24]	@ (8008ed4 <prvCheckTasksWaitingTermination+0x58>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d1e1      	bne.n	8008e84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008ec0:	bf00      	nop
 8008ec2:	bf00      	nop
 8008ec4:	3708      	adds	r7, #8
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	bf00      	nop
 8008ecc:	20000e2c 	.word	0x20000e2c
 8008ed0:	20000e58 	.word	0x20000e58
 8008ed4:	20000e40 	.word	0x20000e40

08008ed8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d108      	bne.n	8008efc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f001 f8b2 	bl	800a058 <vPortFree>
				vPortFree( pxTCB );
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f001 f8af 	bl	800a058 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008efa:	e019      	b.n	8008f30 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d103      	bne.n	8008f0e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f001 f8a6 	bl	800a058 <vPortFree>
	}
 8008f0c:	e010      	b.n	8008f30 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008f14:	2b02      	cmp	r3, #2
 8008f16:	d00b      	beq.n	8008f30 <prvDeleteTCB+0x58>
	__asm volatile
 8008f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f1c:	f383 8811 	msr	BASEPRI, r3
 8008f20:	f3bf 8f6f 	isb	sy
 8008f24:	f3bf 8f4f 	dsb	sy
 8008f28:	60fb      	str	r3, [r7, #12]
}
 8008f2a:	bf00      	nop
 8008f2c:	bf00      	nop
 8008f2e:	e7fd      	b.n	8008f2c <prvDeleteTCB+0x54>
	}
 8008f30:	bf00      	nop
 8008f32:	3710      	adds	r7, #16
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b083      	sub	sp, #12
 8008f3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8008f70 <prvResetNextTaskUnblockTime+0x38>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d104      	bne.n	8008f52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008f48:	4b0a      	ldr	r3, [pc, #40]	@ (8008f74 <prvResetNextTaskUnblockTime+0x3c>)
 8008f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008f50:	e008      	b.n	8008f64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f52:	4b07      	ldr	r3, [pc, #28]	@ (8008f70 <prvResetNextTaskUnblockTime+0x38>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	68db      	ldr	r3, [r3, #12]
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	4a04      	ldr	r2, [pc, #16]	@ (8008f74 <prvResetNextTaskUnblockTime+0x3c>)
 8008f62:	6013      	str	r3, [r2, #0]
}
 8008f64:	bf00      	nop
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr
 8008f70:	20000e10 	.word	0x20000e10
 8008f74:	20000e78 	.word	0x20000e78

08008f78 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008f78:	b480      	push	{r7}
 8008f7a:	b083      	sub	sp, #12
 8008f7c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8008f7e:	4b05      	ldr	r3, [pc, #20]	@ (8008f94 <xTaskGetCurrentTaskHandle+0x1c>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008f84:	687b      	ldr	r3, [r7, #4]
	}
 8008f86:	4618      	mov	r0, r3
 8008f88:	370c      	adds	r7, #12
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
 8008f92:	bf00      	nop
 8008f94:	20000984 	.word	0x20000984

08008f98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8008fcc <xTaskGetSchedulerState+0x34>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d102      	bne.n	8008fac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	607b      	str	r3, [r7, #4]
 8008faa:	e008      	b.n	8008fbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fac:	4b08      	ldr	r3, [pc, #32]	@ (8008fd0 <xTaskGetSchedulerState+0x38>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d102      	bne.n	8008fba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008fb4:	2302      	movs	r3, #2
 8008fb6:	607b      	str	r3, [r7, #4]
 8008fb8:	e001      	b.n	8008fbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008fbe:	687b      	ldr	r3, [r7, #4]
	}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr
 8008fcc:	20000e64 	.word	0x20000e64
 8008fd0:	20000e80 	.word	0x20000e80

08008fd4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b084      	sub	sp, #16
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d051      	beq.n	800908e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fee:	4b2a      	ldr	r3, [pc, #168]	@ (8009098 <xTaskPriorityInherit+0xc4>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d241      	bcs.n	800907c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	699b      	ldr	r3, [r3, #24]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	db06      	blt.n	800900e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009000:	4b25      	ldr	r3, [pc, #148]	@ (8009098 <xTaskPriorityInherit+0xc4>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009006:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	6959      	ldr	r1, [r3, #20]
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009016:	4613      	mov	r3, r2
 8009018:	009b      	lsls	r3, r3, #2
 800901a:	4413      	add	r3, r2
 800901c:	009b      	lsls	r3, r3, #2
 800901e:	4a1f      	ldr	r2, [pc, #124]	@ (800909c <xTaskPriorityInherit+0xc8>)
 8009020:	4413      	add	r3, r2
 8009022:	4299      	cmp	r1, r3
 8009024:	d122      	bne.n	800906c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	3304      	adds	r3, #4
 800902a:	4618      	mov	r0, r3
 800902c:	f7fe fa3a 	bl	80074a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009030:	4b19      	ldr	r3, [pc, #100]	@ (8009098 <xTaskPriorityInherit+0xc4>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800903e:	4b18      	ldr	r3, [pc, #96]	@ (80090a0 <xTaskPriorityInherit+0xcc>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	429a      	cmp	r2, r3
 8009044:	d903      	bls.n	800904e <xTaskPriorityInherit+0x7a>
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904a:	4a15      	ldr	r2, [pc, #84]	@ (80090a0 <xTaskPriorityInherit+0xcc>)
 800904c:	6013      	str	r3, [r2, #0]
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009052:	4613      	mov	r3, r2
 8009054:	009b      	lsls	r3, r3, #2
 8009056:	4413      	add	r3, r2
 8009058:	009b      	lsls	r3, r3, #2
 800905a:	4a10      	ldr	r2, [pc, #64]	@ (800909c <xTaskPriorityInherit+0xc8>)
 800905c:	441a      	add	r2, r3
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	3304      	adds	r3, #4
 8009062:	4619      	mov	r1, r3
 8009064:	4610      	mov	r0, r2
 8009066:	f7fe f9c0 	bl	80073ea <vListInsertEnd>
 800906a:	e004      	b.n	8009076 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800906c:	4b0a      	ldr	r3, [pc, #40]	@ (8009098 <xTaskPriorityInherit+0xc4>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009076:	2301      	movs	r3, #1
 8009078:	60fb      	str	r3, [r7, #12]
 800907a:	e008      	b.n	800908e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009080:	4b05      	ldr	r3, [pc, #20]	@ (8009098 <xTaskPriorityInherit+0xc4>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009086:	429a      	cmp	r2, r3
 8009088:	d201      	bcs.n	800908e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800908a:	2301      	movs	r3, #1
 800908c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800908e:	68fb      	ldr	r3, [r7, #12]
	}
 8009090:	4618      	mov	r0, r3
 8009092:	3710      	adds	r7, #16
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}
 8009098:	20000984 	.word	0x20000984
 800909c:	20000988 	.word	0x20000988
 80090a0:	20000e60 	.word	0x20000e60

080090a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80090b0:	2300      	movs	r3, #0
 80090b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d058      	beq.n	800916c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80090ba:	4b2f      	ldr	r3, [pc, #188]	@ (8009178 <xTaskPriorityDisinherit+0xd4>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	693a      	ldr	r2, [r7, #16]
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d00b      	beq.n	80090dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80090c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c8:	f383 8811 	msr	BASEPRI, r3
 80090cc:	f3bf 8f6f 	isb	sy
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	60fb      	str	r3, [r7, #12]
}
 80090d6:	bf00      	nop
 80090d8:	bf00      	nop
 80090da:	e7fd      	b.n	80090d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d10b      	bne.n	80090fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80090e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e8:	f383 8811 	msr	BASEPRI, r3
 80090ec:	f3bf 8f6f 	isb	sy
 80090f0:	f3bf 8f4f 	dsb	sy
 80090f4:	60bb      	str	r3, [r7, #8]
}
 80090f6:	bf00      	nop
 80090f8:	bf00      	nop
 80090fa:	e7fd      	b.n	80090f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009100:	1e5a      	subs	r2, r3, #1
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800910e:	429a      	cmp	r2, r3
 8009110:	d02c      	beq.n	800916c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009116:	2b00      	cmp	r3, #0
 8009118:	d128      	bne.n	800916c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	3304      	adds	r3, #4
 800911e:	4618      	mov	r0, r3
 8009120:	f7fe f9c0 	bl	80074a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009130:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800913c:	4b0f      	ldr	r3, [pc, #60]	@ (800917c <xTaskPriorityDisinherit+0xd8>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	429a      	cmp	r2, r3
 8009142:	d903      	bls.n	800914c <xTaskPriorityDisinherit+0xa8>
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009148:	4a0c      	ldr	r2, [pc, #48]	@ (800917c <xTaskPriorityDisinherit+0xd8>)
 800914a:	6013      	str	r3, [r2, #0]
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009150:	4613      	mov	r3, r2
 8009152:	009b      	lsls	r3, r3, #2
 8009154:	4413      	add	r3, r2
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	4a09      	ldr	r2, [pc, #36]	@ (8009180 <xTaskPriorityDisinherit+0xdc>)
 800915a:	441a      	add	r2, r3
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	3304      	adds	r3, #4
 8009160:	4619      	mov	r1, r3
 8009162:	4610      	mov	r0, r2
 8009164:	f7fe f941 	bl	80073ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009168:	2301      	movs	r3, #1
 800916a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800916c:	697b      	ldr	r3, [r7, #20]
	}
 800916e:	4618      	mov	r0, r3
 8009170:	3718      	adds	r7, #24
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	20000984 	.word	0x20000984
 800917c:	20000e60 	.word	0x20000e60
 8009180:	20000988 	.word	0x20000988

08009184 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009184:	b580      	push	{r7, lr}
 8009186:	b088      	sub	sp, #32
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009192:	2301      	movs	r3, #1
 8009194:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d06c      	beq.n	8009276 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800919c:	69bb      	ldr	r3, [r7, #24]
 800919e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d10b      	bne.n	80091bc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80091a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091a8:	f383 8811 	msr	BASEPRI, r3
 80091ac:	f3bf 8f6f 	isb	sy
 80091b0:	f3bf 8f4f 	dsb	sy
 80091b4:	60fb      	str	r3, [r7, #12]
}
 80091b6:	bf00      	nop
 80091b8:	bf00      	nop
 80091ba:	e7fd      	b.n	80091b8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80091bc:	69bb      	ldr	r3, [r7, #24]
 80091be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091c0:	683a      	ldr	r2, [r7, #0]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d902      	bls.n	80091cc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	61fb      	str	r3, [r7, #28]
 80091ca:	e002      	b.n	80091d2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80091cc:	69bb      	ldr	r3, [r7, #24]
 80091ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091d0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80091d2:	69bb      	ldr	r3, [r7, #24]
 80091d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091d6:	69fa      	ldr	r2, [r7, #28]
 80091d8:	429a      	cmp	r2, r3
 80091da:	d04c      	beq.n	8009276 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80091dc:	69bb      	ldr	r3, [r7, #24]
 80091de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091e0:	697a      	ldr	r2, [r7, #20]
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d147      	bne.n	8009276 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80091e6:	4b26      	ldr	r3, [pc, #152]	@ (8009280 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	69ba      	ldr	r2, [r7, #24]
 80091ec:	429a      	cmp	r2, r3
 80091ee:	d10b      	bne.n	8009208 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80091f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f4:	f383 8811 	msr	BASEPRI, r3
 80091f8:	f3bf 8f6f 	isb	sy
 80091fc:	f3bf 8f4f 	dsb	sy
 8009200:	60bb      	str	r3, [r7, #8]
}
 8009202:	bf00      	nop
 8009204:	bf00      	nop
 8009206:	e7fd      	b.n	8009204 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009208:	69bb      	ldr	r3, [r7, #24]
 800920a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800920c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800920e:	69bb      	ldr	r3, [r7, #24]
 8009210:	69fa      	ldr	r2, [r7, #28]
 8009212:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009214:	69bb      	ldr	r3, [r7, #24]
 8009216:	699b      	ldr	r3, [r3, #24]
 8009218:	2b00      	cmp	r3, #0
 800921a:	db04      	blt.n	8009226 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009226:	69bb      	ldr	r3, [r7, #24]
 8009228:	6959      	ldr	r1, [r3, #20]
 800922a:	693a      	ldr	r2, [r7, #16]
 800922c:	4613      	mov	r3, r2
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	4413      	add	r3, r2
 8009232:	009b      	lsls	r3, r3, #2
 8009234:	4a13      	ldr	r2, [pc, #76]	@ (8009284 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009236:	4413      	add	r3, r2
 8009238:	4299      	cmp	r1, r3
 800923a:	d11c      	bne.n	8009276 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800923c:	69bb      	ldr	r3, [r7, #24]
 800923e:	3304      	adds	r3, #4
 8009240:	4618      	mov	r0, r3
 8009242:	f7fe f92f 	bl	80074a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009246:	69bb      	ldr	r3, [r7, #24]
 8009248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800924a:	4b0f      	ldr	r3, [pc, #60]	@ (8009288 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	429a      	cmp	r2, r3
 8009250:	d903      	bls.n	800925a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009252:	69bb      	ldr	r3, [r7, #24]
 8009254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009256:	4a0c      	ldr	r2, [pc, #48]	@ (8009288 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009258:	6013      	str	r3, [r2, #0]
 800925a:	69bb      	ldr	r3, [r7, #24]
 800925c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800925e:	4613      	mov	r3, r2
 8009260:	009b      	lsls	r3, r3, #2
 8009262:	4413      	add	r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	4a07      	ldr	r2, [pc, #28]	@ (8009284 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009268:	441a      	add	r2, r3
 800926a:	69bb      	ldr	r3, [r7, #24]
 800926c:	3304      	adds	r3, #4
 800926e:	4619      	mov	r1, r3
 8009270:	4610      	mov	r0, r2
 8009272:	f7fe f8ba 	bl	80073ea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009276:	bf00      	nop
 8009278:	3720      	adds	r7, #32
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}
 800927e:	bf00      	nop
 8009280:	20000984 	.word	0x20000984
 8009284:	20000988 	.word	0x20000988
 8009288:	20000e60 	.word	0x20000e60

0800928c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800928c:	b480      	push	{r7}
 800928e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009290:	4b07      	ldr	r3, [pc, #28]	@ (80092b0 <pvTaskIncrementMutexHeldCount+0x24>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d004      	beq.n	80092a2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009298:	4b05      	ldr	r3, [pc, #20]	@ (80092b0 <pvTaskIncrementMutexHeldCount+0x24>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800929e:	3201      	adds	r2, #1
 80092a0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80092a2:	4b03      	ldr	r3, [pc, #12]	@ (80092b0 <pvTaskIncrementMutexHeldCount+0x24>)
 80092a4:	681b      	ldr	r3, [r3, #0]
	}
 80092a6:	4618      	mov	r0, r3
 80092a8:	46bd      	mov	sp, r7
 80092aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ae:	4770      	bx	lr
 80092b0:	20000984 	.word	0x20000984

080092b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b084      	sub	sp, #16
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80092be:	4b21      	ldr	r3, [pc, #132]	@ (8009344 <prvAddCurrentTaskToDelayedList+0x90>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80092c4:	4b20      	ldr	r3, [pc, #128]	@ (8009348 <prvAddCurrentTaskToDelayedList+0x94>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	3304      	adds	r3, #4
 80092ca:	4618      	mov	r0, r3
 80092cc:	f7fe f8ea 	bl	80074a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092d6:	d10a      	bne.n	80092ee <prvAddCurrentTaskToDelayedList+0x3a>
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d007      	beq.n	80092ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092de:	4b1a      	ldr	r3, [pc, #104]	@ (8009348 <prvAddCurrentTaskToDelayedList+0x94>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	3304      	adds	r3, #4
 80092e4:	4619      	mov	r1, r3
 80092e6:	4819      	ldr	r0, [pc, #100]	@ (800934c <prvAddCurrentTaskToDelayedList+0x98>)
 80092e8:	f7fe f87f 	bl	80073ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80092ec:	e026      	b.n	800933c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80092ee:	68fa      	ldr	r2, [r7, #12]
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	4413      	add	r3, r2
 80092f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80092f6:	4b14      	ldr	r3, [pc, #80]	@ (8009348 <prvAddCurrentTaskToDelayedList+0x94>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	68ba      	ldr	r2, [r7, #8]
 80092fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80092fe:	68ba      	ldr	r2, [r7, #8]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	429a      	cmp	r2, r3
 8009304:	d209      	bcs.n	800931a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009306:	4b12      	ldr	r3, [pc, #72]	@ (8009350 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009308:	681a      	ldr	r2, [r3, #0]
 800930a:	4b0f      	ldr	r3, [pc, #60]	@ (8009348 <prvAddCurrentTaskToDelayedList+0x94>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	3304      	adds	r3, #4
 8009310:	4619      	mov	r1, r3
 8009312:	4610      	mov	r0, r2
 8009314:	f7fe f88d 	bl	8007432 <vListInsert>
}
 8009318:	e010      	b.n	800933c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800931a:	4b0e      	ldr	r3, [pc, #56]	@ (8009354 <prvAddCurrentTaskToDelayedList+0xa0>)
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	4b0a      	ldr	r3, [pc, #40]	@ (8009348 <prvAddCurrentTaskToDelayedList+0x94>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	3304      	adds	r3, #4
 8009324:	4619      	mov	r1, r3
 8009326:	4610      	mov	r0, r2
 8009328:	f7fe f883 	bl	8007432 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800932c:	4b0a      	ldr	r3, [pc, #40]	@ (8009358 <prvAddCurrentTaskToDelayedList+0xa4>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	68ba      	ldr	r2, [r7, #8]
 8009332:	429a      	cmp	r2, r3
 8009334:	d202      	bcs.n	800933c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009336:	4a08      	ldr	r2, [pc, #32]	@ (8009358 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	6013      	str	r3, [r2, #0]
}
 800933c:	bf00      	nop
 800933e:	3710      	adds	r7, #16
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}
 8009344:	20000e5c 	.word	0x20000e5c
 8009348:	20000984 	.word	0x20000984
 800934c:	20000e44 	.word	0x20000e44
 8009350:	20000e14 	.word	0x20000e14
 8009354:	20000e10 	.word	0x20000e10
 8009358:	20000e78 	.word	0x20000e78

0800935c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b08a      	sub	sp, #40	@ 0x28
 8009360:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009362:	2300      	movs	r3, #0
 8009364:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009366:	f000 fb13 	bl	8009990 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800936a:	4b1d      	ldr	r3, [pc, #116]	@ (80093e0 <xTimerCreateTimerTask+0x84>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d021      	beq.n	80093b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009372:	2300      	movs	r3, #0
 8009374:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009376:	2300      	movs	r3, #0
 8009378:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800937a:	1d3a      	adds	r2, r7, #4
 800937c:	f107 0108 	add.w	r1, r7, #8
 8009380:	f107 030c 	add.w	r3, r7, #12
 8009384:	4618      	mov	r0, r3
 8009386:	f7fd ffe9 	bl	800735c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800938a:	6879      	ldr	r1, [r7, #4]
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	68fa      	ldr	r2, [r7, #12]
 8009390:	9202      	str	r2, [sp, #8]
 8009392:	9301      	str	r3, [sp, #4]
 8009394:	2302      	movs	r3, #2
 8009396:	9300      	str	r3, [sp, #0]
 8009398:	2300      	movs	r3, #0
 800939a:	460a      	mov	r2, r1
 800939c:	4911      	ldr	r1, [pc, #68]	@ (80093e4 <xTimerCreateTimerTask+0x88>)
 800939e:	4812      	ldr	r0, [pc, #72]	@ (80093e8 <xTimerCreateTimerTask+0x8c>)
 80093a0:	f7fe ffc0 	bl	8008324 <xTaskCreateStatic>
 80093a4:	4603      	mov	r3, r0
 80093a6:	4a11      	ldr	r2, [pc, #68]	@ (80093ec <xTimerCreateTimerTask+0x90>)
 80093a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80093aa:	4b10      	ldr	r3, [pc, #64]	@ (80093ec <xTimerCreateTimerTask+0x90>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d001      	beq.n	80093b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80093b2:	2301      	movs	r3, #1
 80093b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10b      	bne.n	80093d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80093bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c0:	f383 8811 	msr	BASEPRI, r3
 80093c4:	f3bf 8f6f 	isb	sy
 80093c8:	f3bf 8f4f 	dsb	sy
 80093cc:	613b      	str	r3, [r7, #16]
}
 80093ce:	bf00      	nop
 80093d0:	bf00      	nop
 80093d2:	e7fd      	b.n	80093d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80093d4:	697b      	ldr	r3, [r7, #20]
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	3718      	adds	r7, #24
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}
 80093de:	bf00      	nop
 80093e0:	20000eb4 	.word	0x20000eb4
 80093e4:	0800ad2c 	.word	0x0800ad2c
 80093e8:	08009529 	.word	0x08009529
 80093ec:	20000eb8 	.word	0x20000eb8

080093f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b08a      	sub	sp, #40	@ 0x28
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	607a      	str	r2, [r7, #4]
 80093fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80093fe:	2300      	movs	r3, #0
 8009400:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d10b      	bne.n	8009420 <xTimerGenericCommand+0x30>
	__asm volatile
 8009408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800940c:	f383 8811 	msr	BASEPRI, r3
 8009410:	f3bf 8f6f 	isb	sy
 8009414:	f3bf 8f4f 	dsb	sy
 8009418:	623b      	str	r3, [r7, #32]
}
 800941a:	bf00      	nop
 800941c:	bf00      	nop
 800941e:	e7fd      	b.n	800941c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009420:	4b19      	ldr	r3, [pc, #100]	@ (8009488 <xTimerGenericCommand+0x98>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d02a      	beq.n	800947e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	2b05      	cmp	r3, #5
 8009438:	dc18      	bgt.n	800946c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800943a:	f7ff fdad 	bl	8008f98 <xTaskGetSchedulerState>
 800943e:	4603      	mov	r3, r0
 8009440:	2b02      	cmp	r3, #2
 8009442:	d109      	bne.n	8009458 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009444:	4b10      	ldr	r3, [pc, #64]	@ (8009488 <xTimerGenericCommand+0x98>)
 8009446:	6818      	ldr	r0, [r3, #0]
 8009448:	f107 0110 	add.w	r1, r7, #16
 800944c:	2300      	movs	r3, #0
 800944e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009450:	f7fe fa50 	bl	80078f4 <xQueueGenericSend>
 8009454:	6278      	str	r0, [r7, #36]	@ 0x24
 8009456:	e012      	b.n	800947e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009458:	4b0b      	ldr	r3, [pc, #44]	@ (8009488 <xTimerGenericCommand+0x98>)
 800945a:	6818      	ldr	r0, [r3, #0]
 800945c:	f107 0110 	add.w	r1, r7, #16
 8009460:	2300      	movs	r3, #0
 8009462:	2200      	movs	r2, #0
 8009464:	f7fe fa46 	bl	80078f4 <xQueueGenericSend>
 8009468:	6278      	str	r0, [r7, #36]	@ 0x24
 800946a:	e008      	b.n	800947e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800946c:	4b06      	ldr	r3, [pc, #24]	@ (8009488 <xTimerGenericCommand+0x98>)
 800946e:	6818      	ldr	r0, [r3, #0]
 8009470:	f107 0110 	add.w	r1, r7, #16
 8009474:	2300      	movs	r3, #0
 8009476:	683a      	ldr	r2, [r7, #0]
 8009478:	f7fe fb3e 	bl	8007af8 <xQueueGenericSendFromISR>
 800947c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800947e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009480:	4618      	mov	r0, r3
 8009482:	3728      	adds	r7, #40	@ 0x28
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}
 8009488:	20000eb4 	.word	0x20000eb4

0800948c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b088      	sub	sp, #32
 8009490:	af02      	add	r7, sp, #8
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009496:	4b23      	ldr	r3, [pc, #140]	@ (8009524 <prvProcessExpiredTimer+0x98>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	68db      	ldr	r3, [r3, #12]
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	3304      	adds	r3, #4
 80094a4:	4618      	mov	r0, r3
 80094a6:	f7fd fffd 	bl	80074a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80094b0:	f003 0304 	and.w	r3, r3, #4
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d023      	beq.n	8009500 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	699a      	ldr	r2, [r3, #24]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	18d1      	adds	r1, r2, r3
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	683a      	ldr	r2, [r7, #0]
 80094c4:	6978      	ldr	r0, [r7, #20]
 80094c6:	f000 f8d5 	bl	8009674 <prvInsertTimerInActiveList>
 80094ca:	4603      	mov	r3, r0
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d020      	beq.n	8009512 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80094d0:	2300      	movs	r3, #0
 80094d2:	9300      	str	r3, [sp, #0]
 80094d4:	2300      	movs	r3, #0
 80094d6:	687a      	ldr	r2, [r7, #4]
 80094d8:	2100      	movs	r1, #0
 80094da:	6978      	ldr	r0, [r7, #20]
 80094dc:	f7ff ff88 	bl	80093f0 <xTimerGenericCommand>
 80094e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d114      	bne.n	8009512 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80094e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ec:	f383 8811 	msr	BASEPRI, r3
 80094f0:	f3bf 8f6f 	isb	sy
 80094f4:	f3bf 8f4f 	dsb	sy
 80094f8:	60fb      	str	r3, [r7, #12]
}
 80094fa:	bf00      	nop
 80094fc:	bf00      	nop
 80094fe:	e7fd      	b.n	80094fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009506:	f023 0301 	bic.w	r3, r3, #1
 800950a:	b2da      	uxtb	r2, r3
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	6a1b      	ldr	r3, [r3, #32]
 8009516:	6978      	ldr	r0, [r7, #20]
 8009518:	4798      	blx	r3
}
 800951a:	bf00      	nop
 800951c:	3718      	adds	r7, #24
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	20000eac 	.word	0x20000eac

08009528 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b084      	sub	sp, #16
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009530:	f107 0308 	add.w	r3, r7, #8
 8009534:	4618      	mov	r0, r3
 8009536:	f000 f859 	bl	80095ec <prvGetNextExpireTime>
 800953a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	4619      	mov	r1, r3
 8009540:	68f8      	ldr	r0, [r7, #12]
 8009542:	f000 f805 	bl	8009550 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009546:	f000 f8d7 	bl	80096f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800954a:	bf00      	nop
 800954c:	e7f0      	b.n	8009530 <prvTimerTask+0x8>
	...

08009550 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800955a:	f7ff f927 	bl	80087ac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800955e:	f107 0308 	add.w	r3, r7, #8
 8009562:	4618      	mov	r0, r3
 8009564:	f000 f866 	bl	8009634 <prvSampleTimeNow>
 8009568:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d130      	bne.n	80095d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d10a      	bne.n	800958c <prvProcessTimerOrBlockTask+0x3c>
 8009576:	687a      	ldr	r2, [r7, #4]
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	429a      	cmp	r2, r3
 800957c:	d806      	bhi.n	800958c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800957e:	f7ff f923 	bl	80087c8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009582:	68f9      	ldr	r1, [r7, #12]
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f7ff ff81 	bl	800948c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800958a:	e024      	b.n	80095d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d008      	beq.n	80095a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009592:	4b13      	ldr	r3, [pc, #76]	@ (80095e0 <prvProcessTimerOrBlockTask+0x90>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d101      	bne.n	80095a0 <prvProcessTimerOrBlockTask+0x50>
 800959c:	2301      	movs	r3, #1
 800959e:	e000      	b.n	80095a2 <prvProcessTimerOrBlockTask+0x52>
 80095a0:	2300      	movs	r3, #0
 80095a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80095a4:	4b0f      	ldr	r3, [pc, #60]	@ (80095e4 <prvProcessTimerOrBlockTask+0x94>)
 80095a6:	6818      	ldr	r0, [r3, #0]
 80095a8:	687a      	ldr	r2, [r7, #4]
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	1ad3      	subs	r3, r2, r3
 80095ae:	683a      	ldr	r2, [r7, #0]
 80095b0:	4619      	mov	r1, r3
 80095b2:	f7fe fe83 	bl	80082bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80095b6:	f7ff f907 	bl	80087c8 <xTaskResumeAll>
 80095ba:	4603      	mov	r3, r0
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d10a      	bne.n	80095d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80095c0:	4b09      	ldr	r3, [pc, #36]	@ (80095e8 <prvProcessTimerOrBlockTask+0x98>)
 80095c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095c6:	601a      	str	r2, [r3, #0]
 80095c8:	f3bf 8f4f 	dsb	sy
 80095cc:	f3bf 8f6f 	isb	sy
}
 80095d0:	e001      	b.n	80095d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80095d2:	f7ff f8f9 	bl	80087c8 <xTaskResumeAll>
}
 80095d6:	bf00      	nop
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}
 80095de:	bf00      	nop
 80095e0:	20000eb0 	.word	0x20000eb0
 80095e4:	20000eb4 	.word	0x20000eb4
 80095e8:	e000ed04 	.word	0xe000ed04

080095ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80095ec:	b480      	push	{r7}
 80095ee:	b085      	sub	sp, #20
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80095f4:	4b0e      	ldr	r3, [pc, #56]	@ (8009630 <prvGetNextExpireTime+0x44>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d101      	bne.n	8009602 <prvGetNextExpireTime+0x16>
 80095fe:	2201      	movs	r2, #1
 8009600:	e000      	b.n	8009604 <prvGetNextExpireTime+0x18>
 8009602:	2200      	movs	r2, #0
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d105      	bne.n	800961c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009610:	4b07      	ldr	r3, [pc, #28]	@ (8009630 <prvGetNextExpireTime+0x44>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	68db      	ldr	r3, [r3, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	60fb      	str	r3, [r7, #12]
 800961a:	e001      	b.n	8009620 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800961c:	2300      	movs	r3, #0
 800961e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009620:	68fb      	ldr	r3, [r7, #12]
}
 8009622:	4618      	mov	r0, r3
 8009624:	3714      	adds	r7, #20
 8009626:	46bd      	mov	sp, r7
 8009628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962c:	4770      	bx	lr
 800962e:	bf00      	nop
 8009630:	20000eac 	.word	0x20000eac

08009634 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b084      	sub	sp, #16
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800963c:	f7ff f962 	bl	8008904 <xTaskGetTickCount>
 8009640:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009642:	4b0b      	ldr	r3, [pc, #44]	@ (8009670 <prvSampleTimeNow+0x3c>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	68fa      	ldr	r2, [r7, #12]
 8009648:	429a      	cmp	r2, r3
 800964a:	d205      	bcs.n	8009658 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800964c:	f000 f93a 	bl	80098c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	601a      	str	r2, [r3, #0]
 8009656:	e002      	b.n	800965e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2200      	movs	r2, #0
 800965c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800965e:	4a04      	ldr	r2, [pc, #16]	@ (8009670 <prvSampleTimeNow+0x3c>)
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009664:	68fb      	ldr	r3, [r7, #12]
}
 8009666:	4618      	mov	r0, r3
 8009668:	3710      	adds	r7, #16
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	20000ebc 	.word	0x20000ebc

08009674 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b086      	sub	sp, #24
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	607a      	str	r2, [r7, #4]
 8009680:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009682:	2300      	movs	r3, #0
 8009684:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	68ba      	ldr	r2, [r7, #8]
 800968a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	68fa      	ldr	r2, [r7, #12]
 8009690:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009692:	68ba      	ldr	r2, [r7, #8]
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	429a      	cmp	r2, r3
 8009698:	d812      	bhi.n	80096c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800969a:	687a      	ldr	r2, [r7, #4]
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	1ad2      	subs	r2, r2, r3
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	699b      	ldr	r3, [r3, #24]
 80096a4:	429a      	cmp	r2, r3
 80096a6:	d302      	bcc.n	80096ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80096a8:	2301      	movs	r3, #1
 80096aa:	617b      	str	r3, [r7, #20]
 80096ac:	e01b      	b.n	80096e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80096ae:	4b10      	ldr	r3, [pc, #64]	@ (80096f0 <prvInsertTimerInActiveList+0x7c>)
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	3304      	adds	r3, #4
 80096b6:	4619      	mov	r1, r3
 80096b8:	4610      	mov	r0, r2
 80096ba:	f7fd feba 	bl	8007432 <vListInsert>
 80096be:	e012      	b.n	80096e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80096c0:	687a      	ldr	r2, [r7, #4]
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	429a      	cmp	r2, r3
 80096c6:	d206      	bcs.n	80096d6 <prvInsertTimerInActiveList+0x62>
 80096c8:	68ba      	ldr	r2, [r7, #8]
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d302      	bcc.n	80096d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80096d0:	2301      	movs	r3, #1
 80096d2:	617b      	str	r3, [r7, #20]
 80096d4:	e007      	b.n	80096e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80096d6:	4b07      	ldr	r3, [pc, #28]	@ (80096f4 <prvInsertTimerInActiveList+0x80>)
 80096d8:	681a      	ldr	r2, [r3, #0]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	3304      	adds	r3, #4
 80096de:	4619      	mov	r1, r3
 80096e0:	4610      	mov	r0, r2
 80096e2:	f7fd fea6 	bl	8007432 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80096e6:	697b      	ldr	r3, [r7, #20]
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3718      	adds	r7, #24
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}
 80096f0:	20000eb0 	.word	0x20000eb0
 80096f4:	20000eac 	.word	0x20000eac

080096f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b08e      	sub	sp, #56	@ 0x38
 80096fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80096fe:	e0ce      	b.n	800989e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2b00      	cmp	r3, #0
 8009704:	da19      	bge.n	800973a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009706:	1d3b      	adds	r3, r7, #4
 8009708:	3304      	adds	r3, #4
 800970a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800970c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800970e:	2b00      	cmp	r3, #0
 8009710:	d10b      	bne.n	800972a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009716:	f383 8811 	msr	BASEPRI, r3
 800971a:	f3bf 8f6f 	isb	sy
 800971e:	f3bf 8f4f 	dsb	sy
 8009722:	61fb      	str	r3, [r7, #28]
}
 8009724:	bf00      	nop
 8009726:	bf00      	nop
 8009728:	e7fd      	b.n	8009726 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800972a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009730:	6850      	ldr	r0, [r2, #4]
 8009732:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009734:	6892      	ldr	r2, [r2, #8]
 8009736:	4611      	mov	r1, r2
 8009738:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2b00      	cmp	r3, #0
 800973e:	f2c0 80ae 	blt.w	800989e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009748:	695b      	ldr	r3, [r3, #20]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d004      	beq.n	8009758 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800974e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009750:	3304      	adds	r3, #4
 8009752:	4618      	mov	r0, r3
 8009754:	f7fd fea6 	bl	80074a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009758:	463b      	mov	r3, r7
 800975a:	4618      	mov	r0, r3
 800975c:	f7ff ff6a 	bl	8009634 <prvSampleTimeNow>
 8009760:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2b09      	cmp	r3, #9
 8009766:	f200 8097 	bhi.w	8009898 <prvProcessReceivedCommands+0x1a0>
 800976a:	a201      	add	r2, pc, #4	@ (adr r2, 8009770 <prvProcessReceivedCommands+0x78>)
 800976c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009770:	08009799 	.word	0x08009799
 8009774:	08009799 	.word	0x08009799
 8009778:	08009799 	.word	0x08009799
 800977c:	0800980f 	.word	0x0800980f
 8009780:	08009823 	.word	0x08009823
 8009784:	0800986f 	.word	0x0800986f
 8009788:	08009799 	.word	0x08009799
 800978c:	08009799 	.word	0x08009799
 8009790:	0800980f 	.word	0x0800980f
 8009794:	08009823 	.word	0x08009823
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800979a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800979e:	f043 0301 	orr.w	r3, r3, #1
 80097a2:	b2da      	uxtb	r2, r3
 80097a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80097aa:	68ba      	ldr	r2, [r7, #8]
 80097ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097ae:	699b      	ldr	r3, [r3, #24]
 80097b0:	18d1      	adds	r1, r2, r3
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097b8:	f7ff ff5c 	bl	8009674 <prvInsertTimerInActiveList>
 80097bc:	4603      	mov	r3, r0
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d06c      	beq.n	800989c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c4:	6a1b      	ldr	r3, [r3, #32]
 80097c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80097ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097d0:	f003 0304 	and.w	r3, r3, #4
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d061      	beq.n	800989c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80097d8:	68ba      	ldr	r2, [r7, #8]
 80097da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097dc:	699b      	ldr	r3, [r3, #24]
 80097de:	441a      	add	r2, r3
 80097e0:	2300      	movs	r3, #0
 80097e2:	9300      	str	r3, [sp, #0]
 80097e4:	2300      	movs	r3, #0
 80097e6:	2100      	movs	r1, #0
 80097e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097ea:	f7ff fe01 	bl	80093f0 <xTimerGenericCommand>
 80097ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80097f0:	6a3b      	ldr	r3, [r7, #32]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d152      	bne.n	800989c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80097f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097fa:	f383 8811 	msr	BASEPRI, r3
 80097fe:	f3bf 8f6f 	isb	sy
 8009802:	f3bf 8f4f 	dsb	sy
 8009806:	61bb      	str	r3, [r7, #24]
}
 8009808:	bf00      	nop
 800980a:	bf00      	nop
 800980c:	e7fd      	b.n	800980a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800980e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009810:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009814:	f023 0301 	bic.w	r3, r3, #1
 8009818:	b2da      	uxtb	r2, r3
 800981a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009820:	e03d      	b.n	800989e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009824:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009828:	f043 0301 	orr.w	r3, r3, #1
 800982c:	b2da      	uxtb	r2, r3
 800982e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009830:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009834:	68ba      	ldr	r2, [r7, #8]
 8009836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009838:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800983a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983c:	699b      	ldr	r3, [r3, #24]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d10b      	bne.n	800985a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009846:	f383 8811 	msr	BASEPRI, r3
 800984a:	f3bf 8f6f 	isb	sy
 800984e:	f3bf 8f4f 	dsb	sy
 8009852:	617b      	str	r3, [r7, #20]
}
 8009854:	bf00      	nop
 8009856:	bf00      	nop
 8009858:	e7fd      	b.n	8009856 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800985a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800985c:	699a      	ldr	r2, [r3, #24]
 800985e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009860:	18d1      	adds	r1, r2, r3
 8009862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009864:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009868:	f7ff ff04 	bl	8009674 <prvInsertTimerInActiveList>
					break;
 800986c:	e017      	b.n	800989e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800986e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009870:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009874:	f003 0302 	and.w	r3, r3, #2
 8009878:	2b00      	cmp	r3, #0
 800987a:	d103      	bne.n	8009884 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800987c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800987e:	f000 fbeb 	bl	800a058 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009882:	e00c      	b.n	800989e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009886:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800988a:	f023 0301 	bic.w	r3, r3, #1
 800988e:	b2da      	uxtb	r2, r3
 8009890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009892:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009896:	e002      	b.n	800989e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009898:	bf00      	nop
 800989a:	e000      	b.n	800989e <prvProcessReceivedCommands+0x1a6>
					break;
 800989c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800989e:	4b08      	ldr	r3, [pc, #32]	@ (80098c0 <prvProcessReceivedCommands+0x1c8>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	1d39      	adds	r1, r7, #4
 80098a4:	2200      	movs	r2, #0
 80098a6:	4618      	mov	r0, r3
 80098a8:	f7fe f9c4 	bl	8007c34 <xQueueReceive>
 80098ac:	4603      	mov	r3, r0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	f47f af26 	bne.w	8009700 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80098b4:	bf00      	nop
 80098b6:	bf00      	nop
 80098b8:	3730      	adds	r7, #48	@ 0x30
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop
 80098c0:	20000eb4 	.word	0x20000eb4

080098c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b088      	sub	sp, #32
 80098c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80098ca:	e049      	b.n	8009960 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80098cc:	4b2e      	ldr	r3, [pc, #184]	@ (8009988 <prvSwitchTimerLists+0xc4>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098d6:	4b2c      	ldr	r3, [pc, #176]	@ (8009988 <prvSwitchTimerLists+0xc4>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	68db      	ldr	r3, [r3, #12]
 80098dc:	68db      	ldr	r3, [r3, #12]
 80098de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	3304      	adds	r3, #4
 80098e4:	4618      	mov	r0, r3
 80098e6:	f7fd fddd 	bl	80074a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	6a1b      	ldr	r3, [r3, #32]
 80098ee:	68f8      	ldr	r0, [r7, #12]
 80098f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098f8:	f003 0304 	and.w	r3, r3, #4
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d02f      	beq.n	8009960 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	699b      	ldr	r3, [r3, #24]
 8009904:	693a      	ldr	r2, [r7, #16]
 8009906:	4413      	add	r3, r2
 8009908:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800990a:	68ba      	ldr	r2, [r7, #8]
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	429a      	cmp	r2, r3
 8009910:	d90e      	bls.n	8009930 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	68ba      	ldr	r2, [r7, #8]
 8009916:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	68fa      	ldr	r2, [r7, #12]
 800991c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800991e:	4b1a      	ldr	r3, [pc, #104]	@ (8009988 <prvSwitchTimerLists+0xc4>)
 8009920:	681a      	ldr	r2, [r3, #0]
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	3304      	adds	r3, #4
 8009926:	4619      	mov	r1, r3
 8009928:	4610      	mov	r0, r2
 800992a:	f7fd fd82 	bl	8007432 <vListInsert>
 800992e:	e017      	b.n	8009960 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009930:	2300      	movs	r3, #0
 8009932:	9300      	str	r3, [sp, #0]
 8009934:	2300      	movs	r3, #0
 8009936:	693a      	ldr	r2, [r7, #16]
 8009938:	2100      	movs	r1, #0
 800993a:	68f8      	ldr	r0, [r7, #12]
 800993c:	f7ff fd58 	bl	80093f0 <xTimerGenericCommand>
 8009940:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d10b      	bne.n	8009960 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800994c:	f383 8811 	msr	BASEPRI, r3
 8009950:	f3bf 8f6f 	isb	sy
 8009954:	f3bf 8f4f 	dsb	sy
 8009958:	603b      	str	r3, [r7, #0]
}
 800995a:	bf00      	nop
 800995c:	bf00      	nop
 800995e:	e7fd      	b.n	800995c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009960:	4b09      	ldr	r3, [pc, #36]	@ (8009988 <prvSwitchTimerLists+0xc4>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d1b0      	bne.n	80098cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800996a:	4b07      	ldr	r3, [pc, #28]	@ (8009988 <prvSwitchTimerLists+0xc4>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009970:	4b06      	ldr	r3, [pc, #24]	@ (800998c <prvSwitchTimerLists+0xc8>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4a04      	ldr	r2, [pc, #16]	@ (8009988 <prvSwitchTimerLists+0xc4>)
 8009976:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009978:	4a04      	ldr	r2, [pc, #16]	@ (800998c <prvSwitchTimerLists+0xc8>)
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	6013      	str	r3, [r2, #0]
}
 800997e:	bf00      	nop
 8009980:	3718      	adds	r7, #24
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}
 8009986:	bf00      	nop
 8009988:	20000eac 	.word	0x20000eac
 800998c:	20000eb0 	.word	0x20000eb0

08009990 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b082      	sub	sp, #8
 8009994:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009996:	f000 f96f 	bl	8009c78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800999a:	4b15      	ldr	r3, [pc, #84]	@ (80099f0 <prvCheckForValidListAndQueue+0x60>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d120      	bne.n	80099e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80099a2:	4814      	ldr	r0, [pc, #80]	@ (80099f4 <prvCheckForValidListAndQueue+0x64>)
 80099a4:	f7fd fcf4 	bl	8007390 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80099a8:	4813      	ldr	r0, [pc, #76]	@ (80099f8 <prvCheckForValidListAndQueue+0x68>)
 80099aa:	f7fd fcf1 	bl	8007390 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80099ae:	4b13      	ldr	r3, [pc, #76]	@ (80099fc <prvCheckForValidListAndQueue+0x6c>)
 80099b0:	4a10      	ldr	r2, [pc, #64]	@ (80099f4 <prvCheckForValidListAndQueue+0x64>)
 80099b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80099b4:	4b12      	ldr	r3, [pc, #72]	@ (8009a00 <prvCheckForValidListAndQueue+0x70>)
 80099b6:	4a10      	ldr	r2, [pc, #64]	@ (80099f8 <prvCheckForValidListAndQueue+0x68>)
 80099b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80099ba:	2300      	movs	r3, #0
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	4b11      	ldr	r3, [pc, #68]	@ (8009a04 <prvCheckForValidListAndQueue+0x74>)
 80099c0:	4a11      	ldr	r2, [pc, #68]	@ (8009a08 <prvCheckForValidListAndQueue+0x78>)
 80099c2:	2110      	movs	r1, #16
 80099c4:	200a      	movs	r0, #10
 80099c6:	f7fd fe01 	bl	80075cc <xQueueGenericCreateStatic>
 80099ca:	4603      	mov	r3, r0
 80099cc:	4a08      	ldr	r2, [pc, #32]	@ (80099f0 <prvCheckForValidListAndQueue+0x60>)
 80099ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80099d0:	4b07      	ldr	r3, [pc, #28]	@ (80099f0 <prvCheckForValidListAndQueue+0x60>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d005      	beq.n	80099e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80099d8:	4b05      	ldr	r3, [pc, #20]	@ (80099f0 <prvCheckForValidListAndQueue+0x60>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	490b      	ldr	r1, [pc, #44]	@ (8009a0c <prvCheckForValidListAndQueue+0x7c>)
 80099de:	4618      	mov	r0, r3
 80099e0:	f7fe fc42 	bl	8008268 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80099e4:	f000 f97a 	bl	8009cdc <vPortExitCritical>
}
 80099e8:	bf00      	nop
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	20000eb4 	.word	0x20000eb4
 80099f4:	20000e84 	.word	0x20000e84
 80099f8:	20000e98 	.word	0x20000e98
 80099fc:	20000eac 	.word	0x20000eac
 8009a00:	20000eb0 	.word	0x20000eb0
 8009a04:	20000f60 	.word	0x20000f60
 8009a08:	20000ec0 	.word	0x20000ec0
 8009a0c:	0800ad34 	.word	0x0800ad34

08009a10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009a10:	b480      	push	{r7}
 8009a12:	b085      	sub	sp, #20
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	60f8      	str	r0, [r7, #12]
 8009a18:	60b9      	str	r1, [r7, #8]
 8009a1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	3b04      	subs	r3, #4
 8009a20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009a28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	3b04      	subs	r3, #4
 8009a2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	f023 0201 	bic.w	r2, r3, #1
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	3b04      	subs	r3, #4
 8009a3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009a40:	4a0c      	ldr	r2, [pc, #48]	@ (8009a74 <pxPortInitialiseStack+0x64>)
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	3b14      	subs	r3, #20
 8009a4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	3b04      	subs	r3, #4
 8009a56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f06f 0202 	mvn.w	r2, #2
 8009a5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	3b20      	subs	r3, #32
 8009a64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009a66:	68fb      	ldr	r3, [r7, #12]
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3714      	adds	r7, #20
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a72:	4770      	bx	lr
 8009a74:	08009a79 	.word	0x08009a79

08009a78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b085      	sub	sp, #20
 8009a7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009a82:	4b13      	ldr	r3, [pc, #76]	@ (8009ad0 <prvTaskExitError+0x58>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a8a:	d00b      	beq.n	8009aa4 <prvTaskExitError+0x2c>
	__asm volatile
 8009a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a90:	f383 8811 	msr	BASEPRI, r3
 8009a94:	f3bf 8f6f 	isb	sy
 8009a98:	f3bf 8f4f 	dsb	sy
 8009a9c:	60fb      	str	r3, [r7, #12]
}
 8009a9e:	bf00      	nop
 8009aa0:	bf00      	nop
 8009aa2:	e7fd      	b.n	8009aa0 <prvTaskExitError+0x28>
	__asm volatile
 8009aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa8:	f383 8811 	msr	BASEPRI, r3
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	60bb      	str	r3, [r7, #8]
}
 8009ab6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009ab8:	bf00      	nop
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d0fc      	beq.n	8009aba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009ac0:	bf00      	nop
 8009ac2:	bf00      	nop
 8009ac4:	3714      	adds	r7, #20
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	20000010 	.word	0x20000010
	...

08009ae0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009ae0:	4b07      	ldr	r3, [pc, #28]	@ (8009b00 <pxCurrentTCBConst2>)
 8009ae2:	6819      	ldr	r1, [r3, #0]
 8009ae4:	6808      	ldr	r0, [r1, #0]
 8009ae6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aea:	f380 8809 	msr	PSP, r0
 8009aee:	f3bf 8f6f 	isb	sy
 8009af2:	f04f 0000 	mov.w	r0, #0
 8009af6:	f380 8811 	msr	BASEPRI, r0
 8009afa:	4770      	bx	lr
 8009afc:	f3af 8000 	nop.w

08009b00 <pxCurrentTCBConst2>:
 8009b00:	20000984 	.word	0x20000984
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009b04:	bf00      	nop
 8009b06:	bf00      	nop

08009b08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009b08:	4808      	ldr	r0, [pc, #32]	@ (8009b2c <prvPortStartFirstTask+0x24>)
 8009b0a:	6800      	ldr	r0, [r0, #0]
 8009b0c:	6800      	ldr	r0, [r0, #0]
 8009b0e:	f380 8808 	msr	MSP, r0
 8009b12:	f04f 0000 	mov.w	r0, #0
 8009b16:	f380 8814 	msr	CONTROL, r0
 8009b1a:	b662      	cpsie	i
 8009b1c:	b661      	cpsie	f
 8009b1e:	f3bf 8f4f 	dsb	sy
 8009b22:	f3bf 8f6f 	isb	sy
 8009b26:	df00      	svc	0
 8009b28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009b2a:	bf00      	nop
 8009b2c:	e000ed08 	.word	0xe000ed08

08009b30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b086      	sub	sp, #24
 8009b34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009b36:	4b47      	ldr	r3, [pc, #284]	@ (8009c54 <xPortStartScheduler+0x124>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	4a47      	ldr	r2, [pc, #284]	@ (8009c58 <xPortStartScheduler+0x128>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d10b      	bne.n	8009b58 <xPortStartScheduler+0x28>
	__asm volatile
 8009b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b44:	f383 8811 	msr	BASEPRI, r3
 8009b48:	f3bf 8f6f 	isb	sy
 8009b4c:	f3bf 8f4f 	dsb	sy
 8009b50:	60fb      	str	r3, [r7, #12]
}
 8009b52:	bf00      	nop
 8009b54:	bf00      	nop
 8009b56:	e7fd      	b.n	8009b54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009b58:	4b3e      	ldr	r3, [pc, #248]	@ (8009c54 <xPortStartScheduler+0x124>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4a3f      	ldr	r2, [pc, #252]	@ (8009c5c <xPortStartScheduler+0x12c>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d10b      	bne.n	8009b7a <xPortStartScheduler+0x4a>
	__asm volatile
 8009b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b66:	f383 8811 	msr	BASEPRI, r3
 8009b6a:	f3bf 8f6f 	isb	sy
 8009b6e:	f3bf 8f4f 	dsb	sy
 8009b72:	613b      	str	r3, [r7, #16]
}
 8009b74:	bf00      	nop
 8009b76:	bf00      	nop
 8009b78:	e7fd      	b.n	8009b76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009b7a:	4b39      	ldr	r3, [pc, #228]	@ (8009c60 <xPortStartScheduler+0x130>)
 8009b7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	b2db      	uxtb	r3, r3
 8009b84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	22ff      	movs	r2, #255	@ 0xff
 8009b8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	b2db      	uxtb	r3, r3
 8009b92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009b94:	78fb      	ldrb	r3, [r7, #3]
 8009b96:	b2db      	uxtb	r3, r3
 8009b98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009b9c:	b2da      	uxtb	r2, r3
 8009b9e:	4b31      	ldr	r3, [pc, #196]	@ (8009c64 <xPortStartScheduler+0x134>)
 8009ba0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009ba2:	4b31      	ldr	r3, [pc, #196]	@ (8009c68 <xPortStartScheduler+0x138>)
 8009ba4:	2207      	movs	r2, #7
 8009ba6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ba8:	e009      	b.n	8009bbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009baa:	4b2f      	ldr	r3, [pc, #188]	@ (8009c68 <xPortStartScheduler+0x138>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	3b01      	subs	r3, #1
 8009bb0:	4a2d      	ldr	r2, [pc, #180]	@ (8009c68 <xPortStartScheduler+0x138>)
 8009bb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009bb4:	78fb      	ldrb	r3, [r7, #3]
 8009bb6:	b2db      	uxtb	r3, r3
 8009bb8:	005b      	lsls	r3, r3, #1
 8009bba:	b2db      	uxtb	r3, r3
 8009bbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009bbe:	78fb      	ldrb	r3, [r7, #3]
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bc6:	2b80      	cmp	r3, #128	@ 0x80
 8009bc8:	d0ef      	beq.n	8009baa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009bca:	4b27      	ldr	r3, [pc, #156]	@ (8009c68 <xPortStartScheduler+0x138>)
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f1c3 0307 	rsb	r3, r3, #7
 8009bd2:	2b04      	cmp	r3, #4
 8009bd4:	d00b      	beq.n	8009bee <xPortStartScheduler+0xbe>
	__asm volatile
 8009bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bda:	f383 8811 	msr	BASEPRI, r3
 8009bde:	f3bf 8f6f 	isb	sy
 8009be2:	f3bf 8f4f 	dsb	sy
 8009be6:	60bb      	str	r3, [r7, #8]
}
 8009be8:	bf00      	nop
 8009bea:	bf00      	nop
 8009bec:	e7fd      	b.n	8009bea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009bee:	4b1e      	ldr	r3, [pc, #120]	@ (8009c68 <xPortStartScheduler+0x138>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	021b      	lsls	r3, r3, #8
 8009bf4:	4a1c      	ldr	r2, [pc, #112]	@ (8009c68 <xPortStartScheduler+0x138>)
 8009bf6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8009c68 <xPortStartScheduler+0x138>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009c00:	4a19      	ldr	r2, [pc, #100]	@ (8009c68 <xPortStartScheduler+0x138>)
 8009c02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	b2da      	uxtb	r2, r3
 8009c08:	697b      	ldr	r3, [r7, #20]
 8009c0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009c0c:	4b17      	ldr	r3, [pc, #92]	@ (8009c6c <xPortStartScheduler+0x13c>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a16      	ldr	r2, [pc, #88]	@ (8009c6c <xPortStartScheduler+0x13c>)
 8009c12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009c16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009c18:	4b14      	ldr	r3, [pc, #80]	@ (8009c6c <xPortStartScheduler+0x13c>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4a13      	ldr	r2, [pc, #76]	@ (8009c6c <xPortStartScheduler+0x13c>)
 8009c1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009c22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009c24:	f000 f8da 	bl	8009ddc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009c28:	4b11      	ldr	r3, [pc, #68]	@ (8009c70 <xPortStartScheduler+0x140>)
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009c2e:	f000 f8f9 	bl	8009e24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009c32:	4b10      	ldr	r3, [pc, #64]	@ (8009c74 <xPortStartScheduler+0x144>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a0f      	ldr	r2, [pc, #60]	@ (8009c74 <xPortStartScheduler+0x144>)
 8009c38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009c3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009c3e:	f7ff ff63 	bl	8009b08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009c42:	f7fe ff29 	bl	8008a98 <vTaskSwitchContext>
	prvTaskExitError();
 8009c46:	f7ff ff17 	bl	8009a78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009c4a:	2300      	movs	r3, #0
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3718      	adds	r7, #24
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}
 8009c54:	e000ed00 	.word	0xe000ed00
 8009c58:	410fc271 	.word	0x410fc271
 8009c5c:	410fc270 	.word	0x410fc270
 8009c60:	e000e400 	.word	0xe000e400
 8009c64:	20000fb0 	.word	0x20000fb0
 8009c68:	20000fb4 	.word	0x20000fb4
 8009c6c:	e000ed20 	.word	0xe000ed20
 8009c70:	20000010 	.word	0x20000010
 8009c74:	e000ef34 	.word	0xe000ef34

08009c78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b083      	sub	sp, #12
 8009c7c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c82:	f383 8811 	msr	BASEPRI, r3
 8009c86:	f3bf 8f6f 	isb	sy
 8009c8a:	f3bf 8f4f 	dsb	sy
 8009c8e:	607b      	str	r3, [r7, #4]
}
 8009c90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009c92:	4b10      	ldr	r3, [pc, #64]	@ (8009cd4 <vPortEnterCritical+0x5c>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	3301      	adds	r3, #1
 8009c98:	4a0e      	ldr	r2, [pc, #56]	@ (8009cd4 <vPortEnterCritical+0x5c>)
 8009c9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009c9c:	4b0d      	ldr	r3, [pc, #52]	@ (8009cd4 <vPortEnterCritical+0x5c>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2b01      	cmp	r3, #1
 8009ca2:	d110      	bne.n	8009cc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8009cd8 <vPortEnterCritical+0x60>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	b2db      	uxtb	r3, r3
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d00b      	beq.n	8009cc6 <vPortEnterCritical+0x4e>
	__asm volatile
 8009cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb2:	f383 8811 	msr	BASEPRI, r3
 8009cb6:	f3bf 8f6f 	isb	sy
 8009cba:	f3bf 8f4f 	dsb	sy
 8009cbe:	603b      	str	r3, [r7, #0]
}
 8009cc0:	bf00      	nop
 8009cc2:	bf00      	nop
 8009cc4:	e7fd      	b.n	8009cc2 <vPortEnterCritical+0x4a>
	}
}
 8009cc6:	bf00      	nop
 8009cc8:	370c      	adds	r7, #12
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd0:	4770      	bx	lr
 8009cd2:	bf00      	nop
 8009cd4:	20000010 	.word	0x20000010
 8009cd8:	e000ed04 	.word	0xe000ed04

08009cdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009cdc:	b480      	push	{r7}
 8009cde:	b083      	sub	sp, #12
 8009ce0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009ce2:	4b12      	ldr	r3, [pc, #72]	@ (8009d2c <vPortExitCritical+0x50>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d10b      	bne.n	8009d02 <vPortExitCritical+0x26>
	__asm volatile
 8009cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cee:	f383 8811 	msr	BASEPRI, r3
 8009cf2:	f3bf 8f6f 	isb	sy
 8009cf6:	f3bf 8f4f 	dsb	sy
 8009cfa:	607b      	str	r3, [r7, #4]
}
 8009cfc:	bf00      	nop
 8009cfe:	bf00      	nop
 8009d00:	e7fd      	b.n	8009cfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009d02:	4b0a      	ldr	r3, [pc, #40]	@ (8009d2c <vPortExitCritical+0x50>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	3b01      	subs	r3, #1
 8009d08:	4a08      	ldr	r2, [pc, #32]	@ (8009d2c <vPortExitCritical+0x50>)
 8009d0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009d0c:	4b07      	ldr	r3, [pc, #28]	@ (8009d2c <vPortExitCritical+0x50>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d105      	bne.n	8009d20 <vPortExitCritical+0x44>
 8009d14:	2300      	movs	r3, #0
 8009d16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	f383 8811 	msr	BASEPRI, r3
}
 8009d1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009d20:	bf00      	nop
 8009d22:	370c      	adds	r7, #12
 8009d24:	46bd      	mov	sp, r7
 8009d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2a:	4770      	bx	lr
 8009d2c:	20000010 	.word	0x20000010

08009d30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009d30:	f3ef 8009 	mrs	r0, PSP
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	4b15      	ldr	r3, [pc, #84]	@ (8009d90 <pxCurrentTCBConst>)
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	f01e 0f10 	tst.w	lr, #16
 8009d40:	bf08      	it	eq
 8009d42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009d46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d4a:	6010      	str	r0, [r2, #0]
 8009d4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009d50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009d54:	f380 8811 	msr	BASEPRI, r0
 8009d58:	f3bf 8f4f 	dsb	sy
 8009d5c:	f3bf 8f6f 	isb	sy
 8009d60:	f7fe fe9a 	bl	8008a98 <vTaskSwitchContext>
 8009d64:	f04f 0000 	mov.w	r0, #0
 8009d68:	f380 8811 	msr	BASEPRI, r0
 8009d6c:	bc09      	pop	{r0, r3}
 8009d6e:	6819      	ldr	r1, [r3, #0]
 8009d70:	6808      	ldr	r0, [r1, #0]
 8009d72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d76:	f01e 0f10 	tst.w	lr, #16
 8009d7a:	bf08      	it	eq
 8009d7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009d80:	f380 8809 	msr	PSP, r0
 8009d84:	f3bf 8f6f 	isb	sy
 8009d88:	4770      	bx	lr
 8009d8a:	bf00      	nop
 8009d8c:	f3af 8000 	nop.w

08009d90 <pxCurrentTCBConst>:
 8009d90:	20000984 	.word	0x20000984
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009d94:	bf00      	nop
 8009d96:	bf00      	nop

08009d98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b082      	sub	sp, #8
 8009d9c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009da2:	f383 8811 	msr	BASEPRI, r3
 8009da6:	f3bf 8f6f 	isb	sy
 8009daa:	f3bf 8f4f 	dsb	sy
 8009dae:	607b      	str	r3, [r7, #4]
}
 8009db0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009db2:	f7fe fdb7 	bl	8008924 <xTaskIncrementTick>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d003      	beq.n	8009dc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009dbc:	4b06      	ldr	r3, [pc, #24]	@ (8009dd8 <xPortSysTickHandler+0x40>)
 8009dbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dc2:	601a      	str	r2, [r3, #0]
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	f383 8811 	msr	BASEPRI, r3
}
 8009dce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009dd0:	bf00      	nop
 8009dd2:	3708      	adds	r7, #8
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	bd80      	pop	{r7, pc}
 8009dd8:	e000ed04 	.word	0xe000ed04

08009ddc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009ddc:	b480      	push	{r7}
 8009dde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009de0:	4b0b      	ldr	r3, [pc, #44]	@ (8009e10 <vPortSetupTimerInterrupt+0x34>)
 8009de2:	2200      	movs	r2, #0
 8009de4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009de6:	4b0b      	ldr	r3, [pc, #44]	@ (8009e14 <vPortSetupTimerInterrupt+0x38>)
 8009de8:	2200      	movs	r2, #0
 8009dea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009dec:	4b0a      	ldr	r3, [pc, #40]	@ (8009e18 <vPortSetupTimerInterrupt+0x3c>)
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a0a      	ldr	r2, [pc, #40]	@ (8009e1c <vPortSetupTimerInterrupt+0x40>)
 8009df2:	fba2 2303 	umull	r2, r3, r2, r3
 8009df6:	099b      	lsrs	r3, r3, #6
 8009df8:	4a09      	ldr	r2, [pc, #36]	@ (8009e20 <vPortSetupTimerInterrupt+0x44>)
 8009dfa:	3b01      	subs	r3, #1
 8009dfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009dfe:	4b04      	ldr	r3, [pc, #16]	@ (8009e10 <vPortSetupTimerInterrupt+0x34>)
 8009e00:	2207      	movs	r2, #7
 8009e02:	601a      	str	r2, [r3, #0]
}
 8009e04:	bf00      	nop
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr
 8009e0e:	bf00      	nop
 8009e10:	e000e010 	.word	0xe000e010
 8009e14:	e000e018 	.word	0xe000e018
 8009e18:	20000004 	.word	0x20000004
 8009e1c:	10624dd3 	.word	0x10624dd3
 8009e20:	e000e014 	.word	0xe000e014

08009e24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009e24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009e34 <vPortEnableVFP+0x10>
 8009e28:	6801      	ldr	r1, [r0, #0]
 8009e2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009e2e:	6001      	str	r1, [r0, #0]
 8009e30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009e32:	bf00      	nop
 8009e34:	e000ed88 	.word	0xe000ed88

08009e38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009e38:	b480      	push	{r7}
 8009e3a:	b085      	sub	sp, #20
 8009e3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009e3e:	f3ef 8305 	mrs	r3, IPSR
 8009e42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2b0f      	cmp	r3, #15
 8009e48:	d915      	bls.n	8009e76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009e4a:	4a18      	ldr	r2, [pc, #96]	@ (8009eac <vPortValidateInterruptPriority+0x74>)
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	4413      	add	r3, r2
 8009e50:	781b      	ldrb	r3, [r3, #0]
 8009e52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009e54:	4b16      	ldr	r3, [pc, #88]	@ (8009eb0 <vPortValidateInterruptPriority+0x78>)
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	7afa      	ldrb	r2, [r7, #11]
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	d20b      	bcs.n	8009e76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e62:	f383 8811 	msr	BASEPRI, r3
 8009e66:	f3bf 8f6f 	isb	sy
 8009e6a:	f3bf 8f4f 	dsb	sy
 8009e6e:	607b      	str	r3, [r7, #4]
}
 8009e70:	bf00      	nop
 8009e72:	bf00      	nop
 8009e74:	e7fd      	b.n	8009e72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009e76:	4b0f      	ldr	r3, [pc, #60]	@ (8009eb4 <vPortValidateInterruptPriority+0x7c>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009e7e:	4b0e      	ldr	r3, [pc, #56]	@ (8009eb8 <vPortValidateInterruptPriority+0x80>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d90b      	bls.n	8009e9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e8a:	f383 8811 	msr	BASEPRI, r3
 8009e8e:	f3bf 8f6f 	isb	sy
 8009e92:	f3bf 8f4f 	dsb	sy
 8009e96:	603b      	str	r3, [r7, #0]
}
 8009e98:	bf00      	nop
 8009e9a:	bf00      	nop
 8009e9c:	e7fd      	b.n	8009e9a <vPortValidateInterruptPriority+0x62>
	}
 8009e9e:	bf00      	nop
 8009ea0:	3714      	adds	r7, #20
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea8:	4770      	bx	lr
 8009eaa:	bf00      	nop
 8009eac:	e000e3f0 	.word	0xe000e3f0
 8009eb0:	20000fb0 	.word	0x20000fb0
 8009eb4:	e000ed0c 	.word	0xe000ed0c
 8009eb8:	20000fb4 	.word	0x20000fb4

08009ebc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b08a      	sub	sp, #40	@ 0x28
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009ec8:	f7fe fc70 	bl	80087ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009ecc:	4b5c      	ldr	r3, [pc, #368]	@ (800a040 <pvPortMalloc+0x184>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d101      	bne.n	8009ed8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009ed4:	f000 f924 	bl	800a120 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009ed8:	4b5a      	ldr	r3, [pc, #360]	@ (800a044 <pvPortMalloc+0x188>)
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	4013      	ands	r3, r2
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	f040 8095 	bne.w	800a010 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d01e      	beq.n	8009f2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009eec:	2208      	movs	r2, #8
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	4413      	add	r3, r2
 8009ef2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f003 0307 	and.w	r3, r3, #7
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d015      	beq.n	8009f2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f023 0307 	bic.w	r3, r3, #7
 8009f04:	3308      	adds	r3, #8
 8009f06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f003 0307 	and.w	r3, r3, #7
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00b      	beq.n	8009f2a <pvPortMalloc+0x6e>
	__asm volatile
 8009f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f16:	f383 8811 	msr	BASEPRI, r3
 8009f1a:	f3bf 8f6f 	isb	sy
 8009f1e:	f3bf 8f4f 	dsb	sy
 8009f22:	617b      	str	r3, [r7, #20]
}
 8009f24:	bf00      	nop
 8009f26:	bf00      	nop
 8009f28:	e7fd      	b.n	8009f26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d06f      	beq.n	800a010 <pvPortMalloc+0x154>
 8009f30:	4b45      	ldr	r3, [pc, #276]	@ (800a048 <pvPortMalloc+0x18c>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d86a      	bhi.n	800a010 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009f3a:	4b44      	ldr	r3, [pc, #272]	@ (800a04c <pvPortMalloc+0x190>)
 8009f3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009f3e:	4b43      	ldr	r3, [pc, #268]	@ (800a04c <pvPortMalloc+0x190>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009f44:	e004      	b.n	8009f50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d903      	bls.n	8009f62 <pvPortMalloc+0xa6>
 8009f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d1f1      	bne.n	8009f46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009f62:	4b37      	ldr	r3, [pc, #220]	@ (800a040 <pvPortMalloc+0x184>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d051      	beq.n	800a010 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009f6c:	6a3b      	ldr	r3, [r7, #32]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2208      	movs	r2, #8
 8009f72:	4413      	add	r3, r2
 8009f74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f78:	681a      	ldr	r2, [r3, #0]
 8009f7a:	6a3b      	ldr	r3, [r7, #32]
 8009f7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f80:	685a      	ldr	r2, [r3, #4]
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	1ad2      	subs	r2, r2, r3
 8009f86:	2308      	movs	r3, #8
 8009f88:	005b      	lsls	r3, r3, #1
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d920      	bls.n	8009fd0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009f8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	4413      	add	r3, r2
 8009f94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f96:	69bb      	ldr	r3, [r7, #24]
 8009f98:	f003 0307 	and.w	r3, r3, #7
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d00b      	beq.n	8009fb8 <pvPortMalloc+0xfc>
	__asm volatile
 8009fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa4:	f383 8811 	msr	BASEPRI, r3
 8009fa8:	f3bf 8f6f 	isb	sy
 8009fac:	f3bf 8f4f 	dsb	sy
 8009fb0:	613b      	str	r3, [r7, #16]
}
 8009fb2:	bf00      	nop
 8009fb4:	bf00      	nop
 8009fb6:	e7fd      	b.n	8009fb4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fba:	685a      	ldr	r2, [r3, #4]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	1ad2      	subs	r2, r2, r3
 8009fc0:	69bb      	ldr	r3, [r7, #24]
 8009fc2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fc6:	687a      	ldr	r2, [r7, #4]
 8009fc8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009fca:	69b8      	ldr	r0, [r7, #24]
 8009fcc:	f000 f90a 	bl	800a1e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009fd0:	4b1d      	ldr	r3, [pc, #116]	@ (800a048 <pvPortMalloc+0x18c>)
 8009fd2:	681a      	ldr	r2, [r3, #0]
 8009fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	1ad3      	subs	r3, r2, r3
 8009fda:	4a1b      	ldr	r2, [pc, #108]	@ (800a048 <pvPortMalloc+0x18c>)
 8009fdc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009fde:	4b1a      	ldr	r3, [pc, #104]	@ (800a048 <pvPortMalloc+0x18c>)
 8009fe0:	681a      	ldr	r2, [r3, #0]
 8009fe2:	4b1b      	ldr	r3, [pc, #108]	@ (800a050 <pvPortMalloc+0x194>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d203      	bcs.n	8009ff2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009fea:	4b17      	ldr	r3, [pc, #92]	@ (800a048 <pvPortMalloc+0x18c>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	4a18      	ldr	r2, [pc, #96]	@ (800a050 <pvPortMalloc+0x194>)
 8009ff0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ff4:	685a      	ldr	r2, [r3, #4]
 8009ff6:	4b13      	ldr	r3, [pc, #76]	@ (800a044 <pvPortMalloc+0x188>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	431a      	orrs	r2, r3
 8009ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ffe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a002:	2200      	movs	r2, #0
 800a004:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a006:	4b13      	ldr	r3, [pc, #76]	@ (800a054 <pvPortMalloc+0x198>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	3301      	adds	r3, #1
 800a00c:	4a11      	ldr	r2, [pc, #68]	@ (800a054 <pvPortMalloc+0x198>)
 800a00e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a010:	f7fe fbda 	bl	80087c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a014:	69fb      	ldr	r3, [r7, #28]
 800a016:	f003 0307 	and.w	r3, r3, #7
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d00b      	beq.n	800a036 <pvPortMalloc+0x17a>
	__asm volatile
 800a01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a022:	f383 8811 	msr	BASEPRI, r3
 800a026:	f3bf 8f6f 	isb	sy
 800a02a:	f3bf 8f4f 	dsb	sy
 800a02e:	60fb      	str	r3, [r7, #12]
}
 800a030:	bf00      	nop
 800a032:	bf00      	nop
 800a034:	e7fd      	b.n	800a032 <pvPortMalloc+0x176>
	return pvReturn;
 800a036:	69fb      	ldr	r3, [r7, #28]
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3728      	adds	r7, #40	@ 0x28
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}
 800a040:	20007168 	.word	0x20007168
 800a044:	2000717c 	.word	0x2000717c
 800a048:	2000716c 	.word	0x2000716c
 800a04c:	20007160 	.word	0x20007160
 800a050:	20007170 	.word	0x20007170
 800a054:	20007174 	.word	0x20007174

0800a058 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b086      	sub	sp, #24
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d04f      	beq.n	800a10a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a06a:	2308      	movs	r3, #8
 800a06c:	425b      	negs	r3, r3
 800a06e:	697a      	ldr	r2, [r7, #20]
 800a070:	4413      	add	r3, r2
 800a072:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	685a      	ldr	r2, [r3, #4]
 800a07c:	4b25      	ldr	r3, [pc, #148]	@ (800a114 <vPortFree+0xbc>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4013      	ands	r3, r2
 800a082:	2b00      	cmp	r3, #0
 800a084:	d10b      	bne.n	800a09e <vPortFree+0x46>
	__asm volatile
 800a086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a08a:	f383 8811 	msr	BASEPRI, r3
 800a08e:	f3bf 8f6f 	isb	sy
 800a092:	f3bf 8f4f 	dsb	sy
 800a096:	60fb      	str	r3, [r7, #12]
}
 800a098:	bf00      	nop
 800a09a:	bf00      	nop
 800a09c:	e7fd      	b.n	800a09a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d00b      	beq.n	800a0be <vPortFree+0x66>
	__asm volatile
 800a0a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0aa:	f383 8811 	msr	BASEPRI, r3
 800a0ae:	f3bf 8f6f 	isb	sy
 800a0b2:	f3bf 8f4f 	dsb	sy
 800a0b6:	60bb      	str	r3, [r7, #8]
}
 800a0b8:	bf00      	nop
 800a0ba:	bf00      	nop
 800a0bc:	e7fd      	b.n	800a0ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	685a      	ldr	r2, [r3, #4]
 800a0c2:	4b14      	ldr	r3, [pc, #80]	@ (800a114 <vPortFree+0xbc>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4013      	ands	r3, r2
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d01e      	beq.n	800a10a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d11a      	bne.n	800a10a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	685a      	ldr	r2, [r3, #4]
 800a0d8:	4b0e      	ldr	r3, [pc, #56]	@ (800a114 <vPortFree+0xbc>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	43db      	mvns	r3, r3
 800a0de:	401a      	ands	r2, r3
 800a0e0:	693b      	ldr	r3, [r7, #16]
 800a0e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a0e4:	f7fe fb62 	bl	80087ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	685a      	ldr	r2, [r3, #4]
 800a0ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a118 <vPortFree+0xc0>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4413      	add	r3, r2
 800a0f2:	4a09      	ldr	r2, [pc, #36]	@ (800a118 <vPortFree+0xc0>)
 800a0f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a0f6:	6938      	ldr	r0, [r7, #16]
 800a0f8:	f000 f874 	bl	800a1e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a0fc:	4b07      	ldr	r3, [pc, #28]	@ (800a11c <vPortFree+0xc4>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	3301      	adds	r3, #1
 800a102:	4a06      	ldr	r2, [pc, #24]	@ (800a11c <vPortFree+0xc4>)
 800a104:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a106:	f7fe fb5f 	bl	80087c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a10a:	bf00      	nop
 800a10c:	3718      	adds	r7, #24
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}
 800a112:	bf00      	nop
 800a114:	2000717c 	.word	0x2000717c
 800a118:	2000716c 	.word	0x2000716c
 800a11c:	20007178 	.word	0x20007178

0800a120 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a120:	b480      	push	{r7}
 800a122:	b085      	sub	sp, #20
 800a124:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a126:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800a12a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a12c:	4b27      	ldr	r3, [pc, #156]	@ (800a1cc <prvHeapInit+0xac>)
 800a12e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	f003 0307 	and.w	r3, r3, #7
 800a136:	2b00      	cmp	r3, #0
 800a138:	d00c      	beq.n	800a154 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	3307      	adds	r3, #7
 800a13e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	f023 0307 	bic.w	r3, r3, #7
 800a146:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a148:	68ba      	ldr	r2, [r7, #8]
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	1ad3      	subs	r3, r2, r3
 800a14e:	4a1f      	ldr	r2, [pc, #124]	@ (800a1cc <prvHeapInit+0xac>)
 800a150:	4413      	add	r3, r2
 800a152:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a158:	4a1d      	ldr	r2, [pc, #116]	@ (800a1d0 <prvHeapInit+0xb0>)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a15e:	4b1c      	ldr	r3, [pc, #112]	@ (800a1d0 <prvHeapInit+0xb0>)
 800a160:	2200      	movs	r2, #0
 800a162:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	68ba      	ldr	r2, [r7, #8]
 800a168:	4413      	add	r3, r2
 800a16a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a16c:	2208      	movs	r2, #8
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	1a9b      	subs	r3, r3, r2
 800a172:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	f023 0307 	bic.w	r3, r3, #7
 800a17a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	4a15      	ldr	r2, [pc, #84]	@ (800a1d4 <prvHeapInit+0xb4>)
 800a180:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a182:	4b14      	ldr	r3, [pc, #80]	@ (800a1d4 <prvHeapInit+0xb4>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	2200      	movs	r2, #0
 800a188:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a18a:	4b12      	ldr	r3, [pc, #72]	@ (800a1d4 <prvHeapInit+0xb4>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2200      	movs	r2, #0
 800a190:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	68fa      	ldr	r2, [r7, #12]
 800a19a:	1ad2      	subs	r2, r2, r3
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a1a0:	4b0c      	ldr	r3, [pc, #48]	@ (800a1d4 <prvHeapInit+0xb4>)
 800a1a2:	681a      	ldr	r2, [r3, #0]
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	685b      	ldr	r3, [r3, #4]
 800a1ac:	4a0a      	ldr	r2, [pc, #40]	@ (800a1d8 <prvHeapInit+0xb8>)
 800a1ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	685b      	ldr	r3, [r3, #4]
 800a1b4:	4a09      	ldr	r2, [pc, #36]	@ (800a1dc <prvHeapInit+0xbc>)
 800a1b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a1b8:	4b09      	ldr	r3, [pc, #36]	@ (800a1e0 <prvHeapInit+0xc0>)
 800a1ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a1be:	601a      	str	r2, [r3, #0]
}
 800a1c0:	bf00      	nop
 800a1c2:	3714      	adds	r7, #20
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr
 800a1cc:	20000fb8 	.word	0x20000fb8
 800a1d0:	20007160 	.word	0x20007160
 800a1d4:	20007168 	.word	0x20007168
 800a1d8:	20007170 	.word	0x20007170
 800a1dc:	2000716c 	.word	0x2000716c
 800a1e0:	2000717c 	.word	0x2000717c

0800a1e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b085      	sub	sp, #20
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a1ec:	4b28      	ldr	r3, [pc, #160]	@ (800a290 <prvInsertBlockIntoFreeList+0xac>)
 800a1ee:	60fb      	str	r3, [r7, #12]
 800a1f0:	e002      	b.n	800a1f8 <prvInsertBlockIntoFreeList+0x14>
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	60fb      	str	r3, [r7, #12]
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d8f7      	bhi.n	800a1f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	68ba      	ldr	r2, [r7, #8]
 800a20c:	4413      	add	r3, r2
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	429a      	cmp	r2, r3
 800a212:	d108      	bne.n	800a226 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	685a      	ldr	r2, [r3, #4]
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	685b      	ldr	r3, [r3, #4]
 800a21c:	441a      	add	r2, r3
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	68ba      	ldr	r2, [r7, #8]
 800a230:	441a      	add	r2, r3
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	429a      	cmp	r2, r3
 800a238:	d118      	bne.n	800a26c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	4b15      	ldr	r3, [pc, #84]	@ (800a294 <prvInsertBlockIntoFreeList+0xb0>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	429a      	cmp	r2, r3
 800a244:	d00d      	beq.n	800a262 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	685a      	ldr	r2, [r3, #4]
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	441a      	add	r2, r3
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	681a      	ldr	r2, [r3, #0]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	601a      	str	r2, [r3, #0]
 800a260:	e008      	b.n	800a274 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a262:	4b0c      	ldr	r3, [pc, #48]	@ (800a294 <prvInsertBlockIntoFreeList+0xb0>)
 800a264:	681a      	ldr	r2, [r3, #0]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	601a      	str	r2, [r3, #0]
 800a26a:	e003      	b.n	800a274 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a274:	68fa      	ldr	r2, [r7, #12]
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	429a      	cmp	r2, r3
 800a27a:	d002      	beq.n	800a282 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	687a      	ldr	r2, [r7, #4]
 800a280:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a282:	bf00      	nop
 800a284:	3714      	adds	r7, #20
 800a286:	46bd      	mov	sp, r7
 800a288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28c:	4770      	bx	lr
 800a28e:	bf00      	nop
 800a290:	20007160 	.word	0x20007160
 800a294:	20007168 	.word	0x20007168

0800a298 <siprintf>:
 800a298:	b40e      	push	{r1, r2, r3}
 800a29a:	b510      	push	{r4, lr}
 800a29c:	b09d      	sub	sp, #116	@ 0x74
 800a29e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a2a0:	9002      	str	r0, [sp, #8]
 800a2a2:	9006      	str	r0, [sp, #24]
 800a2a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a2a8:	480a      	ldr	r0, [pc, #40]	@ (800a2d4 <siprintf+0x3c>)
 800a2aa:	9107      	str	r1, [sp, #28]
 800a2ac:	9104      	str	r1, [sp, #16]
 800a2ae:	490a      	ldr	r1, [pc, #40]	@ (800a2d8 <siprintf+0x40>)
 800a2b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2b4:	9105      	str	r1, [sp, #20]
 800a2b6:	2400      	movs	r4, #0
 800a2b8:	a902      	add	r1, sp, #8
 800a2ba:	6800      	ldr	r0, [r0, #0]
 800a2bc:	9301      	str	r3, [sp, #4]
 800a2be:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a2c0:	f000 f9a2 	bl	800a608 <_svfiprintf_r>
 800a2c4:	9b02      	ldr	r3, [sp, #8]
 800a2c6:	701c      	strb	r4, [r3, #0]
 800a2c8:	b01d      	add	sp, #116	@ 0x74
 800a2ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2ce:	b003      	add	sp, #12
 800a2d0:	4770      	bx	lr
 800a2d2:	bf00      	nop
 800a2d4:	20000014 	.word	0x20000014
 800a2d8:	ffff0208 	.word	0xffff0208

0800a2dc <memset>:
 800a2dc:	4402      	add	r2, r0
 800a2de:	4603      	mov	r3, r0
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d100      	bne.n	800a2e6 <memset+0xa>
 800a2e4:	4770      	bx	lr
 800a2e6:	f803 1b01 	strb.w	r1, [r3], #1
 800a2ea:	e7f9      	b.n	800a2e0 <memset+0x4>

0800a2ec <__errno>:
 800a2ec:	4b01      	ldr	r3, [pc, #4]	@ (800a2f4 <__errno+0x8>)
 800a2ee:	6818      	ldr	r0, [r3, #0]
 800a2f0:	4770      	bx	lr
 800a2f2:	bf00      	nop
 800a2f4:	20000014 	.word	0x20000014

0800a2f8 <__libc_init_array>:
 800a2f8:	b570      	push	{r4, r5, r6, lr}
 800a2fa:	4d0d      	ldr	r5, [pc, #52]	@ (800a330 <__libc_init_array+0x38>)
 800a2fc:	4c0d      	ldr	r4, [pc, #52]	@ (800a334 <__libc_init_array+0x3c>)
 800a2fe:	1b64      	subs	r4, r4, r5
 800a300:	10a4      	asrs	r4, r4, #2
 800a302:	2600      	movs	r6, #0
 800a304:	42a6      	cmp	r6, r4
 800a306:	d109      	bne.n	800a31c <__libc_init_array+0x24>
 800a308:	4d0b      	ldr	r5, [pc, #44]	@ (800a338 <__libc_init_array+0x40>)
 800a30a:	4c0c      	ldr	r4, [pc, #48]	@ (800a33c <__libc_init_array+0x44>)
 800a30c:	f000 fc64 	bl	800abd8 <_init>
 800a310:	1b64      	subs	r4, r4, r5
 800a312:	10a4      	asrs	r4, r4, #2
 800a314:	2600      	movs	r6, #0
 800a316:	42a6      	cmp	r6, r4
 800a318:	d105      	bne.n	800a326 <__libc_init_array+0x2e>
 800a31a:	bd70      	pop	{r4, r5, r6, pc}
 800a31c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a320:	4798      	blx	r3
 800a322:	3601      	adds	r6, #1
 800a324:	e7ee      	b.n	800a304 <__libc_init_array+0xc>
 800a326:	f855 3b04 	ldr.w	r3, [r5], #4
 800a32a:	4798      	blx	r3
 800a32c:	3601      	adds	r6, #1
 800a32e:	e7f2      	b.n	800a316 <__libc_init_array+0x1e>
 800a330:	0800ade4 	.word	0x0800ade4
 800a334:	0800ade4 	.word	0x0800ade4
 800a338:	0800ade4 	.word	0x0800ade4
 800a33c:	0800ade8 	.word	0x0800ade8

0800a340 <__retarget_lock_acquire_recursive>:
 800a340:	4770      	bx	lr

0800a342 <__retarget_lock_release_recursive>:
 800a342:	4770      	bx	lr

0800a344 <memcpy>:
 800a344:	440a      	add	r2, r1
 800a346:	4291      	cmp	r1, r2
 800a348:	f100 33ff 	add.w	r3, r0, #4294967295
 800a34c:	d100      	bne.n	800a350 <memcpy+0xc>
 800a34e:	4770      	bx	lr
 800a350:	b510      	push	{r4, lr}
 800a352:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a356:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a35a:	4291      	cmp	r1, r2
 800a35c:	d1f9      	bne.n	800a352 <memcpy+0xe>
 800a35e:	bd10      	pop	{r4, pc}

0800a360 <_free_r>:
 800a360:	b538      	push	{r3, r4, r5, lr}
 800a362:	4605      	mov	r5, r0
 800a364:	2900      	cmp	r1, #0
 800a366:	d041      	beq.n	800a3ec <_free_r+0x8c>
 800a368:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a36c:	1f0c      	subs	r4, r1, #4
 800a36e:	2b00      	cmp	r3, #0
 800a370:	bfb8      	it	lt
 800a372:	18e4      	addlt	r4, r4, r3
 800a374:	f000 f8e0 	bl	800a538 <__malloc_lock>
 800a378:	4a1d      	ldr	r2, [pc, #116]	@ (800a3f0 <_free_r+0x90>)
 800a37a:	6813      	ldr	r3, [r2, #0]
 800a37c:	b933      	cbnz	r3, 800a38c <_free_r+0x2c>
 800a37e:	6063      	str	r3, [r4, #4]
 800a380:	6014      	str	r4, [r2, #0]
 800a382:	4628      	mov	r0, r5
 800a384:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a388:	f000 b8dc 	b.w	800a544 <__malloc_unlock>
 800a38c:	42a3      	cmp	r3, r4
 800a38e:	d908      	bls.n	800a3a2 <_free_r+0x42>
 800a390:	6820      	ldr	r0, [r4, #0]
 800a392:	1821      	adds	r1, r4, r0
 800a394:	428b      	cmp	r3, r1
 800a396:	bf01      	itttt	eq
 800a398:	6819      	ldreq	r1, [r3, #0]
 800a39a:	685b      	ldreq	r3, [r3, #4]
 800a39c:	1809      	addeq	r1, r1, r0
 800a39e:	6021      	streq	r1, [r4, #0]
 800a3a0:	e7ed      	b.n	800a37e <_free_r+0x1e>
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	685b      	ldr	r3, [r3, #4]
 800a3a6:	b10b      	cbz	r3, 800a3ac <_free_r+0x4c>
 800a3a8:	42a3      	cmp	r3, r4
 800a3aa:	d9fa      	bls.n	800a3a2 <_free_r+0x42>
 800a3ac:	6811      	ldr	r1, [r2, #0]
 800a3ae:	1850      	adds	r0, r2, r1
 800a3b0:	42a0      	cmp	r0, r4
 800a3b2:	d10b      	bne.n	800a3cc <_free_r+0x6c>
 800a3b4:	6820      	ldr	r0, [r4, #0]
 800a3b6:	4401      	add	r1, r0
 800a3b8:	1850      	adds	r0, r2, r1
 800a3ba:	4283      	cmp	r3, r0
 800a3bc:	6011      	str	r1, [r2, #0]
 800a3be:	d1e0      	bne.n	800a382 <_free_r+0x22>
 800a3c0:	6818      	ldr	r0, [r3, #0]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	6053      	str	r3, [r2, #4]
 800a3c6:	4408      	add	r0, r1
 800a3c8:	6010      	str	r0, [r2, #0]
 800a3ca:	e7da      	b.n	800a382 <_free_r+0x22>
 800a3cc:	d902      	bls.n	800a3d4 <_free_r+0x74>
 800a3ce:	230c      	movs	r3, #12
 800a3d0:	602b      	str	r3, [r5, #0]
 800a3d2:	e7d6      	b.n	800a382 <_free_r+0x22>
 800a3d4:	6820      	ldr	r0, [r4, #0]
 800a3d6:	1821      	adds	r1, r4, r0
 800a3d8:	428b      	cmp	r3, r1
 800a3da:	bf04      	itt	eq
 800a3dc:	6819      	ldreq	r1, [r3, #0]
 800a3de:	685b      	ldreq	r3, [r3, #4]
 800a3e0:	6063      	str	r3, [r4, #4]
 800a3e2:	bf04      	itt	eq
 800a3e4:	1809      	addeq	r1, r1, r0
 800a3e6:	6021      	streq	r1, [r4, #0]
 800a3e8:	6054      	str	r4, [r2, #4]
 800a3ea:	e7ca      	b.n	800a382 <_free_r+0x22>
 800a3ec:	bd38      	pop	{r3, r4, r5, pc}
 800a3ee:	bf00      	nop
 800a3f0:	200072c4 	.word	0x200072c4

0800a3f4 <sbrk_aligned>:
 800a3f4:	b570      	push	{r4, r5, r6, lr}
 800a3f6:	4e0f      	ldr	r6, [pc, #60]	@ (800a434 <sbrk_aligned+0x40>)
 800a3f8:	460c      	mov	r4, r1
 800a3fa:	6831      	ldr	r1, [r6, #0]
 800a3fc:	4605      	mov	r5, r0
 800a3fe:	b911      	cbnz	r1, 800a406 <sbrk_aligned+0x12>
 800a400:	f000 fba4 	bl	800ab4c <_sbrk_r>
 800a404:	6030      	str	r0, [r6, #0]
 800a406:	4621      	mov	r1, r4
 800a408:	4628      	mov	r0, r5
 800a40a:	f000 fb9f 	bl	800ab4c <_sbrk_r>
 800a40e:	1c43      	adds	r3, r0, #1
 800a410:	d103      	bne.n	800a41a <sbrk_aligned+0x26>
 800a412:	f04f 34ff 	mov.w	r4, #4294967295
 800a416:	4620      	mov	r0, r4
 800a418:	bd70      	pop	{r4, r5, r6, pc}
 800a41a:	1cc4      	adds	r4, r0, #3
 800a41c:	f024 0403 	bic.w	r4, r4, #3
 800a420:	42a0      	cmp	r0, r4
 800a422:	d0f8      	beq.n	800a416 <sbrk_aligned+0x22>
 800a424:	1a21      	subs	r1, r4, r0
 800a426:	4628      	mov	r0, r5
 800a428:	f000 fb90 	bl	800ab4c <_sbrk_r>
 800a42c:	3001      	adds	r0, #1
 800a42e:	d1f2      	bne.n	800a416 <sbrk_aligned+0x22>
 800a430:	e7ef      	b.n	800a412 <sbrk_aligned+0x1e>
 800a432:	bf00      	nop
 800a434:	200072c0 	.word	0x200072c0

0800a438 <_malloc_r>:
 800a438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a43c:	1ccd      	adds	r5, r1, #3
 800a43e:	f025 0503 	bic.w	r5, r5, #3
 800a442:	3508      	adds	r5, #8
 800a444:	2d0c      	cmp	r5, #12
 800a446:	bf38      	it	cc
 800a448:	250c      	movcc	r5, #12
 800a44a:	2d00      	cmp	r5, #0
 800a44c:	4606      	mov	r6, r0
 800a44e:	db01      	blt.n	800a454 <_malloc_r+0x1c>
 800a450:	42a9      	cmp	r1, r5
 800a452:	d904      	bls.n	800a45e <_malloc_r+0x26>
 800a454:	230c      	movs	r3, #12
 800a456:	6033      	str	r3, [r6, #0]
 800a458:	2000      	movs	r0, #0
 800a45a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a45e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a534 <_malloc_r+0xfc>
 800a462:	f000 f869 	bl	800a538 <__malloc_lock>
 800a466:	f8d8 3000 	ldr.w	r3, [r8]
 800a46a:	461c      	mov	r4, r3
 800a46c:	bb44      	cbnz	r4, 800a4c0 <_malloc_r+0x88>
 800a46e:	4629      	mov	r1, r5
 800a470:	4630      	mov	r0, r6
 800a472:	f7ff ffbf 	bl	800a3f4 <sbrk_aligned>
 800a476:	1c43      	adds	r3, r0, #1
 800a478:	4604      	mov	r4, r0
 800a47a:	d158      	bne.n	800a52e <_malloc_r+0xf6>
 800a47c:	f8d8 4000 	ldr.w	r4, [r8]
 800a480:	4627      	mov	r7, r4
 800a482:	2f00      	cmp	r7, #0
 800a484:	d143      	bne.n	800a50e <_malloc_r+0xd6>
 800a486:	2c00      	cmp	r4, #0
 800a488:	d04b      	beq.n	800a522 <_malloc_r+0xea>
 800a48a:	6823      	ldr	r3, [r4, #0]
 800a48c:	4639      	mov	r1, r7
 800a48e:	4630      	mov	r0, r6
 800a490:	eb04 0903 	add.w	r9, r4, r3
 800a494:	f000 fb5a 	bl	800ab4c <_sbrk_r>
 800a498:	4581      	cmp	r9, r0
 800a49a:	d142      	bne.n	800a522 <_malloc_r+0xea>
 800a49c:	6821      	ldr	r1, [r4, #0]
 800a49e:	1a6d      	subs	r5, r5, r1
 800a4a0:	4629      	mov	r1, r5
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	f7ff ffa6 	bl	800a3f4 <sbrk_aligned>
 800a4a8:	3001      	adds	r0, #1
 800a4aa:	d03a      	beq.n	800a522 <_malloc_r+0xea>
 800a4ac:	6823      	ldr	r3, [r4, #0]
 800a4ae:	442b      	add	r3, r5
 800a4b0:	6023      	str	r3, [r4, #0]
 800a4b2:	f8d8 3000 	ldr.w	r3, [r8]
 800a4b6:	685a      	ldr	r2, [r3, #4]
 800a4b8:	bb62      	cbnz	r2, 800a514 <_malloc_r+0xdc>
 800a4ba:	f8c8 7000 	str.w	r7, [r8]
 800a4be:	e00f      	b.n	800a4e0 <_malloc_r+0xa8>
 800a4c0:	6822      	ldr	r2, [r4, #0]
 800a4c2:	1b52      	subs	r2, r2, r5
 800a4c4:	d420      	bmi.n	800a508 <_malloc_r+0xd0>
 800a4c6:	2a0b      	cmp	r2, #11
 800a4c8:	d917      	bls.n	800a4fa <_malloc_r+0xc2>
 800a4ca:	1961      	adds	r1, r4, r5
 800a4cc:	42a3      	cmp	r3, r4
 800a4ce:	6025      	str	r5, [r4, #0]
 800a4d0:	bf18      	it	ne
 800a4d2:	6059      	strne	r1, [r3, #4]
 800a4d4:	6863      	ldr	r3, [r4, #4]
 800a4d6:	bf08      	it	eq
 800a4d8:	f8c8 1000 	streq.w	r1, [r8]
 800a4dc:	5162      	str	r2, [r4, r5]
 800a4de:	604b      	str	r3, [r1, #4]
 800a4e0:	4630      	mov	r0, r6
 800a4e2:	f000 f82f 	bl	800a544 <__malloc_unlock>
 800a4e6:	f104 000b 	add.w	r0, r4, #11
 800a4ea:	1d23      	adds	r3, r4, #4
 800a4ec:	f020 0007 	bic.w	r0, r0, #7
 800a4f0:	1ac2      	subs	r2, r0, r3
 800a4f2:	bf1c      	itt	ne
 800a4f4:	1a1b      	subne	r3, r3, r0
 800a4f6:	50a3      	strne	r3, [r4, r2]
 800a4f8:	e7af      	b.n	800a45a <_malloc_r+0x22>
 800a4fa:	6862      	ldr	r2, [r4, #4]
 800a4fc:	42a3      	cmp	r3, r4
 800a4fe:	bf0c      	ite	eq
 800a500:	f8c8 2000 	streq.w	r2, [r8]
 800a504:	605a      	strne	r2, [r3, #4]
 800a506:	e7eb      	b.n	800a4e0 <_malloc_r+0xa8>
 800a508:	4623      	mov	r3, r4
 800a50a:	6864      	ldr	r4, [r4, #4]
 800a50c:	e7ae      	b.n	800a46c <_malloc_r+0x34>
 800a50e:	463c      	mov	r4, r7
 800a510:	687f      	ldr	r7, [r7, #4]
 800a512:	e7b6      	b.n	800a482 <_malloc_r+0x4a>
 800a514:	461a      	mov	r2, r3
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	42a3      	cmp	r3, r4
 800a51a:	d1fb      	bne.n	800a514 <_malloc_r+0xdc>
 800a51c:	2300      	movs	r3, #0
 800a51e:	6053      	str	r3, [r2, #4]
 800a520:	e7de      	b.n	800a4e0 <_malloc_r+0xa8>
 800a522:	230c      	movs	r3, #12
 800a524:	6033      	str	r3, [r6, #0]
 800a526:	4630      	mov	r0, r6
 800a528:	f000 f80c 	bl	800a544 <__malloc_unlock>
 800a52c:	e794      	b.n	800a458 <_malloc_r+0x20>
 800a52e:	6005      	str	r5, [r0, #0]
 800a530:	e7d6      	b.n	800a4e0 <_malloc_r+0xa8>
 800a532:	bf00      	nop
 800a534:	200072c4 	.word	0x200072c4

0800a538 <__malloc_lock>:
 800a538:	4801      	ldr	r0, [pc, #4]	@ (800a540 <__malloc_lock+0x8>)
 800a53a:	f7ff bf01 	b.w	800a340 <__retarget_lock_acquire_recursive>
 800a53e:	bf00      	nop
 800a540:	200072bc 	.word	0x200072bc

0800a544 <__malloc_unlock>:
 800a544:	4801      	ldr	r0, [pc, #4]	@ (800a54c <__malloc_unlock+0x8>)
 800a546:	f7ff befc 	b.w	800a342 <__retarget_lock_release_recursive>
 800a54a:	bf00      	nop
 800a54c:	200072bc 	.word	0x200072bc

0800a550 <__ssputs_r>:
 800a550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a554:	688e      	ldr	r6, [r1, #8]
 800a556:	461f      	mov	r7, r3
 800a558:	42be      	cmp	r6, r7
 800a55a:	680b      	ldr	r3, [r1, #0]
 800a55c:	4682      	mov	sl, r0
 800a55e:	460c      	mov	r4, r1
 800a560:	4690      	mov	r8, r2
 800a562:	d82d      	bhi.n	800a5c0 <__ssputs_r+0x70>
 800a564:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a568:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a56c:	d026      	beq.n	800a5bc <__ssputs_r+0x6c>
 800a56e:	6965      	ldr	r5, [r4, #20]
 800a570:	6909      	ldr	r1, [r1, #16]
 800a572:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a576:	eba3 0901 	sub.w	r9, r3, r1
 800a57a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a57e:	1c7b      	adds	r3, r7, #1
 800a580:	444b      	add	r3, r9
 800a582:	106d      	asrs	r5, r5, #1
 800a584:	429d      	cmp	r5, r3
 800a586:	bf38      	it	cc
 800a588:	461d      	movcc	r5, r3
 800a58a:	0553      	lsls	r3, r2, #21
 800a58c:	d527      	bpl.n	800a5de <__ssputs_r+0x8e>
 800a58e:	4629      	mov	r1, r5
 800a590:	f7ff ff52 	bl	800a438 <_malloc_r>
 800a594:	4606      	mov	r6, r0
 800a596:	b360      	cbz	r0, 800a5f2 <__ssputs_r+0xa2>
 800a598:	6921      	ldr	r1, [r4, #16]
 800a59a:	464a      	mov	r2, r9
 800a59c:	f7ff fed2 	bl	800a344 <memcpy>
 800a5a0:	89a3      	ldrh	r3, [r4, #12]
 800a5a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a5a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5aa:	81a3      	strh	r3, [r4, #12]
 800a5ac:	6126      	str	r6, [r4, #16]
 800a5ae:	6165      	str	r5, [r4, #20]
 800a5b0:	444e      	add	r6, r9
 800a5b2:	eba5 0509 	sub.w	r5, r5, r9
 800a5b6:	6026      	str	r6, [r4, #0]
 800a5b8:	60a5      	str	r5, [r4, #8]
 800a5ba:	463e      	mov	r6, r7
 800a5bc:	42be      	cmp	r6, r7
 800a5be:	d900      	bls.n	800a5c2 <__ssputs_r+0x72>
 800a5c0:	463e      	mov	r6, r7
 800a5c2:	6820      	ldr	r0, [r4, #0]
 800a5c4:	4632      	mov	r2, r6
 800a5c6:	4641      	mov	r1, r8
 800a5c8:	f000 faa6 	bl	800ab18 <memmove>
 800a5cc:	68a3      	ldr	r3, [r4, #8]
 800a5ce:	1b9b      	subs	r3, r3, r6
 800a5d0:	60a3      	str	r3, [r4, #8]
 800a5d2:	6823      	ldr	r3, [r4, #0]
 800a5d4:	4433      	add	r3, r6
 800a5d6:	6023      	str	r3, [r4, #0]
 800a5d8:	2000      	movs	r0, #0
 800a5da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5de:	462a      	mov	r2, r5
 800a5e0:	f000 fac4 	bl	800ab6c <_realloc_r>
 800a5e4:	4606      	mov	r6, r0
 800a5e6:	2800      	cmp	r0, #0
 800a5e8:	d1e0      	bne.n	800a5ac <__ssputs_r+0x5c>
 800a5ea:	6921      	ldr	r1, [r4, #16]
 800a5ec:	4650      	mov	r0, sl
 800a5ee:	f7ff feb7 	bl	800a360 <_free_r>
 800a5f2:	230c      	movs	r3, #12
 800a5f4:	f8ca 3000 	str.w	r3, [sl]
 800a5f8:	89a3      	ldrh	r3, [r4, #12]
 800a5fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5fe:	81a3      	strh	r3, [r4, #12]
 800a600:	f04f 30ff 	mov.w	r0, #4294967295
 800a604:	e7e9      	b.n	800a5da <__ssputs_r+0x8a>
	...

0800a608 <_svfiprintf_r>:
 800a608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a60c:	4698      	mov	r8, r3
 800a60e:	898b      	ldrh	r3, [r1, #12]
 800a610:	061b      	lsls	r3, r3, #24
 800a612:	b09d      	sub	sp, #116	@ 0x74
 800a614:	4607      	mov	r7, r0
 800a616:	460d      	mov	r5, r1
 800a618:	4614      	mov	r4, r2
 800a61a:	d510      	bpl.n	800a63e <_svfiprintf_r+0x36>
 800a61c:	690b      	ldr	r3, [r1, #16]
 800a61e:	b973      	cbnz	r3, 800a63e <_svfiprintf_r+0x36>
 800a620:	2140      	movs	r1, #64	@ 0x40
 800a622:	f7ff ff09 	bl	800a438 <_malloc_r>
 800a626:	6028      	str	r0, [r5, #0]
 800a628:	6128      	str	r0, [r5, #16]
 800a62a:	b930      	cbnz	r0, 800a63a <_svfiprintf_r+0x32>
 800a62c:	230c      	movs	r3, #12
 800a62e:	603b      	str	r3, [r7, #0]
 800a630:	f04f 30ff 	mov.w	r0, #4294967295
 800a634:	b01d      	add	sp, #116	@ 0x74
 800a636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a63a:	2340      	movs	r3, #64	@ 0x40
 800a63c:	616b      	str	r3, [r5, #20]
 800a63e:	2300      	movs	r3, #0
 800a640:	9309      	str	r3, [sp, #36]	@ 0x24
 800a642:	2320      	movs	r3, #32
 800a644:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a648:	f8cd 800c 	str.w	r8, [sp, #12]
 800a64c:	2330      	movs	r3, #48	@ 0x30
 800a64e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a7ec <_svfiprintf_r+0x1e4>
 800a652:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a656:	f04f 0901 	mov.w	r9, #1
 800a65a:	4623      	mov	r3, r4
 800a65c:	469a      	mov	sl, r3
 800a65e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a662:	b10a      	cbz	r2, 800a668 <_svfiprintf_r+0x60>
 800a664:	2a25      	cmp	r2, #37	@ 0x25
 800a666:	d1f9      	bne.n	800a65c <_svfiprintf_r+0x54>
 800a668:	ebba 0b04 	subs.w	fp, sl, r4
 800a66c:	d00b      	beq.n	800a686 <_svfiprintf_r+0x7e>
 800a66e:	465b      	mov	r3, fp
 800a670:	4622      	mov	r2, r4
 800a672:	4629      	mov	r1, r5
 800a674:	4638      	mov	r0, r7
 800a676:	f7ff ff6b 	bl	800a550 <__ssputs_r>
 800a67a:	3001      	adds	r0, #1
 800a67c:	f000 80a7 	beq.w	800a7ce <_svfiprintf_r+0x1c6>
 800a680:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a682:	445a      	add	r2, fp
 800a684:	9209      	str	r2, [sp, #36]	@ 0x24
 800a686:	f89a 3000 	ldrb.w	r3, [sl]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	f000 809f 	beq.w	800a7ce <_svfiprintf_r+0x1c6>
 800a690:	2300      	movs	r3, #0
 800a692:	f04f 32ff 	mov.w	r2, #4294967295
 800a696:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a69a:	f10a 0a01 	add.w	sl, sl, #1
 800a69e:	9304      	str	r3, [sp, #16]
 800a6a0:	9307      	str	r3, [sp, #28]
 800a6a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6a6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a6a8:	4654      	mov	r4, sl
 800a6aa:	2205      	movs	r2, #5
 800a6ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6b0:	484e      	ldr	r0, [pc, #312]	@ (800a7ec <_svfiprintf_r+0x1e4>)
 800a6b2:	f7f5 fd95 	bl	80001e0 <memchr>
 800a6b6:	9a04      	ldr	r2, [sp, #16]
 800a6b8:	b9d8      	cbnz	r0, 800a6f2 <_svfiprintf_r+0xea>
 800a6ba:	06d0      	lsls	r0, r2, #27
 800a6bc:	bf44      	itt	mi
 800a6be:	2320      	movmi	r3, #32
 800a6c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6c4:	0711      	lsls	r1, r2, #28
 800a6c6:	bf44      	itt	mi
 800a6c8:	232b      	movmi	r3, #43	@ 0x2b
 800a6ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6ce:	f89a 3000 	ldrb.w	r3, [sl]
 800a6d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6d4:	d015      	beq.n	800a702 <_svfiprintf_r+0xfa>
 800a6d6:	9a07      	ldr	r2, [sp, #28]
 800a6d8:	4654      	mov	r4, sl
 800a6da:	2000      	movs	r0, #0
 800a6dc:	f04f 0c0a 	mov.w	ip, #10
 800a6e0:	4621      	mov	r1, r4
 800a6e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6e6:	3b30      	subs	r3, #48	@ 0x30
 800a6e8:	2b09      	cmp	r3, #9
 800a6ea:	d94b      	bls.n	800a784 <_svfiprintf_r+0x17c>
 800a6ec:	b1b0      	cbz	r0, 800a71c <_svfiprintf_r+0x114>
 800a6ee:	9207      	str	r2, [sp, #28]
 800a6f0:	e014      	b.n	800a71c <_svfiprintf_r+0x114>
 800a6f2:	eba0 0308 	sub.w	r3, r0, r8
 800a6f6:	fa09 f303 	lsl.w	r3, r9, r3
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	9304      	str	r3, [sp, #16]
 800a6fe:	46a2      	mov	sl, r4
 800a700:	e7d2      	b.n	800a6a8 <_svfiprintf_r+0xa0>
 800a702:	9b03      	ldr	r3, [sp, #12]
 800a704:	1d19      	adds	r1, r3, #4
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	9103      	str	r1, [sp, #12]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	bfbb      	ittet	lt
 800a70e:	425b      	neglt	r3, r3
 800a710:	f042 0202 	orrlt.w	r2, r2, #2
 800a714:	9307      	strge	r3, [sp, #28]
 800a716:	9307      	strlt	r3, [sp, #28]
 800a718:	bfb8      	it	lt
 800a71a:	9204      	strlt	r2, [sp, #16]
 800a71c:	7823      	ldrb	r3, [r4, #0]
 800a71e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a720:	d10a      	bne.n	800a738 <_svfiprintf_r+0x130>
 800a722:	7863      	ldrb	r3, [r4, #1]
 800a724:	2b2a      	cmp	r3, #42	@ 0x2a
 800a726:	d132      	bne.n	800a78e <_svfiprintf_r+0x186>
 800a728:	9b03      	ldr	r3, [sp, #12]
 800a72a:	1d1a      	adds	r2, r3, #4
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	9203      	str	r2, [sp, #12]
 800a730:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a734:	3402      	adds	r4, #2
 800a736:	9305      	str	r3, [sp, #20]
 800a738:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a7fc <_svfiprintf_r+0x1f4>
 800a73c:	7821      	ldrb	r1, [r4, #0]
 800a73e:	2203      	movs	r2, #3
 800a740:	4650      	mov	r0, sl
 800a742:	f7f5 fd4d 	bl	80001e0 <memchr>
 800a746:	b138      	cbz	r0, 800a758 <_svfiprintf_r+0x150>
 800a748:	9b04      	ldr	r3, [sp, #16]
 800a74a:	eba0 000a 	sub.w	r0, r0, sl
 800a74e:	2240      	movs	r2, #64	@ 0x40
 800a750:	4082      	lsls	r2, r0
 800a752:	4313      	orrs	r3, r2
 800a754:	3401      	adds	r4, #1
 800a756:	9304      	str	r3, [sp, #16]
 800a758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a75c:	4824      	ldr	r0, [pc, #144]	@ (800a7f0 <_svfiprintf_r+0x1e8>)
 800a75e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a762:	2206      	movs	r2, #6
 800a764:	f7f5 fd3c 	bl	80001e0 <memchr>
 800a768:	2800      	cmp	r0, #0
 800a76a:	d036      	beq.n	800a7da <_svfiprintf_r+0x1d2>
 800a76c:	4b21      	ldr	r3, [pc, #132]	@ (800a7f4 <_svfiprintf_r+0x1ec>)
 800a76e:	bb1b      	cbnz	r3, 800a7b8 <_svfiprintf_r+0x1b0>
 800a770:	9b03      	ldr	r3, [sp, #12]
 800a772:	3307      	adds	r3, #7
 800a774:	f023 0307 	bic.w	r3, r3, #7
 800a778:	3308      	adds	r3, #8
 800a77a:	9303      	str	r3, [sp, #12]
 800a77c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a77e:	4433      	add	r3, r6
 800a780:	9309      	str	r3, [sp, #36]	@ 0x24
 800a782:	e76a      	b.n	800a65a <_svfiprintf_r+0x52>
 800a784:	fb0c 3202 	mla	r2, ip, r2, r3
 800a788:	460c      	mov	r4, r1
 800a78a:	2001      	movs	r0, #1
 800a78c:	e7a8      	b.n	800a6e0 <_svfiprintf_r+0xd8>
 800a78e:	2300      	movs	r3, #0
 800a790:	3401      	adds	r4, #1
 800a792:	9305      	str	r3, [sp, #20]
 800a794:	4619      	mov	r1, r3
 800a796:	f04f 0c0a 	mov.w	ip, #10
 800a79a:	4620      	mov	r0, r4
 800a79c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7a0:	3a30      	subs	r2, #48	@ 0x30
 800a7a2:	2a09      	cmp	r2, #9
 800a7a4:	d903      	bls.n	800a7ae <_svfiprintf_r+0x1a6>
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d0c6      	beq.n	800a738 <_svfiprintf_r+0x130>
 800a7aa:	9105      	str	r1, [sp, #20]
 800a7ac:	e7c4      	b.n	800a738 <_svfiprintf_r+0x130>
 800a7ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7b2:	4604      	mov	r4, r0
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	e7f0      	b.n	800a79a <_svfiprintf_r+0x192>
 800a7b8:	ab03      	add	r3, sp, #12
 800a7ba:	9300      	str	r3, [sp, #0]
 800a7bc:	462a      	mov	r2, r5
 800a7be:	4b0e      	ldr	r3, [pc, #56]	@ (800a7f8 <_svfiprintf_r+0x1f0>)
 800a7c0:	a904      	add	r1, sp, #16
 800a7c2:	4638      	mov	r0, r7
 800a7c4:	f3af 8000 	nop.w
 800a7c8:	1c42      	adds	r2, r0, #1
 800a7ca:	4606      	mov	r6, r0
 800a7cc:	d1d6      	bne.n	800a77c <_svfiprintf_r+0x174>
 800a7ce:	89ab      	ldrh	r3, [r5, #12]
 800a7d0:	065b      	lsls	r3, r3, #25
 800a7d2:	f53f af2d 	bmi.w	800a630 <_svfiprintf_r+0x28>
 800a7d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7d8:	e72c      	b.n	800a634 <_svfiprintf_r+0x2c>
 800a7da:	ab03      	add	r3, sp, #12
 800a7dc:	9300      	str	r3, [sp, #0]
 800a7de:	462a      	mov	r2, r5
 800a7e0:	4b05      	ldr	r3, [pc, #20]	@ (800a7f8 <_svfiprintf_r+0x1f0>)
 800a7e2:	a904      	add	r1, sp, #16
 800a7e4:	4638      	mov	r0, r7
 800a7e6:	f000 f879 	bl	800a8dc <_printf_i>
 800a7ea:	e7ed      	b.n	800a7c8 <_svfiprintf_r+0x1c0>
 800a7ec:	0800ada8 	.word	0x0800ada8
 800a7f0:	0800adb2 	.word	0x0800adb2
 800a7f4:	00000000 	.word	0x00000000
 800a7f8:	0800a551 	.word	0x0800a551
 800a7fc:	0800adae 	.word	0x0800adae

0800a800 <_printf_common>:
 800a800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a804:	4616      	mov	r6, r2
 800a806:	4698      	mov	r8, r3
 800a808:	688a      	ldr	r2, [r1, #8]
 800a80a:	690b      	ldr	r3, [r1, #16]
 800a80c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a810:	4293      	cmp	r3, r2
 800a812:	bfb8      	it	lt
 800a814:	4613      	movlt	r3, r2
 800a816:	6033      	str	r3, [r6, #0]
 800a818:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a81c:	4607      	mov	r7, r0
 800a81e:	460c      	mov	r4, r1
 800a820:	b10a      	cbz	r2, 800a826 <_printf_common+0x26>
 800a822:	3301      	adds	r3, #1
 800a824:	6033      	str	r3, [r6, #0]
 800a826:	6823      	ldr	r3, [r4, #0]
 800a828:	0699      	lsls	r1, r3, #26
 800a82a:	bf42      	ittt	mi
 800a82c:	6833      	ldrmi	r3, [r6, #0]
 800a82e:	3302      	addmi	r3, #2
 800a830:	6033      	strmi	r3, [r6, #0]
 800a832:	6825      	ldr	r5, [r4, #0]
 800a834:	f015 0506 	ands.w	r5, r5, #6
 800a838:	d106      	bne.n	800a848 <_printf_common+0x48>
 800a83a:	f104 0a19 	add.w	sl, r4, #25
 800a83e:	68e3      	ldr	r3, [r4, #12]
 800a840:	6832      	ldr	r2, [r6, #0]
 800a842:	1a9b      	subs	r3, r3, r2
 800a844:	42ab      	cmp	r3, r5
 800a846:	dc26      	bgt.n	800a896 <_printf_common+0x96>
 800a848:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a84c:	6822      	ldr	r2, [r4, #0]
 800a84e:	3b00      	subs	r3, #0
 800a850:	bf18      	it	ne
 800a852:	2301      	movne	r3, #1
 800a854:	0692      	lsls	r2, r2, #26
 800a856:	d42b      	bmi.n	800a8b0 <_printf_common+0xb0>
 800a858:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a85c:	4641      	mov	r1, r8
 800a85e:	4638      	mov	r0, r7
 800a860:	47c8      	blx	r9
 800a862:	3001      	adds	r0, #1
 800a864:	d01e      	beq.n	800a8a4 <_printf_common+0xa4>
 800a866:	6823      	ldr	r3, [r4, #0]
 800a868:	6922      	ldr	r2, [r4, #16]
 800a86a:	f003 0306 	and.w	r3, r3, #6
 800a86e:	2b04      	cmp	r3, #4
 800a870:	bf02      	ittt	eq
 800a872:	68e5      	ldreq	r5, [r4, #12]
 800a874:	6833      	ldreq	r3, [r6, #0]
 800a876:	1aed      	subeq	r5, r5, r3
 800a878:	68a3      	ldr	r3, [r4, #8]
 800a87a:	bf0c      	ite	eq
 800a87c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a880:	2500      	movne	r5, #0
 800a882:	4293      	cmp	r3, r2
 800a884:	bfc4      	itt	gt
 800a886:	1a9b      	subgt	r3, r3, r2
 800a888:	18ed      	addgt	r5, r5, r3
 800a88a:	2600      	movs	r6, #0
 800a88c:	341a      	adds	r4, #26
 800a88e:	42b5      	cmp	r5, r6
 800a890:	d11a      	bne.n	800a8c8 <_printf_common+0xc8>
 800a892:	2000      	movs	r0, #0
 800a894:	e008      	b.n	800a8a8 <_printf_common+0xa8>
 800a896:	2301      	movs	r3, #1
 800a898:	4652      	mov	r2, sl
 800a89a:	4641      	mov	r1, r8
 800a89c:	4638      	mov	r0, r7
 800a89e:	47c8      	blx	r9
 800a8a0:	3001      	adds	r0, #1
 800a8a2:	d103      	bne.n	800a8ac <_printf_common+0xac>
 800a8a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8ac:	3501      	adds	r5, #1
 800a8ae:	e7c6      	b.n	800a83e <_printf_common+0x3e>
 800a8b0:	18e1      	adds	r1, r4, r3
 800a8b2:	1c5a      	adds	r2, r3, #1
 800a8b4:	2030      	movs	r0, #48	@ 0x30
 800a8b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a8ba:	4422      	add	r2, r4
 800a8bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a8c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a8c4:	3302      	adds	r3, #2
 800a8c6:	e7c7      	b.n	800a858 <_printf_common+0x58>
 800a8c8:	2301      	movs	r3, #1
 800a8ca:	4622      	mov	r2, r4
 800a8cc:	4641      	mov	r1, r8
 800a8ce:	4638      	mov	r0, r7
 800a8d0:	47c8      	blx	r9
 800a8d2:	3001      	adds	r0, #1
 800a8d4:	d0e6      	beq.n	800a8a4 <_printf_common+0xa4>
 800a8d6:	3601      	adds	r6, #1
 800a8d8:	e7d9      	b.n	800a88e <_printf_common+0x8e>
	...

0800a8dc <_printf_i>:
 800a8dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8e0:	7e0f      	ldrb	r7, [r1, #24]
 800a8e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a8e4:	2f78      	cmp	r7, #120	@ 0x78
 800a8e6:	4691      	mov	r9, r2
 800a8e8:	4680      	mov	r8, r0
 800a8ea:	460c      	mov	r4, r1
 800a8ec:	469a      	mov	sl, r3
 800a8ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a8f2:	d807      	bhi.n	800a904 <_printf_i+0x28>
 800a8f4:	2f62      	cmp	r7, #98	@ 0x62
 800a8f6:	d80a      	bhi.n	800a90e <_printf_i+0x32>
 800a8f8:	2f00      	cmp	r7, #0
 800a8fa:	f000 80d1 	beq.w	800aaa0 <_printf_i+0x1c4>
 800a8fe:	2f58      	cmp	r7, #88	@ 0x58
 800a900:	f000 80b8 	beq.w	800aa74 <_printf_i+0x198>
 800a904:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a908:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a90c:	e03a      	b.n	800a984 <_printf_i+0xa8>
 800a90e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a912:	2b15      	cmp	r3, #21
 800a914:	d8f6      	bhi.n	800a904 <_printf_i+0x28>
 800a916:	a101      	add	r1, pc, #4	@ (adr r1, 800a91c <_printf_i+0x40>)
 800a918:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a91c:	0800a975 	.word	0x0800a975
 800a920:	0800a989 	.word	0x0800a989
 800a924:	0800a905 	.word	0x0800a905
 800a928:	0800a905 	.word	0x0800a905
 800a92c:	0800a905 	.word	0x0800a905
 800a930:	0800a905 	.word	0x0800a905
 800a934:	0800a989 	.word	0x0800a989
 800a938:	0800a905 	.word	0x0800a905
 800a93c:	0800a905 	.word	0x0800a905
 800a940:	0800a905 	.word	0x0800a905
 800a944:	0800a905 	.word	0x0800a905
 800a948:	0800aa87 	.word	0x0800aa87
 800a94c:	0800a9b3 	.word	0x0800a9b3
 800a950:	0800aa41 	.word	0x0800aa41
 800a954:	0800a905 	.word	0x0800a905
 800a958:	0800a905 	.word	0x0800a905
 800a95c:	0800aaa9 	.word	0x0800aaa9
 800a960:	0800a905 	.word	0x0800a905
 800a964:	0800a9b3 	.word	0x0800a9b3
 800a968:	0800a905 	.word	0x0800a905
 800a96c:	0800a905 	.word	0x0800a905
 800a970:	0800aa49 	.word	0x0800aa49
 800a974:	6833      	ldr	r3, [r6, #0]
 800a976:	1d1a      	adds	r2, r3, #4
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	6032      	str	r2, [r6, #0]
 800a97c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a980:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a984:	2301      	movs	r3, #1
 800a986:	e09c      	b.n	800aac2 <_printf_i+0x1e6>
 800a988:	6833      	ldr	r3, [r6, #0]
 800a98a:	6820      	ldr	r0, [r4, #0]
 800a98c:	1d19      	adds	r1, r3, #4
 800a98e:	6031      	str	r1, [r6, #0]
 800a990:	0606      	lsls	r6, r0, #24
 800a992:	d501      	bpl.n	800a998 <_printf_i+0xbc>
 800a994:	681d      	ldr	r5, [r3, #0]
 800a996:	e003      	b.n	800a9a0 <_printf_i+0xc4>
 800a998:	0645      	lsls	r5, r0, #25
 800a99a:	d5fb      	bpl.n	800a994 <_printf_i+0xb8>
 800a99c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a9a0:	2d00      	cmp	r5, #0
 800a9a2:	da03      	bge.n	800a9ac <_printf_i+0xd0>
 800a9a4:	232d      	movs	r3, #45	@ 0x2d
 800a9a6:	426d      	negs	r5, r5
 800a9a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9ac:	4858      	ldr	r0, [pc, #352]	@ (800ab10 <_printf_i+0x234>)
 800a9ae:	230a      	movs	r3, #10
 800a9b0:	e011      	b.n	800a9d6 <_printf_i+0xfa>
 800a9b2:	6821      	ldr	r1, [r4, #0]
 800a9b4:	6833      	ldr	r3, [r6, #0]
 800a9b6:	0608      	lsls	r0, r1, #24
 800a9b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a9bc:	d402      	bmi.n	800a9c4 <_printf_i+0xe8>
 800a9be:	0649      	lsls	r1, r1, #25
 800a9c0:	bf48      	it	mi
 800a9c2:	b2ad      	uxthmi	r5, r5
 800a9c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800a9c6:	4852      	ldr	r0, [pc, #328]	@ (800ab10 <_printf_i+0x234>)
 800a9c8:	6033      	str	r3, [r6, #0]
 800a9ca:	bf14      	ite	ne
 800a9cc:	230a      	movne	r3, #10
 800a9ce:	2308      	moveq	r3, #8
 800a9d0:	2100      	movs	r1, #0
 800a9d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a9d6:	6866      	ldr	r6, [r4, #4]
 800a9d8:	60a6      	str	r6, [r4, #8]
 800a9da:	2e00      	cmp	r6, #0
 800a9dc:	db05      	blt.n	800a9ea <_printf_i+0x10e>
 800a9de:	6821      	ldr	r1, [r4, #0]
 800a9e0:	432e      	orrs	r6, r5
 800a9e2:	f021 0104 	bic.w	r1, r1, #4
 800a9e6:	6021      	str	r1, [r4, #0]
 800a9e8:	d04b      	beq.n	800aa82 <_printf_i+0x1a6>
 800a9ea:	4616      	mov	r6, r2
 800a9ec:	fbb5 f1f3 	udiv	r1, r5, r3
 800a9f0:	fb03 5711 	mls	r7, r3, r1, r5
 800a9f4:	5dc7      	ldrb	r7, [r0, r7]
 800a9f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a9fa:	462f      	mov	r7, r5
 800a9fc:	42bb      	cmp	r3, r7
 800a9fe:	460d      	mov	r5, r1
 800aa00:	d9f4      	bls.n	800a9ec <_printf_i+0x110>
 800aa02:	2b08      	cmp	r3, #8
 800aa04:	d10b      	bne.n	800aa1e <_printf_i+0x142>
 800aa06:	6823      	ldr	r3, [r4, #0]
 800aa08:	07df      	lsls	r7, r3, #31
 800aa0a:	d508      	bpl.n	800aa1e <_printf_i+0x142>
 800aa0c:	6923      	ldr	r3, [r4, #16]
 800aa0e:	6861      	ldr	r1, [r4, #4]
 800aa10:	4299      	cmp	r1, r3
 800aa12:	bfde      	ittt	le
 800aa14:	2330      	movle	r3, #48	@ 0x30
 800aa16:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aa1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aa1e:	1b92      	subs	r2, r2, r6
 800aa20:	6122      	str	r2, [r4, #16]
 800aa22:	f8cd a000 	str.w	sl, [sp]
 800aa26:	464b      	mov	r3, r9
 800aa28:	aa03      	add	r2, sp, #12
 800aa2a:	4621      	mov	r1, r4
 800aa2c:	4640      	mov	r0, r8
 800aa2e:	f7ff fee7 	bl	800a800 <_printf_common>
 800aa32:	3001      	adds	r0, #1
 800aa34:	d14a      	bne.n	800aacc <_printf_i+0x1f0>
 800aa36:	f04f 30ff 	mov.w	r0, #4294967295
 800aa3a:	b004      	add	sp, #16
 800aa3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa40:	6823      	ldr	r3, [r4, #0]
 800aa42:	f043 0320 	orr.w	r3, r3, #32
 800aa46:	6023      	str	r3, [r4, #0]
 800aa48:	4832      	ldr	r0, [pc, #200]	@ (800ab14 <_printf_i+0x238>)
 800aa4a:	2778      	movs	r7, #120	@ 0x78
 800aa4c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aa50:	6823      	ldr	r3, [r4, #0]
 800aa52:	6831      	ldr	r1, [r6, #0]
 800aa54:	061f      	lsls	r7, r3, #24
 800aa56:	f851 5b04 	ldr.w	r5, [r1], #4
 800aa5a:	d402      	bmi.n	800aa62 <_printf_i+0x186>
 800aa5c:	065f      	lsls	r7, r3, #25
 800aa5e:	bf48      	it	mi
 800aa60:	b2ad      	uxthmi	r5, r5
 800aa62:	6031      	str	r1, [r6, #0]
 800aa64:	07d9      	lsls	r1, r3, #31
 800aa66:	bf44      	itt	mi
 800aa68:	f043 0320 	orrmi.w	r3, r3, #32
 800aa6c:	6023      	strmi	r3, [r4, #0]
 800aa6e:	b11d      	cbz	r5, 800aa78 <_printf_i+0x19c>
 800aa70:	2310      	movs	r3, #16
 800aa72:	e7ad      	b.n	800a9d0 <_printf_i+0xf4>
 800aa74:	4826      	ldr	r0, [pc, #152]	@ (800ab10 <_printf_i+0x234>)
 800aa76:	e7e9      	b.n	800aa4c <_printf_i+0x170>
 800aa78:	6823      	ldr	r3, [r4, #0]
 800aa7a:	f023 0320 	bic.w	r3, r3, #32
 800aa7e:	6023      	str	r3, [r4, #0]
 800aa80:	e7f6      	b.n	800aa70 <_printf_i+0x194>
 800aa82:	4616      	mov	r6, r2
 800aa84:	e7bd      	b.n	800aa02 <_printf_i+0x126>
 800aa86:	6833      	ldr	r3, [r6, #0]
 800aa88:	6825      	ldr	r5, [r4, #0]
 800aa8a:	6961      	ldr	r1, [r4, #20]
 800aa8c:	1d18      	adds	r0, r3, #4
 800aa8e:	6030      	str	r0, [r6, #0]
 800aa90:	062e      	lsls	r6, r5, #24
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	d501      	bpl.n	800aa9a <_printf_i+0x1be>
 800aa96:	6019      	str	r1, [r3, #0]
 800aa98:	e002      	b.n	800aaa0 <_printf_i+0x1c4>
 800aa9a:	0668      	lsls	r0, r5, #25
 800aa9c:	d5fb      	bpl.n	800aa96 <_printf_i+0x1ba>
 800aa9e:	8019      	strh	r1, [r3, #0]
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	6123      	str	r3, [r4, #16]
 800aaa4:	4616      	mov	r6, r2
 800aaa6:	e7bc      	b.n	800aa22 <_printf_i+0x146>
 800aaa8:	6833      	ldr	r3, [r6, #0]
 800aaaa:	1d1a      	adds	r2, r3, #4
 800aaac:	6032      	str	r2, [r6, #0]
 800aaae:	681e      	ldr	r6, [r3, #0]
 800aab0:	6862      	ldr	r2, [r4, #4]
 800aab2:	2100      	movs	r1, #0
 800aab4:	4630      	mov	r0, r6
 800aab6:	f7f5 fb93 	bl	80001e0 <memchr>
 800aaba:	b108      	cbz	r0, 800aac0 <_printf_i+0x1e4>
 800aabc:	1b80      	subs	r0, r0, r6
 800aabe:	6060      	str	r0, [r4, #4]
 800aac0:	6863      	ldr	r3, [r4, #4]
 800aac2:	6123      	str	r3, [r4, #16]
 800aac4:	2300      	movs	r3, #0
 800aac6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aaca:	e7aa      	b.n	800aa22 <_printf_i+0x146>
 800aacc:	6923      	ldr	r3, [r4, #16]
 800aace:	4632      	mov	r2, r6
 800aad0:	4649      	mov	r1, r9
 800aad2:	4640      	mov	r0, r8
 800aad4:	47d0      	blx	sl
 800aad6:	3001      	adds	r0, #1
 800aad8:	d0ad      	beq.n	800aa36 <_printf_i+0x15a>
 800aada:	6823      	ldr	r3, [r4, #0]
 800aadc:	079b      	lsls	r3, r3, #30
 800aade:	d413      	bmi.n	800ab08 <_printf_i+0x22c>
 800aae0:	68e0      	ldr	r0, [r4, #12]
 800aae2:	9b03      	ldr	r3, [sp, #12]
 800aae4:	4298      	cmp	r0, r3
 800aae6:	bfb8      	it	lt
 800aae8:	4618      	movlt	r0, r3
 800aaea:	e7a6      	b.n	800aa3a <_printf_i+0x15e>
 800aaec:	2301      	movs	r3, #1
 800aaee:	4632      	mov	r2, r6
 800aaf0:	4649      	mov	r1, r9
 800aaf2:	4640      	mov	r0, r8
 800aaf4:	47d0      	blx	sl
 800aaf6:	3001      	adds	r0, #1
 800aaf8:	d09d      	beq.n	800aa36 <_printf_i+0x15a>
 800aafa:	3501      	adds	r5, #1
 800aafc:	68e3      	ldr	r3, [r4, #12]
 800aafe:	9903      	ldr	r1, [sp, #12]
 800ab00:	1a5b      	subs	r3, r3, r1
 800ab02:	42ab      	cmp	r3, r5
 800ab04:	dcf2      	bgt.n	800aaec <_printf_i+0x210>
 800ab06:	e7eb      	b.n	800aae0 <_printf_i+0x204>
 800ab08:	2500      	movs	r5, #0
 800ab0a:	f104 0619 	add.w	r6, r4, #25
 800ab0e:	e7f5      	b.n	800aafc <_printf_i+0x220>
 800ab10:	0800adb9 	.word	0x0800adb9
 800ab14:	0800adca 	.word	0x0800adca

0800ab18 <memmove>:
 800ab18:	4288      	cmp	r0, r1
 800ab1a:	b510      	push	{r4, lr}
 800ab1c:	eb01 0402 	add.w	r4, r1, r2
 800ab20:	d902      	bls.n	800ab28 <memmove+0x10>
 800ab22:	4284      	cmp	r4, r0
 800ab24:	4623      	mov	r3, r4
 800ab26:	d807      	bhi.n	800ab38 <memmove+0x20>
 800ab28:	1e43      	subs	r3, r0, #1
 800ab2a:	42a1      	cmp	r1, r4
 800ab2c:	d008      	beq.n	800ab40 <memmove+0x28>
 800ab2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab32:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab36:	e7f8      	b.n	800ab2a <memmove+0x12>
 800ab38:	4402      	add	r2, r0
 800ab3a:	4601      	mov	r1, r0
 800ab3c:	428a      	cmp	r2, r1
 800ab3e:	d100      	bne.n	800ab42 <memmove+0x2a>
 800ab40:	bd10      	pop	{r4, pc}
 800ab42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab4a:	e7f7      	b.n	800ab3c <memmove+0x24>

0800ab4c <_sbrk_r>:
 800ab4c:	b538      	push	{r3, r4, r5, lr}
 800ab4e:	4d06      	ldr	r5, [pc, #24]	@ (800ab68 <_sbrk_r+0x1c>)
 800ab50:	2300      	movs	r3, #0
 800ab52:	4604      	mov	r4, r0
 800ab54:	4608      	mov	r0, r1
 800ab56:	602b      	str	r3, [r5, #0]
 800ab58:	f7f6 fc70 	bl	800143c <_sbrk>
 800ab5c:	1c43      	adds	r3, r0, #1
 800ab5e:	d102      	bne.n	800ab66 <_sbrk_r+0x1a>
 800ab60:	682b      	ldr	r3, [r5, #0]
 800ab62:	b103      	cbz	r3, 800ab66 <_sbrk_r+0x1a>
 800ab64:	6023      	str	r3, [r4, #0]
 800ab66:	bd38      	pop	{r3, r4, r5, pc}
 800ab68:	200072b8 	.word	0x200072b8

0800ab6c <_realloc_r>:
 800ab6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab70:	4607      	mov	r7, r0
 800ab72:	4614      	mov	r4, r2
 800ab74:	460d      	mov	r5, r1
 800ab76:	b921      	cbnz	r1, 800ab82 <_realloc_r+0x16>
 800ab78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab7c:	4611      	mov	r1, r2
 800ab7e:	f7ff bc5b 	b.w	800a438 <_malloc_r>
 800ab82:	b92a      	cbnz	r2, 800ab90 <_realloc_r+0x24>
 800ab84:	f7ff fbec 	bl	800a360 <_free_r>
 800ab88:	4625      	mov	r5, r4
 800ab8a:	4628      	mov	r0, r5
 800ab8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab90:	f000 f81a 	bl	800abc8 <_malloc_usable_size_r>
 800ab94:	4284      	cmp	r4, r0
 800ab96:	4606      	mov	r6, r0
 800ab98:	d802      	bhi.n	800aba0 <_realloc_r+0x34>
 800ab9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ab9e:	d8f4      	bhi.n	800ab8a <_realloc_r+0x1e>
 800aba0:	4621      	mov	r1, r4
 800aba2:	4638      	mov	r0, r7
 800aba4:	f7ff fc48 	bl	800a438 <_malloc_r>
 800aba8:	4680      	mov	r8, r0
 800abaa:	b908      	cbnz	r0, 800abb0 <_realloc_r+0x44>
 800abac:	4645      	mov	r5, r8
 800abae:	e7ec      	b.n	800ab8a <_realloc_r+0x1e>
 800abb0:	42b4      	cmp	r4, r6
 800abb2:	4622      	mov	r2, r4
 800abb4:	4629      	mov	r1, r5
 800abb6:	bf28      	it	cs
 800abb8:	4632      	movcs	r2, r6
 800abba:	f7ff fbc3 	bl	800a344 <memcpy>
 800abbe:	4629      	mov	r1, r5
 800abc0:	4638      	mov	r0, r7
 800abc2:	f7ff fbcd 	bl	800a360 <_free_r>
 800abc6:	e7f1      	b.n	800abac <_realloc_r+0x40>

0800abc8 <_malloc_usable_size_r>:
 800abc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abcc:	1f18      	subs	r0, r3, #4
 800abce:	2b00      	cmp	r3, #0
 800abd0:	bfbc      	itt	lt
 800abd2:	580b      	ldrlt	r3, [r1, r0]
 800abd4:	18c0      	addlt	r0, r0, r3
 800abd6:	4770      	bx	lr

0800abd8 <_init>:
 800abd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abda:	bf00      	nop
 800abdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abde:	bc08      	pop	{r3}
 800abe0:	469e      	mov	lr, r3
 800abe2:	4770      	bx	lr

0800abe4 <_fini>:
 800abe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abe6:	bf00      	nop
 800abe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abea:	bc08      	pop	{r3}
 800abec:	469e      	mov	lr, r3
 800abee:	4770      	bx	lr
