$date
	Thu Oct  9 07:46:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_LAB6_2 $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var reg 1 $ clk $end
$scope module UUT $end
$var wire 1 $ clk $end
$var wire 1 # x $end
$var reg 1 % Q1 $end
$var reg 1 & Q2 $end
$var reg 1 ' Q3 $end
$var reg 1 ( Q4 $end
$var reg 1 " y $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
1!
$end
#5000
1"
1%
1$
#10000
0$
#15000
1#
1&
1$
#20000
0$
#25000
0!
0"
1'
1$
#30000
0$
#35000
1(
1$
#40000
0$
#45000
0%
1$
#50000
0$
#55000
1!
0#
0&
1$
#60000
0$
#65000
0'
1$
#70000
0$
#75000
0(
1$
#80000
0$
#85000
1"
1%
1$
#90000
0$
#95000
1#
1&
1$
#100000
0$
#105000
0!
0"
1'
1$
#110000
0$
#115000
1(
1$
#120000
0$
#125000
0%
1$
#130000
0$
#135000
1!
0#
0&
1$
#140000
0$
#145000
0'
1$
#150000
0$
#155000
0(
1$
#160000
0$
#165000
1"
1%
1$
#170000
0$
#175000
1#
1&
1$
#180000
0$
#185000
0!
0"
1'
1$
#190000
0$
#195000
1(
1$
#200000
0$
#205000
0%
1$
#210000
0$
#215000
1!
0#
0&
1$
#220000
0$
#225000
0'
1$
#230000
0$
#235000
0(
1$
#240000
0$
