/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [29:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[88];
  assign celloutsig_0_2z = ~in_data[50];
  assign celloutsig_0_3z = in_data[81] ^ celloutsig_0_0z;
  assign celloutsig_1_10z = celloutsig_1_4z[10:7] & { celloutsig_1_6z[2:0], celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_1z[4:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z } & { celloutsig_0_6z[4:3], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[187:175] & in_data[114:102];
  assign celloutsig_1_17z = { celloutsig_1_7z[3], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_11z } == { celloutsig_1_0z[12:1], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_1_5z = { celloutsig_1_4z[9:3], celloutsig_1_3z, celloutsig_1_1z } >= celloutsig_1_4z[12:4];
  assign celloutsig_1_8z = { celloutsig_1_4z[11:8], celloutsig_1_2z, celloutsig_1_5z } >= celloutsig_1_7z[5:0];
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z } >= { celloutsig_1_4z[16:3], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_7z[3:0] >= { celloutsig_1_10z[3:1], celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_6z[5:0], celloutsig_0_5z, celloutsig_0_0z } >= { in_data[23:19], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z } >= celloutsig_0_11z[6:3];
  assign celloutsig_1_14z = { celloutsig_1_0z[11:0], celloutsig_1_5z } <= { celloutsig_1_11z[3:1], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_13z = { celloutsig_0_6z[4], celloutsig_0_10z, in_data[88], celloutsig_0_10z, celloutsig_0_0z } <= { celloutsig_0_10z[0], in_data[88], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_32z = celloutsig_0_6z[6:1] <= { celloutsig_0_6z[6:2], celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[121:117] <= celloutsig_1_0z[9:5];
  assign celloutsig_1_3z = { in_data[146:145], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } < { in_data[168:166], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[155:152], celloutsig_1_7z, celloutsig_1_2z } < { celloutsig_1_0z[8:5], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_9z & ~(celloutsig_1_14z);
  assign celloutsig_0_14z = in_data[50] & ~(celloutsig_0_12z);
  assign celloutsig_1_4z = { in_data[185:170], celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, in_data[159:158], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_7z[4:2], celloutsig_1_8z, celloutsig_1_2z } % { 1'h1, in_data[109], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_10z[1:0], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_5z } % { 1'h1, celloutsig_1_4z[8:1] };
  assign celloutsig_0_6z = { in_data[9:6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, in_data[90:85] };
  assign celloutsig_0_10z = celloutsig_0_6z[5:2] % { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_5z };
  assign celloutsig_0_33z = { celloutsig_0_16z[4:1], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, celloutsig_0_11z[5], celloutsig_0_1z };
  assign celloutsig_1_2z = | in_data[176:165];
  assign celloutsig_0_5z = | { in_data[14:8], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_12z = | { celloutsig_0_9z[4:1], in_data[88], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_6z = in_data[154:125] - in_data[149:120];
  assign celloutsig_1_7z = in_data[156:150] - celloutsig_1_6z[16:10];
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z } - { in_data[85:75], in_data[88], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_6z[6:5], celloutsig_0_12z, celloutsig_0_12z, in_data[88] } - { celloutsig_0_9z[7], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_7z };
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_1z = { in_data[4:2], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[104:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
