

================================================================
== Vitis HLS Report for 'mem_streaming_Pipeline_VITIS_LOOP_25_1'
================================================================
* Date:           Mon May 27 19:22:01 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        axi_port_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        6|        6|         3|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     168|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     168|      73|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_265_p2         |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_259_p2        |      icmp|   0|  0|  10|           3|           3|
    |or_ln30_fu_288_p2          |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          12|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    3|          6|
    |i_fu_104                 |   9|          2|    3|          6|
    |out_r_blk_n_W            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |data_buf_1_load_1_reg_527         |  16|   0|   16|          0|
    |data_buf_1_load_reg_502           |  16|   0|   16|          0|
    |data_buf_2_load_1_reg_532         |  16|   0|   16|          0|
    |data_buf_2_load_reg_507           |  16|   0|   16|          0|
    |data_buf_3_load_1_reg_537         |  16|   0|   16|          0|
    |data_buf_3_load_reg_512           |  16|   0|   16|          0|
    |data_buf_4_load_1_reg_542         |  16|   0|   16|          0|
    |data_buf_4_load_reg_517           |  16|   0|   16|          0|
    |data_buf_load_1_reg_522           |  16|   0|   16|          0|
    |data_reg_497                      |  16|   0|   16|          0|
    |i_fu_104                          |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 168|   0|  168|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_25_1|  return value|
|m_axi_out_r_AWVALID   |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWREADY   |   in|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWADDR    |  out|   64|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWID      |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWLEN     |  out|   32|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWSIZE    |  out|    3|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWBURST   |  out|    2|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWLOCK    |  out|    2|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWCACHE   |  out|    4|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWPROT    |  out|    3|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWQOS     |  out|    4|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWREGION  |  out|    4|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_AWUSER    |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_WVALID    |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_WREADY    |   in|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_WDATA     |  out|  256|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_WSTRB     |  out|   32|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_WLAST     |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_WID       |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_WUSER     |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARVALID   |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARREADY   |   in|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARADDR    |  out|   64|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARID      |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARLEN     |  out|   32|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARSIZE    |  out|    3|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARBURST   |  out|    2|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARLOCK    |  out|    2|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARCACHE   |  out|    4|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARPROT    |  out|    3|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARQOS     |  out|    4|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARREGION  |  out|    4|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_ARUSER    |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_RVALID    |   in|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_RREADY    |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_RDATA     |   in|  256|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_RLAST     |   in|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_RID       |   in|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_RFIFONUM  |   in|    9|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_RUSER     |   in|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_RRESP     |   in|    2|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_BVALID    |   in|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_BREADY    |  out|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_BRESP     |   in|    2|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_BID       |   in|    1|       m_axi|                                   out_r|       pointer|
|m_axi_out_r_BUSER     |   in|    1|       m_axi|                                   out_r|       pointer|
|sext_ln25             |   in|   59|     ap_none|                               sext_ln25|        scalar|
|data_buf_address0     |  out|    4|   ap_memory|                                data_buf|         array|
|data_buf_ce0          |  out|    1|   ap_memory|                                data_buf|         array|
|data_buf_q0           |   in|   16|   ap_memory|                                data_buf|         array|
|data_buf_address1     |  out|    4|   ap_memory|                                data_buf|         array|
|data_buf_ce1          |  out|    1|   ap_memory|                                data_buf|         array|
|data_buf_q1           |   in|   16|   ap_memory|                                data_buf|         array|
|data_buf_1_address0   |  out|    4|   ap_memory|                              data_buf_1|         array|
|data_buf_1_ce0        |  out|    1|   ap_memory|                              data_buf_1|         array|
|data_buf_1_q0         |   in|   16|   ap_memory|                              data_buf_1|         array|
|data_buf_1_address1   |  out|    4|   ap_memory|                              data_buf_1|         array|
|data_buf_1_ce1        |  out|    1|   ap_memory|                              data_buf_1|         array|
|data_buf_1_q1         |   in|   16|   ap_memory|                              data_buf_1|         array|
|data_buf_2_address0   |  out|    4|   ap_memory|                              data_buf_2|         array|
|data_buf_2_ce0        |  out|    1|   ap_memory|                              data_buf_2|         array|
|data_buf_2_q0         |   in|   16|   ap_memory|                              data_buf_2|         array|
|data_buf_2_address1   |  out|    4|   ap_memory|                              data_buf_2|         array|
|data_buf_2_ce1        |  out|    1|   ap_memory|                              data_buf_2|         array|
|data_buf_2_q1         |   in|   16|   ap_memory|                              data_buf_2|         array|
|data_buf_3_address0   |  out|    4|   ap_memory|                              data_buf_3|         array|
|data_buf_3_ce0        |  out|    1|   ap_memory|                              data_buf_3|         array|
|data_buf_3_q0         |   in|   16|   ap_memory|                              data_buf_3|         array|
|data_buf_3_address1   |  out|    4|   ap_memory|                              data_buf_3|         array|
|data_buf_3_ce1        |  out|    1|   ap_memory|                              data_buf_3|         array|
|data_buf_3_q1         |   in|   16|   ap_memory|                              data_buf_3|         array|
|data_buf_4_address0   |  out|    4|   ap_memory|                              data_buf_4|         array|
|data_buf_4_ce0        |  out|    1|   ap_memory|                              data_buf_4|         array|
|data_buf_4_q0         |   in|   16|   ap_memory|                              data_buf_4|         array|
|data_buf_4_address1   |  out|    4|   ap_memory|                              data_buf_4|         array|
|data_buf_4_ce1        |  out|    1|   ap_memory|                              data_buf_4|         array|
|data_buf_4_q1         |   in|   16|   ap_memory|                              data_buf_4|         array|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

