<HTML>

<HEAD>
<TITLE>Timing Analyzer report for ex10</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Timing Analyzer report for ex10</H1>
<H3>Wed Jul 05 11:19:00 2006<BR>
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Timing Analyzer Summary</A></LI>
<LI><A HREF="#3">Timing Analyzer Settings</A></LI>
<LI><A HREF="#4">Clock Settings Summary</A></LI>
<LI><A HREF="#5">Clock Setup: '12_288MHz'</A></LI>
<LI><A HREF="#6">Clock Setup: 'altera_internal_jtag~TCKUTAP'</A></LI>
<LI><A HREF="#7">Clock Hold: '12_288MHz'</A></LI>
<LI><A HREF="#8">tsu</A></LI>
<LI><A HREF="#9">tco</A></LI>
<LI><A HREF="#10">tpd</A></LI>
<LI><A HREF="#11">th</A></LI>
<LI><A HREF="#12">Timing Analyzer Messages</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Type</TH>
<TH>Slack</TH>
<TH>Required Time</TH>
<TH>Actual Time</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Failed Paths</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tsu</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.654 ns</TD>
<TD ALIGN="LEFT">DOUT</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tco</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">12.899 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LRCOUT_INT</TD>
<TD ALIGN="LEFT">LRCIN</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tpd</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.879 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">altera_reserved_tdo</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case th</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.318 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Clock Setup: '12_288MHz'</TD>
<TD ALIGN="LEFT">73.240 ns</TD>
<TD ALIGN="LEFT">12.29 MHz ( period = 81.380 ns )</TD>
<TD ALIGN="LEFT">122.85 MHz ( period = 8.140 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Clock Setup: 'altera_internal_jtag~TCKUTAP'</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">88.56 MHz ( period = 11.292 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Clock Hold: '12_288MHz'</TD>
<TD ALIGN="LEFT">0.761 ns</TD>
<TD ALIGN="LEFT">12.29 MHz ( period = 81.380 ns )</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[7]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total number of failed paths</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
<TH>From</TH>
<TH>To</TH>
<TH>Entity Name</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device Name</TD>
<TD ALIGN="LEFT">EP1C12F256C7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing Models</TD>
<TD ALIGN="LEFT">Final</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of source nodes to report per destination node</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of destination nodes to report</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of paths to report</TD>
<TD ALIGN="LEFT">200</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report Minimum Timing Checks</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use Fast Timing Models</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report IO Paths Separately</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Default hold multicycle</TD>
<TD ALIGN="LEFT">Same As Multicycle</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut paths between unrelated clock domains</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut off read during write signal paths</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut off feedback from I/O pins</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report Combined Fast/Slow Timing</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore Clock Settings</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Analyze latches as synchronous elements</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Recovery/Removal analysis</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Clock Latency</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use TimeQuest Timing Analyzer</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Clock Settings</TD>
<TD ALIGN="LEFT">clk codec</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Settings Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Clock Node Name</TH>
<TH>Clock Setting Name</TH>
<TH>Type</TH>
<TH>Fmax Requirement</TH>
<TH>Early Latency</TH>
<TH>Late Latency</TH>
<TH>Based on</TH>
<TH>Multiply Base Fmax by</TH>
<TH>Divide Base Fmax by</TH>
<TH>Offset</TH>
<TH>Phase offset</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">clk_codec</TD>
<TD ALIGN="LEFT">User Pin</TD>
<TD ALIGN="LEFT">12.29 MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">User Pin</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Setup: '12_288MHz'</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Actual fmax (period)</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Required Setup Relationship</TH>
<TH>Required Longest P2P Time</TH>
<TH>Actual Longest P2P Time</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.240 ns</TD>
<TD ALIGN="LEFT">122.85 MHz ( period = 8.140 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.917 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.241 ns</TD>
<TD ALIGN="LEFT">122.87 MHz ( period = 8.139 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.916 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.485 ns</TD>
<TD ALIGN="LEFT">126.66 MHz ( period = 7.895 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.672 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.486 ns</TD>
<TD ALIGN="LEFT">126.68 MHz ( period = 7.894 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.671 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.528 ns</TD>
<TD ALIGN="LEFT">127.36 MHz ( period = 7.852 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.629 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.529 ns</TD>
<TD ALIGN="LEFT">127.37 MHz ( period = 7.851 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.628 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.542 ns</TD>
<TD ALIGN="LEFT">127.58 MHz ( period = 7.838 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.607 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.543 ns</TD>
<TD ALIGN="LEFT">127.60 MHz ( period = 7.837 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.606 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.594 ns</TD>
<TD ALIGN="LEFT">128.44 MHz ( period = 7.786 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.555 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.595 ns</TD>
<TD ALIGN="LEFT">128.45 MHz ( period = 7.785 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.554 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.658 ns</TD>
<TD ALIGN="LEFT">129.50 MHz ( period = 7.722 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.499 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.659 ns</TD>
<TD ALIGN="LEFT">129.52 MHz ( period = 7.721 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.498 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.687 ns</TD>
<TD ALIGN="LEFT">129.99 MHz ( period = 7.693 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.470 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.688 ns</TD>
<TD ALIGN="LEFT">130.01 MHz ( period = 7.692 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.469 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.690 ns</TD>
<TD ALIGN="LEFT">130.04 MHz ( period = 7.690 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.467 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.691 ns</TD>
<TD ALIGN="LEFT">130.06 MHz ( period = 7.689 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.466 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.720 ns</TD>
<TD ALIGN="LEFT">130.55 MHz ( period = 7.660 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.429 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.721 ns</TD>
<TD ALIGN="LEFT">130.57 MHz ( period = 7.659 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.428 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.748 ns</TD>
<TD ALIGN="LEFT">131.03 MHz ( period = 7.632 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.409 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.749 ns</TD>
<TD ALIGN="LEFT">131.04 MHz ( period = 7.631 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.408 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.766 ns</TD>
<TD ALIGN="LEFT">131.34 MHz ( period = 7.614 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.383 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.767 ns</TD>
<TD ALIGN="LEFT">131.35 MHz ( period = 7.613 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.382 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.783 ns</TD>
<TD ALIGN="LEFT">131.63 MHz ( period = 7.597 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.374 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.784 ns</TD>
<TD ALIGN="LEFT">131.65 MHz ( period = 7.596 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.373 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.807 ns</TD>
<TD ALIGN="LEFT">132.05 MHz ( period = 7.573 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">7.405 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.808 ns</TD>
<TD ALIGN="LEFT">132.07 MHz ( period = 7.572 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">7.404 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.836 ns</TD>
<TD ALIGN="LEFT">132.56 MHz ( period = 7.544 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.313 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.837 ns</TD>
<TD ALIGN="LEFT">132.57 MHz ( period = 7.543 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.312 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.853 ns</TD>
<TD ALIGN="LEFT">132.86 MHz ( period = 7.527 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.304 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.854 ns</TD>
<TD ALIGN="LEFT">132.87 MHz ( period = 7.526 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.303 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.856 ns</TD>
<TD ALIGN="LEFT">132.91 MHz ( period = 7.524 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.293 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.857 ns</TD>
<TD ALIGN="LEFT">132.93 MHz ( period = 7.523 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.292 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.875 ns</TD>
<TD ALIGN="LEFT">133.24 MHz ( period = 7.505 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">7.337 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.876 ns</TD>
<TD ALIGN="LEFT">133.26 MHz ( period = 7.504 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">7.336 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.902 ns</TD>
<TD ALIGN="LEFT">133.73 MHz ( period = 7.478 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.247 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.903 ns</TD>
<TD ALIGN="LEFT">133.74 MHz ( period = 7.477 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.246 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.925 ns</TD>
<TD ALIGN="LEFT">134.14 MHz ( period = 7.455 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.224 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.926 ns</TD>
<TD ALIGN="LEFT">134.16 MHz ( period = 7.454 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.223 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.938 ns</TD>
<TD ALIGN="LEFT">134.37 MHz ( period = 7.442 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.219 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.939 ns</TD>
<TD ALIGN="LEFT">134.39 MHz ( period = 7.441 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.218 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.941 ns</TD>
<TD ALIGN="LEFT">134.43 MHz ( period = 7.439 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.208 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.942 ns</TD>
<TD ALIGN="LEFT">134.44 MHz ( period = 7.438 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.207 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.969 ns</TD>
<TD ALIGN="LEFT">134.93 MHz ( period = 7.411 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.188 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.970 ns</TD>
<TD ALIGN="LEFT">134.95 MHz ( period = 7.410 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.187 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.976 ns</TD>
<TD ALIGN="LEFT">135.06 MHz ( period = 7.404 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">7.236 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">73.977 ns</TD>
<TD ALIGN="LEFT">135.08 MHz ( period = 7.403 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">7.235 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.048 ns</TD>
<TD ALIGN="LEFT">136.39 MHz ( period = 7.332 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">7.164 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.049 ns</TD>
<TD ALIGN="LEFT">136.41 MHz ( period = 7.331 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">7.163 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.057 ns</TD>
<TD ALIGN="LEFT">136.56 MHz ( period = 7.323 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.092 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.058 ns</TD>
<TD ALIGN="LEFT">136.57 MHz ( period = 7.322 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.091 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.059 ns</TD>
<TD ALIGN="LEFT">136.59 MHz ( period = 7.321 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.098 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.060 ns</TD>
<TD ALIGN="LEFT">136.61 MHz ( period = 7.320 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.097 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.088 ns</TD>
<TD ALIGN="LEFT">137.14 MHz ( period = 7.292 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.061 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.095 ns</TD>
<TD ALIGN="LEFT">137.27 MHz ( period = 7.285 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">7.117 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.096 ns</TD>
<TD ALIGN="LEFT">137.29 MHz ( period = 7.284 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">7.116 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.096 ns</TD>
<TD ALIGN="LEFT">137.29 MHz ( period = 7.284 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.061 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.097 ns</TD>
<TD ALIGN="LEFT">137.31 MHz ( period = 7.283 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">7.060 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.102 ns</TD>
<TD ALIGN="LEFT">137.40 MHz ( period = 7.278 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.047 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.103 ns</TD>
<TD ALIGN="LEFT">137.42 MHz ( period = 7.277 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.046 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.116 ns</TD>
<TD ALIGN="LEFT">137.67 MHz ( period = 7.264 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.033 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.117 ns</TD>
<TD ALIGN="LEFT">137.68 MHz ( period = 7.263 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.032 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.126 ns</TD>
<TD ALIGN="LEFT">137.85 MHz ( period = 7.254 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.023 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.127 ns</TD>
<TD ALIGN="LEFT">137.87 MHz ( period = 7.253 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">7.022 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.178 ns</TD>
<TD ALIGN="LEFT">138.85 MHz ( period = 7.202 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.971 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.179 ns</TD>
<TD ALIGN="LEFT">138.87 MHz ( period = 7.201 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.970 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.217 ns</TD>
<TD ALIGN="LEFT">139.61 MHz ( period = 7.163 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.940 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.218 ns</TD>
<TD ALIGN="LEFT">139.63 MHz ( period = 7.162 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.939 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.218 ns</TD>
<TD ALIGN="LEFT">139.63 MHz ( period = 7.162 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">6.994 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.219 ns</TD>
<TD ALIGN="LEFT">139.65 MHz ( period = 7.161 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">6.993 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.261 ns</TD>
<TD ALIGN="LEFT">140.47 MHz ( period = 7.119 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.888 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.262 ns</TD>
<TD ALIGN="LEFT">140.49 MHz ( period = 7.118 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.887 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.301 ns</TD>
<TD ALIGN="LEFT">141.26 MHz ( period = 7.079 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.856 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.302 ns</TD>
<TD ALIGN="LEFT">141.28 MHz ( period = 7.078 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.855 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.302 ns</TD>
<TD ALIGN="LEFT">141.28 MHz ( period = 7.078 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.847 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.303 ns</TD>
<TD ALIGN="LEFT">141.30 MHz ( period = 7.077 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.846 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.333 ns</TD>
<TD ALIGN="LEFT">141.90 MHz ( period = 7.047 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.816 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.339 ns</TD>
<TD ALIGN="LEFT">142.03 MHz ( period = 7.041 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.818 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.340 ns</TD>
<TD ALIGN="LEFT">142.05 MHz ( period = 7.040 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.817 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.348 ns</TD>
<TD ALIGN="LEFT">142.21 MHz ( period = 7.032 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.809 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.349 ns</TD>
<TD ALIGN="LEFT">142.23 MHz ( period = 7.031 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.808 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.358 ns</TD>
<TD ALIGN="LEFT">142.41 MHz ( period = 7.022 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.791 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.359 ns</TD>
<TD ALIGN="LEFT">142.43 MHz ( period = 7.021 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.790 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.375 ns</TD>
<TD ALIGN="LEFT">142.76 MHz ( period = 7.005 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.774 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.376 ns</TD>
<TD ALIGN="LEFT">142.78 MHz ( period = 7.004 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.773 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.376 ns</TD>
<TD ALIGN="LEFT">142.78 MHz ( period = 7.004 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.773 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.390 ns</TD>
<TD ALIGN="LEFT">143.06 MHz ( period = 6.990 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.141 ns</TD>
<TD ALIGN="LEFT">6.751 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.394 ns</TD>
<TD ALIGN="LEFT">143.14 MHz ( period = 6.986 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.763 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.395 ns</TD>
<TD ALIGN="LEFT">143.16 MHz ( period = 6.985 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.762 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg10</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg9</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg8</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg7</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg6</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg5</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg4</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg3</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg2</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.440 ns</TD>
<TD ALIGN="LEFT">144.09 MHz ( period = 6.940 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.660 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.442 ns</TD>
<TD ALIGN="LEFT">144.13 MHz ( period = 6.938 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.141 ns</TD>
<TD ALIGN="LEFT">6.699 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.469 ns</TD>
<TD ALIGN="LEFT">144.70 MHz ( period = 6.911 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.680 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.470 ns</TD>
<TD ALIGN="LEFT">144.72 MHz ( period = 6.910 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.679 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.479 ns</TD>
<TD ALIGN="LEFT">144.91 MHz ( period = 6.901 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">6.733 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.480 ns</TD>
<TD ALIGN="LEFT">144.93 MHz ( period = 6.900 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">6.732 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg10</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg9</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg8</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg7</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg6</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg5</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg4</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg3</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg2</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.505 ns</TD>
<TD ALIGN="LEFT">145.45 MHz ( period = 6.875 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.506 ns</TD>
<TD ALIGN="LEFT">145.48 MHz ( period = 6.874 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.643 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.507 ns</TD>
<TD ALIGN="LEFT">145.50 MHz ( period = 6.873 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.642 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.508 ns</TD>
<TD ALIGN="LEFT">145.52 MHz ( period = 6.872 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.641 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg10</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg9</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg8</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg7</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg6</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg5</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg4</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg3</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg2</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.518 ns</TD>
<TD ALIGN="LEFT">145.73 MHz ( period = 6.862 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.523 ns</TD>
<TD ALIGN="LEFT">145.84 MHz ( period = 6.857 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.634 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.524 ns</TD>
<TD ALIGN="LEFT">145.86 MHz ( period = 6.856 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.633 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.535 ns</TD>
<TD ALIGN="LEFT">146.09 MHz ( period = 6.845 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.614 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.535 ns</TD>
<TD ALIGN="LEFT">146.09 MHz ( period = 6.845 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.614 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.536 ns</TD>
<TD ALIGN="LEFT">146.11 MHz ( period = 6.844 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.613 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.538 ns</TD>
<TD ALIGN="LEFT">146.16 MHz ( period = 6.842 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.611 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.549 ns</TD>
<TD ALIGN="LEFT">146.39 MHz ( period = 6.831 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.600 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.550 ns</TD>
<TD ALIGN="LEFT">146.41 MHz ( period = 6.830 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.599 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.568 ns</TD>
<TD ALIGN="LEFT">146.80 MHz ( period = 6.812 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.141 ns</TD>
<TD ALIGN="LEFT">6.573 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg10</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg9</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg8</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg7</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg6</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg5</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg4</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg3</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg2</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.572 ns</TD>
<TD ALIGN="LEFT">146.89 MHz ( period = 6.808 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.528 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.596 ns</TD>
<TD ALIGN="LEFT">147.41 MHz ( period = 6.784 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.553 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.614 ns</TD>
<TD ALIGN="LEFT">147.80 MHz ( period = 6.766 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.141 ns</TD>
<TD ALIGN="LEFT">6.527 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.617 ns</TD>
<TD ALIGN="LEFT">147.86 MHz ( period = 6.763 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.540 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.618 ns</TD>
<TD ALIGN="LEFT">147.89 MHz ( period = 6.762 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.539 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.631 ns</TD>
<TD ALIGN="LEFT">148.17 MHz ( period = 6.749 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.518 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg10</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg9</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg8</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg7</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg6</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg5</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg4</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg3</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg2</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.637 ns</TD>
<TD ALIGN="LEFT">148.30 MHz ( period = 6.743 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.463 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg10</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg9</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg8</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg7</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg6</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg5</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg4</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg3</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg2</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg1</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_address_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.644 ns</TD>
<TD ALIGN="LEFT">148.46 MHz ( period = 6.736 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~porta_datain_reg0</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.100 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.655 ns</TD>
<TD ALIGN="LEFT">148.70 MHz ( period = 6.725 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.204 ns</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.684 ns</TD>
<TD ALIGN="LEFT">149.34 MHz ( period = 6.696 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.141 ns</TD>
<TD ALIGN="LEFT">6.457 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.688 ns</TD>
<TD ALIGN="LEFT">149.43 MHz ( period = 6.692 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.469 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.689 ns</TD>
<TD ALIGN="LEFT">149.45 MHz ( period = 6.691 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.157 ns</TD>
<TD ALIGN="LEFT">6.468 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.689 ns</TD>
<TD ALIGN="LEFT">149.45 MHz ( period = 6.691 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.460 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.690 ns</TD>
<TD ALIGN="LEFT">149.48 MHz ( period = 6.690 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.459 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.690 ns</TD>
<TD ALIGN="LEFT">149.48 MHz ( period = 6.690 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">6.522 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.691 ns</TD>
<TD ALIGN="LEFT">149.50 MHz ( period = 6.689 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.212 ns</TD>
<TD ALIGN="LEFT">6.521 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.693 ns</TD>
<TD ALIGN="LEFT">149.54 MHz ( period = 6.687 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.694 ns</TD>
<TD ALIGN="LEFT">149.57 MHz ( period = 6.686 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.455 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.701 ns</TD>
<TD ALIGN="LEFT">149.72 MHz ( period = 6.679 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.149 ns</TD>
<TD ALIGN="LEFT">6.448 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">74.704 ns</TD>
<TD ALIGN="LEFT">149.79 MHz ( period = 6.676 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">81.380 ns</TD>
<TD ALIGN="LEFT">81.141 ns</TD>
<TD ALIGN="LEFT">6.437 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing analysis restricted to 200 rows.</TD>
<TD ALIGN="LEFT">To change the limit use Settings (Assignments menu)</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Setup: 'altera_internal_jtag~TCKUTAP'</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Actual fmax (period)</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Required Setup Relationship</TH>
<TH>Required Longest P2P Time</TH>
<TH>Actual Longest P2P Time</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">88.56 MHz ( period = 11.292 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.360 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">95.66 MHz ( period = 10.454 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.996 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">96.99 MHz ( period = 10.310 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.869 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">104.69 MHz ( period = 9.552 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.490 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">105.31 MHz ( period = 9.496 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.462 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">105.55 MHz ( period = 9.474 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.506 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">109.34 MHz ( period = 9.146 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.287 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">118.46 MHz ( period = 8.442 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|bypass_reg_out</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.990 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">123.37 MHz ( period = 8.106 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.767 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">124.29 MHz ( period = 8.046 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.729 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">130.92 MHz ( period = 7.638 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.462 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">130.92 MHz ( period = 7.638 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.462 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">130.92 MHz ( period = 7.638 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.462 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">130.92 MHz ( period = 7.638 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.462 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">130.96 MHz ( period = 7.636 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.460 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">130.96 MHz ( period = 7.636 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.460 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">130.96 MHz ( period = 7.636 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.460 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">130.96 MHz ( period = 7.636 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.460 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">130.96 MHz ( period = 7.636 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.460 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.06 MHz ( period = 7.630 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.454 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.06 MHz ( period = 7.630 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.454 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.06 MHz ( period = 7.630 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.454 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.06 MHz ( period = 7.630 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.454 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.20 MHz ( period = 7.622 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.446 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.20 MHz ( period = 7.622 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.446 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.20 MHz ( period = 7.622 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.446 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.20 MHz ( period = 7.622 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.446 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.20 MHz ( period = 7.622 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.446 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.72 MHz ( period = 7.592 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.424 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.72 MHz ( period = 7.592 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.424 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.72 MHz ( period = 7.592 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.424 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.72 MHz ( period = 7.592 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.424 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.72 MHz ( period = 7.592 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.424 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.77 MHz ( period = 7.589 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.421 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.77 MHz ( period = 7.589 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.421 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.77 MHz ( period = 7.589 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.421 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.77 MHz ( period = 7.589 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.421 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.79 MHz ( period = 7.588 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.420 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.79 MHz ( period = 7.588 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.420 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.79 MHz ( period = 7.588 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.420 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.79 MHz ( period = 7.588 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.420 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">131.79 MHz ( period = 7.588 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.420 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.00 MHz ( period = 7.576 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.408 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.00 MHz ( period = 7.576 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.408 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.00 MHz ( period = 7.576 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.408 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.00 MHz ( period = 7.576 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.408 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.00 MHz ( period = 7.576 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.408 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.03 MHz ( period = 7.574 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.398 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.03 MHz ( period = 7.574 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.398 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.03 MHz ( period = 7.574 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.398 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.03 MHz ( period = 7.574 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.398 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.03 MHz ( period = 7.574 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.398 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.03 MHz ( period = 7.574 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.398 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.03 MHz ( period = 7.574 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.398 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.03 MHz ( period = 7.574 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.398 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">132.03 MHz ( period = 7.574 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.398 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">136.82 MHz ( period = 7.309 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.141 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">136.82 MHz ( period = 7.309 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.141 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">136.87 MHz ( period = 7.306 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.138 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">136.87 MHz ( period = 7.306 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.138 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">136.87 MHz ( period = 7.306 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.138 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">136.87 MHz ( period = 7.306 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.138 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">136.87 MHz ( period = 7.306 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.138 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg0</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg2</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg3</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg4</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg5</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg6</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg7</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg8</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg9</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.26 MHz ( period = 7.233 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg10</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.683 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.33 MHz ( period = 7.229 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.061 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.33 MHz ( period = 7.229 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.061 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.33 MHz ( period = 7.229 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.061 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.33 MHz ( period = 7.229 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.061 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg0</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg2</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg3</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg4</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg5</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg6</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg7</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg8</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg9</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.60 MHz ( period = 7.215 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a65~portb_address_reg10</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.66 MHz ( period = 7.212 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.044 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.66 MHz ( period = 7.212 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.044 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.66 MHz ( period = 7.212 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.044 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.66 MHz ( period = 7.212 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.044 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">138.66 MHz ( period = 7.212 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.044 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.41 MHz ( period = 7.173 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.913 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.41 MHz ( period = 7.173 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.913 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.41 MHz ( period = 7.173 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.913 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.41 MHz ( period = 7.173 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.913 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.45 MHz ( period = 7.171 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.911 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.45 MHz ( period = 7.171 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.911 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.45 MHz ( period = 7.171 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.911 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.45 MHz ( period = 7.171 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.911 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.45 MHz ( period = 7.171 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.911 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.57 MHz ( period = 7.165 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.905 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.57 MHz ( period = 7.165 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.905 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.57 MHz ( period = 7.165 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.905 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.57 MHz ( period = 7.165 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.905 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.72 MHz ( period = 7.157 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.897 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.72 MHz ( period = 7.157 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.897 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.72 MHz ( period = 7.157 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.897 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.72 MHz ( period = 7.157 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.897 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">139.72 MHz ( period = 7.157 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.897 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg0</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg2</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg3</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg4</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg5</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg6</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg7</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg8</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg9</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.02 MHz ( period = 7.142 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a2~portb_address_reg10</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.31 MHz ( period = 7.127 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.875 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.31 MHz ( period = 7.127 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.875 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.31 MHz ( period = 7.127 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.875 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.31 MHz ( period = 7.127 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.875 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.31 MHz ( period = 7.127 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.875 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.37 MHz ( period = 7.124 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.872 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.37 MHz ( period = 7.124 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.872 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.37 MHz ( period = 7.124 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.872 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.37 MHz ( period = 7.124 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.872 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.39 MHz ( period = 7.123 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.871 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.39 MHz ( period = 7.123 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.871 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.39 MHz ( period = 7.123 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.871 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.39 MHz ( period = 7.123 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.871 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.39 MHz ( period = 7.123 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.871 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.63 MHz ( period = 7.111 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.859 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.63 MHz ( period = 7.111 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.859 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.63 MHz ( period = 7.111 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.859 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.63 MHz ( period = 7.111 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.859 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.63 MHz ( period = 7.111 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.859 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.67 MHz ( period = 7.109 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.849 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.67 MHz ( period = 7.109 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.849 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.67 MHz ( period = 7.109 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.849 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.67 MHz ( period = 7.109 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.849 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.67 MHz ( period = 7.109 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.849 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.67 MHz ( period = 7.109 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.849 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.67 MHz ( period = 7.109 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.849 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.67 MHz ( period = 7.109 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.849 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.67 MHz ( period = 7.109 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.849 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.46 MHz ( period = 7.069 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.893 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.46 MHz ( period = 7.069 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.893 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.46 MHz ( period = 7.069 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.893 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.46 MHz ( period = 7.069 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.893 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.50 MHz ( period = 7.067 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.891 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.50 MHz ( period = 7.067 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.891 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.50 MHz ( period = 7.067 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.891 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.50 MHz ( period = 7.067 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.891 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.50 MHz ( period = 7.067 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.891 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.62 MHz ( period = 7.061 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.62 MHz ( period = 7.061 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.62 MHz ( period = 7.061 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.62 MHz ( period = 7.061 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.78 MHz ( period = 7.053 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.877 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.78 MHz ( period = 7.053 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.877 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.78 MHz ( period = 7.053 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.877 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.78 MHz ( period = 7.053 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.877 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.78 MHz ( period = 7.053 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.877 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">141.88 MHz ( period = 7.048 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.293 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg0</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg1</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg2</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg3</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg4</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg5</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg6</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg7</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg8</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg9</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.13 MHz ( period = 7.036 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg10</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.414 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.39 MHz ( period = 7.023 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.855 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.39 MHz ( period = 7.023 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.855 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.39 MHz ( period = 7.023 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.855 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.39 MHz ( period = 7.023 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.855 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.39 MHz ( period = 7.023 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.855 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.45 MHz ( period = 7.020 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.852 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.45 MHz ( period = 7.020 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.852 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.45 MHz ( period = 7.020 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.852 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.45 MHz ( period = 7.020 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.852 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.47 MHz ( period = 7.019 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.851 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.47 MHz ( period = 7.019 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.851 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.47 MHz ( period = 7.019 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.851 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.47 MHz ( period = 7.019 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.851 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.47 MHz ( period = 7.019 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.851 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.49 MHz ( period = 7.018 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg5</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.49 MHz ( period = 7.018 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg6</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.49 MHz ( period = 7.018 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg7</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.49 MHz ( period = 7.018 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg8</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">142.49 MHz ( period = 7.018 ns )</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|ram_block1a5~portb_address_reg9</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing analysis restricted to 200 rows.</TD>
<TD ALIGN="LEFT">To change the limit use Settings (Assignments menu)</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Hold: '12_288MHz'</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Minimum Slack</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Required Hold Relationship</TH>
<TH>Required Shortest P2P Time</TH>
<TH>Actual Shortest P2P Time</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.761 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[7]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[7]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.576 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.762 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.577 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.762 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.577 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.762 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[2]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[3]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.577 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.762 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[24]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[8]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.577 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.762 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|COUNT[6]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.577 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.762 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|COUNT[5]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.577 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.763 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.578 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.763 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[4]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[4]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.578 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.763 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[4]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|R_IN[4]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.578 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.764 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[5]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[5]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.579 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.766 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[8]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[8]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.581 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.766 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[12]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[12]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.581 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.767 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[13]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[13]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.582 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.768 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[3]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[3]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.583 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.769 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[9]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|R_IN[9]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.584 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.771 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[18]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.586 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.771 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[26]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.586 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.771 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|condition_delay_reg[2]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|condition_delay_reg[3]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.586 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.773 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.588 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.773 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.588 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.773 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.588 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.773 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.588 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.773 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.588 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.773 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[29]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[13]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.588 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.774 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.589 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.774 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.589 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.774 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.589 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.774 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.589 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.775 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.590 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.775 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.590 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.775 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.590 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.775 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[17]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[18]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.590 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.775 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[29]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.590 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.776 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.591 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.776 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.591 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.777 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[21]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.592 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.777 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[11]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[12]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.592 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.777 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.592 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.777 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.592 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.777 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[28]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.592 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.778 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.593 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.778 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[15]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[16]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.593 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.778 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[28]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[12]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.593 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.779 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[15]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[15]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.594 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.779 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[11]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[11]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.594 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.779 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.594 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.780 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.780 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.780 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[13]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[14]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.780 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.780 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.595 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.781 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.596 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.781 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.596 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.781 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.596 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.781 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.596 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.781 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.596 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.781 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[5]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[6]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.596 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.782 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.597 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.782 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.597 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.782 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.597 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.782 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.597 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.782 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[16]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[17]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.597 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.782 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.597 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.782 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.597 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.783 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.598 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.783 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][42]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.598 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.783 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.598 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.783 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.598 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.783 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.598 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.784 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][45]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.599 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.784 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.599 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.784 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.599 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.784 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[10]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[10]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.599 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.784 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[16]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.599 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.785 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][46]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.600 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.785 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.600 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.785 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.600 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.785 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[1]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[2]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.600 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.786 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[1]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.601 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.786 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.601 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.786 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[9]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[10]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.601 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.786 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[9]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[9]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.601 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.787 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[10]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[11]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.602 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.788 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][43]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.603 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.788 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.603 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.789 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][34]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.604 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.791 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.606 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.791 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.606 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.792 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|COUNT[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.607 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.793 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.608 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.912 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[4]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[5]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.727 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.913 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.728 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.913 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[5]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|R_IN[5]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.728 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.913 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[12]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[13]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.728 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.914 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[8]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[9]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.729 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.914 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[25]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.729 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.915 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][70]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.730 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.915 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[6]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[6]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.730 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.916 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[3]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|R_IN[3]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.731 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.916 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[3]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[4]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.731 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.917 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[13]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[14]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.732 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.917 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[20]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.732 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.918 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[14]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[14]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.733 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.918 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|condition_delay_reg[1]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|condition_delay_reg[2]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.733 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.919 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[16]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[17]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.734 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.920 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[19]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.735 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.921 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[0]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.736 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.921 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[2]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[2]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.736 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.921 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[5]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[6]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.736 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.921 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[8]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[9]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.736 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.922 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[30]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.737 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.923 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[22]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.738 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.923 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[24]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.738 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.924 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[2]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[3]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.739 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.924 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[10]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[10]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.739 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.924 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella10</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella10</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.739 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.924 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[29]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.739 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.925 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[10]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[11]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.740 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.925 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.740 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.925 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.740 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.925 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.740 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.926 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[23]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.741 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.926 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.741 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.927 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[9]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[10]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.742 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.928 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[20]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.743 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.929 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[23]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[7]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.744 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.929 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[27]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[11]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.744 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.929 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.744 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.929 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.744 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.930 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[27]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.745 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.931 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][69]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.746 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.932 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[23]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.747 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.932 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.747 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.933 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.748 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.933 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.748 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.935 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.750 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.935 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.750 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.936 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.751 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.936 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.751 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.936 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.751 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.936 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.751 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.936 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.751 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.937 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.752 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.937 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.752 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.937 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.752 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.938 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.753 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.938 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.753 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.940 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.755 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.940 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.755 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.942 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.757 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.945 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.760 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.946 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.761 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.947 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.762 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.947 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.762 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.948 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.763 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.948 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.763 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.952 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.767 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.952 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.767 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.953 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.768 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.953 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.768 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.953 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.768 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.953 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.768 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.953 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.768 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.953 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.768 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.953 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|COUNT[2]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|NEW_SAMPLE</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.768 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.958 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[9]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[9]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.773 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.963 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.778 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.965 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[8]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.780 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.967 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.782 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.968 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|RIGHT_OUT[10]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|L_IN[10]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.783 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.968 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.783 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.975 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[19]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[3]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.790 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.978 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[6]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[7]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.793 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.979 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.794 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.980 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.795 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.980 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.795 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.981 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.796 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.982 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.797 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.982 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.797 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.982 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.797 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.982 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.797 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.983 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.798 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.983 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.798 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.984 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.799 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.985 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.800 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.985 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.800 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.985 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[31]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[15]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.800 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.986 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[18]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LEFT_OUT[2]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.801 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.989 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.804 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.991 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.806 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.996 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.811 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">0.999 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.814 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1.000 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.815 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1.001 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.816 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1.001 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.816 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1.082 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.897 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1.084 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.899 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1.084 ns</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.899 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">1.087 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[18]</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">-0.185 ns</TD>
<TD ALIGN="LEFT">0.902 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing analysis restricted to 200 rows.</TD>
<TD ALIGN="LEFT">To change the limit use Settings (Assignments menu)</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="8"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tsu</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required tsu</TH>
<TH>Actual tsu</TH>
<TH>From</TH>
<TH>To</TH>
<TH>To Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.654 ns</TD>
<TD ALIGN="LEFT">DOUT</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.574 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.546 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.277 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.277 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.277 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.277 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.277 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.212 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.209 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.209 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.209 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.209 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.209 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.209 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.787 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.787 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.802 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.887 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.961 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.999 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|bypass_reg_out</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.028 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.229 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.279 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.411 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.411 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.411 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.479 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.511 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.511 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.511 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.511 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.511 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.722 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.019 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.020 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.180 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.181 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.183 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.183 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.184 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.272 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
</TABLE>
<P><A NAME="9"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tco</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required tco</TH>
<TH>Actual tco</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">12.899 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LRCOUT_INT</TD>
<TD ALIGN="LEFT">LRCIN</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.973 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|COUNT[2]</TD>
<TD ALIGN="LEFT">BCKIN</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.938 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[31]</TD>
<TD ALIGN="LEFT">DIN</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
</TABLE>
<P><A NAME="10"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tpd</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required P2P Time</TH>
<TH>Actual P2P Time</TH>
<TH>From</TH>
<TH>To</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.879 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">altera_reserved_tdo</TD>
</TR>
</TABLE>
<P><A NAME="11"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>th</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Minimum Slack</TH>
<TH>Required th</TH>
<TH>Actual th</TH>
<TH>From</TH>
<TH>To</TH>
<TH>To Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.318 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.230 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.229 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.229 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.227 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.226 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.066 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.065 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.768 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.557 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.557 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.557 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.557 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.557 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.525 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.457 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.457 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.457 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.325 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.275 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.074 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.045 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|bypass_reg_out</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.007 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.933 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.848 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.833 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.833 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.163 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.163 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.163 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.163 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.163 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.163 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.166 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.231 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.231 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.231 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.231 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.231 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.500 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.528 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.608 ns</TD>
<TD ALIGN="LEFT">DOUT</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
</TABLE>
<P><A NAME="12"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Messages</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 05 11:18:57 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex10 -c ex10 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Info: Slack time is 73.24 ns for clock "12_288MHz" between source register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff" and destination register "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
    Info: Fmax is 122.85 MHz (period= 8.14 ns)
    Info: + Largest register to register requirement is 81.157 ns
        Info: + Setup relationship between source and destination is 81.380 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "12_288MHz" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "12_288MHz" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.008 ns
            Info: + Shortest clock path from clock "12_288MHz" to destination register is 6.961 ns
                Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 1022; CLK Node = '12_288MHz'
                Info: 2: + IC(5.027 ns) + CELL(0.629 ns) = 6.961 ns; Loc. = LC_X29_Y16_N5; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]'
                Info: Total cell delay = 1.934 ns ( 27.78 % )
                Info: Total interconnect delay = 5.027 ns ( 72.22 % )
            Info: - Longest clock path from clock "12_288MHz" to source register is 6.953 ns
                Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 1022; CLK Node = '12_288MHz'
                Info: 2: + IC(5.019 ns) + CELL(0.629 ns) = 6.953 ns; Loc. = LC_X42_Y15_N4; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff'
                Info: Total cell delay = 1.934 ns ( 27.82 % )
                Info: Total interconnect delay = 5.019 ns ( 72.18 % )
        Info: - Micro clock to output delay of source is 0.198 ns
        Info: - Micro setup delay of destination is 0.033 ns
    Info: - Longest register to register delay is 7.917 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X42_Y15_N4; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff'
        Info: 2: + IC(1.404 ns) + CELL(0.522 ns) = 1.926 ns; Loc. = LC_X39_Y16_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1145'
        Info: 3: + IC(0.984 ns) + CELL(0.522 ns) = 3.432 ns; Loc. = LC_X39_Y16_N9; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1148'
        Info: 4: + IC(1.331 ns) + CELL(0.390 ns) = 5.153 ns; Loc. = LC_X41_Y13_N8; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1154'
        Info: 5: + IC(0.161 ns) + CELL(0.101 ns) = 5.415 ns; Loc. = LC_X41_Y13_N9; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1159'
        Info: 6: + IC(2.079 ns) + CELL(0.423 ns) = 7.917 ns; Loc. = LC_X29_Y16_N5; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]'
        Info: Total cell delay = 1.958 ns ( 24.73 % )
        Info: Total interconnect delay = 5.959 ns ( 75.27 % )
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 88.56 MHz between source register "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]" and destination register "sld_hub:sld_hub_inst|hub_tdo" (period= 11.292 ns)
    Info: + Longest register to register delay is 5.360 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y13_N6; Fanout = 56; REG Node = 'sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]'
        Info: 2: + IC(1.806 ns) + CELL(0.258 ns) = 2.064 ns; Loc. = LC_X29_Y14_N4; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0|comb~151'
        Info: 3: + IC(1.122 ns) + CELL(0.522 ns) = 3.708 ns; Loc. = LC_X29_Y12_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~449'
        Info: 4: + IC(0.999 ns) + CELL(0.653 ns) = 5.360 ns; Loc. = LC_X27_Y12_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
        Info: Total cell delay = 1.433 ns ( 26.74 % )
        Info: Total interconnect delay = 3.927 ns ( 73.26 % )
    Info: - Smallest clock skew is -0.055 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.678 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 827; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.049 ns) + CELL(0.629 ns) = 4.678 ns; Loc. = LC_X27_Y12_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
            Info: Total cell delay = 0.629 ns ( 13.45 % )
            Info: Total interconnect delay = 4.049 ns ( 86.55 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.733 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 827; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.104 ns) + CELL(0.629 ns) = 4.733 ns; Loc. = LC_X27_Y13_N6; Fanout = 56; REG Node = 'sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]'
            Info: Total cell delay = 0.629 ns ( 13.29 % )
            Info: Total interconnect delay = 4.104 ns ( 86.71 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: Minimum slack time is 761 ps for clock "12_288MHz" between source register "PCM3006:inst6|RIGHT_OUT[7]" and destination register "PCM3006:inst6|L_IN[7]"
    Info: + Shortest register to register delay is 0.576 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y15_N2; Fanout = 2; REG Node = 'PCM3006:inst6|RIGHT_OUT[7]'
        Info: 2: + IC(0.474 ns) + CELL(0.102 ns) = 0.576 ns; Loc. = LC_X36_Y15_N1; Fanout = 1; REG Node = 'PCM3006:inst6|L_IN[7]'
        Info: Total cell delay = 0.102 ns ( 17.71 % )
        Info: Total interconnect delay = 0.474 ns ( 82.29 % )
    Info: - Smallest register to register requirement is -0.185 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "12_288MHz" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "12_288MHz" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "12_288MHz" to destination register is 6.953 ns
                Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 1022; CLK Node = '12_288MHz'
                Info: 2: + IC(5.019 ns) + CELL(0.629 ns) = 6.953 ns; Loc. = LC_X36_Y15_N1; Fanout = 1; REG Node = 'PCM3006:inst6|L_IN[7]'
                Info: Total cell delay = 1.934 ns ( 27.82 % )
                Info: Total interconnect delay = 5.019 ns ( 72.18 % )
            Info: - Shortest clock path from clock "12_288MHz" to source register is 6.953 ns
                Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 1022; CLK Node = '12_288MHz'
                Info: 2: + IC(5.019 ns) + CELL(0.629 ns) = 6.953 ns; Loc. = LC_X36_Y15_N2; Fanout = 2; REG Node = 'PCM3006:inst6|RIGHT_OUT[7]'
                Info: Total cell delay = 1.934 ns ( 27.82 % )
                Info: Total interconnect delay = 5.019 ns ( 72.18 % )
        Info: - Micro clock to output delay of source is 0.198 ns
        Info: + Micro hold delay of destination is 0.013 ns
Info: tsu for register "PCM3006:inst6|SHIFTIN[0]" (data pin = "DOUT", clock pin = "12_288MHz") is 0.654 ns
    Info: + Longest pin to register delay is 7.574 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F13; Fanout = 1; PIN Node = 'DOUT'
        Info: 2: + IC(6.002 ns) + CELL(0.273 ns) = 7.574 ns; Loc. = LC_X38_Y15_N2; Fanout = 3; REG Node = 'PCM3006:inst6|SHIFTIN[0]'
        Info: Total cell delay = 1.572 ns ( 20.76 % )
        Info: Total interconnect delay = 6.002 ns ( 79.24 % )
    Info: + Micro setup delay of destination is 0.033 ns
    Info: - Shortest clock path from clock "12_288MHz" to destination register is 6.953 ns
        Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 1022; CLK Node = '12_288MHz'
        Info: 2: + IC(5.019 ns) + CELL(0.629 ns) = 6.953 ns; Loc. = LC_X38_Y15_N2; Fanout = 3; REG Node = 'PCM3006:inst6|SHIFTIN[0]'
        Info: Total cell delay = 1.934 ns ( 27.82 % )
        Info: Total interconnect delay = 5.019 ns ( 72.18 % )
Info: tco from clock "12_288MHz" to destination pin "LRCIN" through register "PCM3006:inst6|LRCOUT_INT" is 12.899 ns
    Info: + Longest clock path from clock "12_288MHz" to source register is 6.961 ns
        Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 1022; CLK Node = '12_288MHz'
        Info: 2: + IC(5.027 ns) + CELL(0.629 ns) = 6.961 ns; Loc. = LC_X32_Y16_N6; Fanout = 36; REG Node = 'PCM3006:inst6|LRCOUT_INT'
        Info: Total cell delay = 1.934 ns ( 27.78 % )
        Info: Total interconnect delay = 5.027 ns ( 72.22 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 5.740 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y16_N6; Fanout = 36; REG Node = 'PCM3006:inst6|LRCOUT_INT'
        Info: 2: + IC(3.861 ns) + CELL(1.879 ns) = 5.740 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'LRCIN'
        Info: Total cell delay = 1.879 ns ( 32.74 % )
        Info: Total interconnect delay = 3.861 ns ( 67.26 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 1.879 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(1.879 ns) = 1.879 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 1.879 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]" (data pin = "altera_internal_jtag~TMSUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 2.318 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 827; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(4.133 ns) + CELL(0.629 ns) = 4.762 ns; Loc. = LC_X26_Y13_N4; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]'
        Info: Total cell delay = 0.629 ns ( 13.21 % )
        Info: Total interconnect delay = 4.133 ns ( 86.79 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: - Shortest pin to register delay is 2.457 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'
        Info: 2: + IC(2.184 ns) + CELL(0.273 ns) = 2.457 ns; Loc. = LC_X26_Y13_N4; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]'
        Info: Total cell delay = 0.273 ns ( 11.11 % )
        Info: Total interconnect delay = 2.184 ns ( 88.89 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Wed Jul 05 11:18:59 2006
    Info: Elapsed time: 00:00:02
</PRE>
<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

