# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -i -t ps source_work/.tb_moore 
# Start time: 16:34:25 on Sep 21,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_moore(fast)
# Loading work.moore(fast)
run 200ns
# ** Info: Correct output after reset applied during Power on Reset test case
#    Time: 1450 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# ** Info: Correct output after clock cycle while in reset during Power on Reset test case
#    Time: 4050 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# ** Info: Correct output after reset was released during Power on Reset test case
#    Time: 5800 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# ** Info: Correct output after 1101 fed during 1101 Sequence Check test case
#    Time: 27050 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# ** Info: Correct output for bit 0 during Overlap Sequence Check test case
#    Time: 42050 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# ** Info: Correct output for bit 1 during Overlap Sequence Check test case
#    Time: 44550 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# ** Info: Correct output for bit 2 during Overlap Sequence Check test case
#    Time: 47050 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# ** Info: Correct output for bit 3 during Overlap Sequence Check test case
#    Time: 49550 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# ** Info: Correct output for bit 4 during Overlap Sequence Check test case
#    Time: 52050 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# ** Info: Correct output for bit 5 during Overlap Sequence Check test case
#    Time: 54550 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# ** Info: Correct output for bit 6 during Overlap Sequence Check test case
#    Time: 57050 ps  Scope: tb_moore.check_output File: source/tb_moore.sv Line: 66
# End time: 16:34:56 on Sep 21,2019, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
