#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15a604b50 .scope module, "tb_dram" "tb_dram" 2 1;
 .timescale 0 0;
P_0x600003d680c0 .param/l "ADDR_WIDTH" 0 2 4, +C4<00000000000000000000000000011000>;
P_0x600003d68100 .param/l "MEM_DEPTH" 0 2 2, +C4<00000000001000000000000000000000>;
P_0x600003d68140 .param/l "MEM_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
v0x600003a6c240_0 .var "addr", 23 0;
v0x600003a6c2d0_0 .var "clk", 0 0;
v0x600003a6c360_0 .net "data_out", 7 0, v0x600003a6c120_0;  1 drivers
v0x600003a6c3f0_0 .var/i "i", 31 0;
S_0x15a604cc0 .scope module, "dram" "DRAM" 2 16, 3 1 0, S_0x15a604b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 24 "addr";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x600003d68180 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000011000>;
P_0x600003d681c0 .param/l "MEM_DEPTH" 0 3 2, +C4<00000000001000000000000000000000>;
P_0x600003d68200 .param/l "MEM_WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
v0x600003a6c000_0 .net "addr", 23 0, v0x600003a6c240_0;  1 drivers
v0x600003a6c090_0 .net "clk", 0 0, v0x600003a6c2d0_0;  1 drivers
v0x600003a6c120_0 .var "data_out", 7 0;
v0x600003a6c1b0 .array "memory", 2097151 0, 7 0;
E_0x600001d6d940 .event posedge, v0x600003a6c090_0;
    .scope S_0x15a604cc0;
T_0 ;
    %vpi_call 3 14 "$readmemh", "AI-on-Chip/project1/RTL_Dram/DRAM_INPUT/input_0.hex", v0x600003a6c1b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x15a604cc0;
T_1 ;
    %wait E_0x600001d6d940;
    %ix/getv 4, v0x600003a6c000_0;
    %load/vec4a v0x600003a6c1b0, 4;
    %assign/vec4 v0x600003a6c120_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15a604b50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003a6c2d0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x600003a6c2d0_0;
    %inv;
    %store/vec4 v0x600003a6c2d0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x15a604b50;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003a6c3f0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x600003a6c3f0_0;
    %cmpi/s 2097152, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x600003a6c3f0_0;
    %pad/s 24;
    %store/vec4 v0x600003a6c240_0, 0, 24;
    %delay 10, 0;
    %load/vec4 v0x600003a6c3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003a6c3f0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x15a604b50;
T_4 ;
    %vpi_call 2 39 "$monitor", "At time %t, addr = %h, data_out = %h", $time, v0x600003a6c240_0, v0x600003a6c360_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x15a604b50;
T_5 ;
    %vpi_call 2 44 "$dumpfile", "tb_dram.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15a604b50 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "t_dram.v";
    "dram.v";
