Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:14:20 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  99          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (42)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.335        0.000                      0                 5832        0.043        0.000                      0                 5832        3.458        0.000                       0                  2676  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.335        0.000                      0                 5832        0.043        0.000                      0                 5832        3.458        0.000                       0                  2676  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 1.431ns (39.765%)  route 2.168ns (60.235%))
  Logic Levels:           4  (CARRY8=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     3.056 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/O[6]
                         net (fo=1, routed)           0.473     3.529    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[22]
    SLICE_X64Y64         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     3.627 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[22]_i_1/O
                         net (fo=1, routed)           0.048     3.675    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_178
    SLICE_X64Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X64Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[22]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X64Y64         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[22]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.503ns (43.157%)  route 1.980ns (56.843%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.022 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2_n_8
    SLICE_X63Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.164 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[31]_i_2/O[5]
                         net (fo=1, routed)           0.241     3.405    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[29]
    SLICE_X63Y63         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.493 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[29]_i_1/O
                         net (fo=1, routed)           0.066     3.559    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_171
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[29]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y63         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[29]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 1.582ns (45.477%)  route 1.897ns (54.523%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X5Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.194     2.158    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/DOUTADOUT[8]
    SLICE_X81Y67         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.321 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0/O
                         net (fo=2, routed)           0.338     2.659    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0_n_8
    SLICE_X81Y67         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.711 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0/O
                         net (fo=1, routed)           0.016     2.727    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0_n_8
    SLICE_X81Y67         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.917 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.943    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0_n_8
    SLICE_X81Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.958 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.984    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0_n_8
    SLICE_X81Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.100 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3__0/O[7]
                         net (fo=1, routed)           0.282     3.382    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[31]
    SLICE_X82Y70         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     3.540 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[31]_i_2__0/O
                         net (fo=1, routed)           0.015     3.555    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U_n_136
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X82Y70         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[31]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.492ns (42.964%)  route 1.981ns (57.036%))
  Logic Levels:           4  (CARRY8=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.238     3.070 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/O[7]
                         net (fo=1, routed)           0.262     3.332    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[23]
    SLICE_X63Y63         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.477 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_1/O
                         net (fo=1, routed)           0.072     3.549    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_177
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[23]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y63         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[23]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.574ns (45.509%)  route 1.885ns (54.491%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.022 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2_n_8
    SLICE_X63Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.164 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[31]_i_2/O[7]
                         net (fo=1, routed)           0.185     3.349    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[31]
    SLICE_X63Y63         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     3.508 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[31]_i_1/O
                         net (fo=1, routed)           0.027     3.535    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_169
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[31]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y63         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[31]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.462ns (42.356%)  route 1.990ns (57.644%))
  Logic Levels:           4  (CARRY8=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.036 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/O[4]
                         net (fo=1, routed)           0.284     3.320    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[20]
    SLICE_X63Y66         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.469 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[20]_i_1/O
                         net (fo=1, routed)           0.059     3.528    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_180
    SLICE_X63Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[20]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y66         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[20]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.559ns (45.232%)  route 1.888ns (54.768%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X5Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.194     2.158    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/DOUTADOUT[8]
    SLICE_X81Y67         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.321 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0/O
                         net (fo=2, routed)           0.338     2.659    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0_n_8
    SLICE_X81Y67         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.711 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0/O
                         net (fo=1, routed)           0.016     2.727    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0_n_8
    SLICE_X81Y67         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.917 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.943    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0_n_8
    SLICE_X81Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.059 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0/O[7]
                         net (fo=1, routed)           0.261     3.320    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[23]
    SLICE_X81Y71         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.470 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_1__0/O
                         net (fo=1, routed)           0.053     3.523    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U_n_144
    SLICE_X81Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X81Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[23]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X81Y71         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[23]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.561ns (45.343%)  route 1.882ns (54.657%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.022 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2_n_8
    SLICE_X63Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.151 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[31]_i_2/O[6]
                         net (fo=1, routed)           0.182     3.333    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[30]
    SLICE_X63Y64         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     3.492 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[30]_i_1/O
                         net (fo=1, routed)           0.027     3.519    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_170
    SLICE_X63Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y64         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.493ns (43.456%)  route 1.943ns (56.544%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.022 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2_n_8
    SLICE_X63Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.130 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.247     3.377    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[27]
    SLICE_X63Y66         LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.112     3.489 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[27]_i_1/O
                         net (fo=1, routed)           0.023     3.512    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_173
    SLICE_X63Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y66         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.475ns (43.132%)  route 1.945ns (56.868%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X5Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.194     2.158    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/DOUTADOUT[8]
    SLICE_X81Y67         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.321 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0/O
                         net (fo=2, routed)           0.338     2.659    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0_n_8
    SLICE_X81Y67         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.711 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0/O
                         net (fo=1, routed)           0.016     2.727    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0_n_8
    SLICE_X81Y67         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.917 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.943    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0_n_8
    SLICE_X81Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.958 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.984    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0_n_8
    SLICE_X81Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.100 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3__0/O[5]
                         net (fo=1, routed)           0.294     3.394    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[29]
    SLICE_X82Y70         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.445 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[29]_i_1__0/O
                         net (fo=1, routed)           0.051     3.496    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U_n_138
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X82Y70         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  4.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/C_1_fu_120_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/D_1_fu_124_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.217%)  route 0.037ns (38.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X82Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/C_1_fu_120_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/C_1_fu_120_reg[25]/Q
                         net (fo=5, routed)           0.031     0.083    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/C_1_fu_120[25]
    SLICE_X82Y73         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     0.103 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/D_1_fu_124[25]_i_1__0/O
                         net (fo=1, routed)           0.006     0.109    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/D_1_fu_124[25]_i_1__0_n_8
    SLICE_X82Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/D_1_fu_124_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X82Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/D_1_fu_124_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X82Y73         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/D_1_fu_124_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/C_1_fu_120_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (61.024%)  route 0.038ns (38.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X61Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/C_1_fu_120_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/C_1_fu_120_reg[29]/Q
                         net (fo=4, routed)           0.031     0.082    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/C_1_fu_120[29]
    SLICE_X61Y66         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     0.103 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124[29]_i_1/O
                         net (fo=1, routed)           0.007     0.110    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124[29]_i_1_n_8
    SLICE_X61Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X61Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X61Y66         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_3_fu_132_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_3_fu_132_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (62.050%)  route 0.037ns (37.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X81Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_3_fu_132_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y19         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_3_fu_132_reg[1]/Q
                         net (fo=7, routed)           0.031     0.083    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_3_fu_132_reg[1]
    SLICE_X81Y19         LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     0.104 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_3_fu_132[3]_i_1__0/O
                         net (fo=1, routed)           0.006     0.110    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/add_ln121_fu_735_p2[3]
    SLICE_X81Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_3_fu_132_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X81Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_3_fu_132_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X81Y19         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_3_fu_132_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_10_reg_296_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_2_reg_306_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.999%)  route 0.037ns (38.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_10_reg_296_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_10_reg_296_reg[29]/Q
                         net (fo=4, routed)           0.030     0.081    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/or_ln119_1_fu_647_p3[2]
    SLICE_X82Y70         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.102 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_2_reg_306[29]_i_1__0/O
                         net (fo=1, routed)           0.007     0.109    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_2_reg_306[29]_i_1__0_n_8
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_2_reg_306_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_2_reg_306_reg[29]/C
                         clock pessimism              0.000     0.018    
    SLICE_X82Y70         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_2_reg_306_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/idx_fu_68_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/trunc_ln162_reg_329_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.168%)  route 0.058ns (59.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/ap_clk
    SLICE_X62Y12         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/idx_fu_68_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/idx_fu_68_reg[9]/Q
                         net (fo=2, routed)           0.058     0.109    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/idx_fu_68_reg[9]
    SLICE_X62Y11         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/trunc_ln162_reg_329_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/ap_clk
    SLICE_X62Y11         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/trunc_ln162_reg_329_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y11         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/trunc_ln162_reg_329_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88/idx9_fu_64_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88/idx9_load_reg_367_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (38.828%)  route 0.061ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88/ap_clk
    SLICE_X66Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88/idx9_fu_64_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88/idx9_fu_64_reg[3]/Q
                         net (fo=5, routed)           0.061     0.112    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88/idx9_fu_64_reg[3]
    SLICE_X66Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88/idx9_load_reg_367_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88/ap_clk
    SLICE_X66Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88/idx9_load_reg_367_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X66Y14         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_local_memcpy_fu_88/idx9_load_reg_367_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_9_fu_176_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_7_fu_164_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.790%)  route 0.046ns (46.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_9_fu_176_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_9_fu_176_reg[25]/Q
                         net (fo=5, routed)           0.030     0.081    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_9_fu_176_reg_n_8_[25]
    SLICE_X69Y68         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_7_fu_164[25]_i_1/O
                         net (fo=1, routed)           0.016     0.111    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_7_fu_164[25]_i_1_n_8
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_7_fu_164_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_7_fu_164_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y68         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_7_fu_164_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_5_fu_156_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_5_fu_160_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.338%)  route 0.046ns (46.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X67Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_5_fu_156_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_5_fu_156_reg[8]/Q
                         net (fo=4, routed)           0.030     0.082    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_5_fu_156[8]
    SLICE_X67Y61         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     0.096 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_5_fu_160[8]_i_1/O
                         net (fo=1, routed)           0.016     0.112    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_5_fu_160[8]_i_1_n_8
    SLICE_X67Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_5_fu_160_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X67Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_5_fu_160_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X67Y61         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/E_5_fu_160_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/C_1_fu_120_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.060ns (59.377%)  route 0.041ns (40.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X62Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/C_1_fu_120_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/C_1_fu_120_reg[5]/Q
                         net (fo=4, routed)           0.034     0.085    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/C_1_fu_120[5]
    SLICE_X62Y56         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.106 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124[5]_i_1/O
                         net (fo=1, routed)           0.007     0.113    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124[5]_i_1_n_8
    SLICE_X62Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X62Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y56         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/D_1_fu_124_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_1_fu_112_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_1_fu_112_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.054ns (53.352%)  route 0.047ns (46.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X79Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_1_fu_112_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_1_fu_112_reg[5]/Q
                         net (fo=11, routed)          0.032     0.083    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_1_fu_112_reg[5]
    SLICE_X79Y18         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.098 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_1_fu_112[5]_i_1__0/O
                         net (fo=1, routed)           0.015     0.113    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/add_ln104_fu_434_p2[5]
    SLICE_X79Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_1_fu_112_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X79Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_1_fu_112_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X79Y18         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/i_1_fu_112_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y5   bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y5   bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y4   bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y4   bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y0   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y1   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y3   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y4   bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y12  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y4   bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y4   bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y4   bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y4   bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y0   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y0   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y4   bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y4   bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y4   bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y4   bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y0   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y0   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.133ns  (logic 0.099ns (74.436%)  route 0.034ns (25.564%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X63Y23         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     0.099 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.034     0.133    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.053ns  (logic 0.036ns (67.925%)  route 0.017ns (32.075%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X63Y23         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.017     0.053    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.030ns  (logic 0.298ns (28.933%)  route 0.732ns (71.067%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg_reg/Q
                         net (fo=55, routed)          0.420     0.530    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/i_fu_52_reg[0]
    SLICE_X61Y7          LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     0.582 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.231     0.813    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_4_n_8
    SLICE_X61Y7          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     0.911 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1/O
                         net (fo=3, routed)           0.051     0.962    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1_n_8
    SLICE_X61Y7          LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.068     1.030 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0/O
                         net (fo=1, unset)            0.030     1.060    indata_address0[13]
                                                                      r  indata_address0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.963ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=10, unset)           0.000     1.039    outdata_d0[0]
                                                                      r  outdata_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.916ns  (logic 0.916ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.916     0.992 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=10, unset)           0.000     0.992    outdata_d0[1]
                                                                      r  outdata_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.908ns  (logic 0.908ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.908     0.984 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=10, unset)           0.000     0.984    outdata_d0[3]
                                                                      r  outdata_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.906ns  (logic 0.906ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.906     0.982 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=10, unset)           0.000     0.982    outdata_d0[2]
                                                                      r  outdata_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.900ns  (logic 0.900ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.900     0.976 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=10, unset)           0.000     0.976    outdata_d0[5]
                                                                      r  outdata_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.899ns  (logic 0.899ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[6]
                         net (fo=10, unset)           0.000     0.975    outdata_d0[6]
                                                                      r  outdata_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.899ns  (logic 0.899ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=10, unset)           0.000     0.975    outdata_d0[7]
                                                                      r  outdata_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.890ns  (logic 0.890ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.890     0.966 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=10, unset)           0.000     0.966    outdata_d0[4]
                                                                      r  outdata_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.884ns  (logic 0.884ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.884     0.960 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=10, unset)           0.000     0.960    outdata_d0[9]
                                                                      r  outdata_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_i_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=4, unset)            0.000     0.051    in_i_ce0
                                                                      r  in_i_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln225_reg_264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y27         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln225_reg_264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/zext_ln225_reg_264_reg[1]/Q
                         net (fo=0)                   0.000     0.051    outdata_address0[1]
                                                                      r  outdata_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_fu_70_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_i_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y23         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_70_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/j_fu_70_reg[0]/Q
                         net (fo=6, unset)            0.000     0.051    in_i_address0[0]
                                                                      r  in_i_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln225_reg_264_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y27         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln225_reg_264_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/zext_ln225_reg_264_reg[0]/Q
                         net (fo=0)                   0.000     0.052    outdata_address0[0]
                                                                      r  outdata_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln225_reg_264_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y24         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln225_reg_264_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/zext_ln225_reg_264_reg[2]/Q
                         net (fo=0)                   0.000     0.052    outdata_address0[2]
                                                                      r  outdata_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/Q
                         net (fo=1, unset)            0.000     0.052    outdata_ce0
                                                                      r  outdata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/Q
                         net (fo=1, unset)            0.000     0.052    outdata_we0
                                                                      r  outdata_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg_reg/Q
                         net (fo=55, unset)           0.000     0.053    indata_ce0
                                                                      r  indata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_7_fu_74_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.114ns  (logic 0.062ns (54.522%)  route 0.052ns (45.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y24         FDRE                                         r  bd_0_i/hls_inst/inst/i_7_fu_74_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/i_7_fu_74_reg[2]/Q
                         net (fo=6, routed)           0.036     0.088    bd_0_i/hls_inst/inst/i_7_fu_74[2]
    SLICE_X63Y24         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     0.111 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.016     0.127    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_7_fu_74_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.114ns  (logic 0.062ns (54.522%)  route 0.052ns (45.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y24         FDRE                                         r  bd_0_i/hls_inst/inst/i_7_fu_74_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/i_7_fu_74_reg[2]/Q
                         net (fo=6, routed)           0.036     0.088    bd_0_i/hls_inst/inst/i_7_fu_74[2]
    SLICE_X63Y24         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     0.111 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.016     0.127    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.417ns  (logic 0.133ns (31.894%)  route 0.284ns (68.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=83, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X62Y8          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     0.133 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1/O
                         net (fo=1, routed)           0.284     0.417    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1_n_8
    SLICE_X62Y8          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X62Y8          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha_init_fu_126_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.387ns  (logic 0.143ns (36.951%)  route 0.244ns (63.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_sha_init_fu_126/ap_start
    SLICE_X63Y28         LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143     0.143 r  bd_0_i/hls_inst/inst/grp_sha_init_fu_126/grp_sha_init_fu_126_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.244     0.387    bd_0_i/hls_inst/inst/grp_sha_init_fu_126_n_15
    SLICE_X63Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_init_fu_126_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y28         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_init_fu_126_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/j_fu_70_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.247ns  (logic 0.088ns (35.628%)  route 0.159ns (64.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X63Y23         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     0.088 r  bd_0_i/hls_inst/inst/j_fu_70[0]_i_1/O
                         net (fo=2, routed)           0.159     0.247    bd_0_i/hls_inst/inst/ap_NS_fsm13_out
    SLICE_X64Y23         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_70_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y23         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_70_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/j_fu_70_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.247ns  (logic 0.088ns (35.628%)  route 0.159ns (64.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X63Y23         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     0.088 r  bd_0_i/hls_inst/inst/j_fu_70[0]_i_1/O
                         net (fo=2, routed)           0.159     0.247    bd_0_i/hls_inst/inst/ap_NS_fsm13_out
    SLICE_X64Y23         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_70_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y23         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_70_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.169ns  (logic 0.143ns (84.615%)  route 0.026ns (15.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X63Y22         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     0.143 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.026     0.169    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_n_44
    SLICE_X63Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.165ns  (logic 0.135ns (81.818%)  route 0.030ns (18.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X63Y22         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     0.135 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_118/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1__2/O
                         net (fo=1, routed)           0.030     0.165    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X63Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.123ns  (logic 0.051ns (41.463%)  route 0.072ns (58.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X63Y24         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1__5/O
                         net (fo=1, routed)           0.072     0.123    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X63Y24         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y24         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 in_i_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_reg_256_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[12] (IN)
                         net (fo=0)                   0.064     0.064    bd_0_i/hls_inst/inst/in_i_q0[12]
    SLICE_X61Y18         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_256_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y18         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_256_reg[12]/C

Slack:                    inf
  Source:                 in_i_q0[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_reg_256_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[20] (IN)
                         net (fo=0)                   0.064     0.064    bd_0_i/hls_inst/inst/in_i_q0[20]
    SLICE_X63Y17         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_256_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y17         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_256_reg[20]/C

Slack:                    inf
  Source:                 in_i_q0[26]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_reg_256_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[26] (IN)
                         net (fo=0)                   0.064     0.064    bd_0_i/hls_inst/inst/in_i_q0[26]
    SLICE_X61Y18         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_256_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y18         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_256_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[0]
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[1]
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[2]
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[3]
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[4] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[4]
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[5]
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[6] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[6]
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[7]
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[0]
    RAMB36_X4Y1          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y1          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[1]
    RAMB36_X4Y1          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y1          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK





