
synthesis -f "dev_proj_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jul 16 14:07:48 2019


Command Line:  synthesis -f dev_proj_impl1_lattice.synproj -gui -msgset /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 6.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2/impl1 (searchpath added)
-p /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2 (searchpath added)
VHDL library = work
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ddrx4_gearing.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/dec_8b10b.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/deserializer8_1.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ft601.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/rx_sync.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd
NGD file = dev_proj_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2/impl1"  />
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd(19): " arg1="calc_ber" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd" arg3="19"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd(31): " arg1="rtl" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd" arg3="31"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ddrx4_gearing.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ddrx4_gearing.vhd(6): " arg1="ddrx4" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ddrx4_gearing.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ddrx4_gearing.vhd(24): " arg1="str" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ddrx4_gearing.vhd" arg3="24"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/dec_8b10b.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/dec_8b10b.vhd(57): " arg1="dec_8b10b" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/dec_8b10b.vhd" arg3="57"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/dec_8b10b.vhd(68): " arg1="behavioral" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/dec_8b10b.vhd" arg3="68"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/deserializer8_1.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/deserializer8_1.vhd(9): " arg1="deserializer8_1" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/deserializer8_1.vhd" arg3="9"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/deserializer8_1.vhd(23): " arg1="rtl" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/deserializer8_1.vhd" arg3="23"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ft601.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ft601.vhd(25): " arg1="ft601" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ft601.vhd" arg3="25"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ft601.vhd(56): " arg1="rtl" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ft601.vhd" arg3="56"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd(21): " arg1="prng" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd" arg3="21"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd(42): " arg1="rtl" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd" arg3="42"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/rx_sync.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/rx_sync.vhd(8): " arg1="ddrx4_rx_sync" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/rx_sync.vhd" arg3="8"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/rx_sync.vhd(21): " arg1="rtl" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/rx_sync.vhd" arg3="21"  />
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd(26): " arg1="top" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd" arg3="26"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd(59): " arg1="rtl_top" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd" arg3="59"  />
unit top is not yet analyzed. VHDL-1485
unit top is not yet analyzed. VHDL-1485
/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd(26): executing top(rtl_top)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd(57): " arg1="top" arg2="rtl_top" arg3="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd" arg4="57"  />
Top module name (VHDL): top
Last elaborated design is top(rtl_top)
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="link_rdy"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pdata2mux[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pdata2mux[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pdata2mux[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pdata2mux[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pdata2mux[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pdata2mux[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pdata2mux[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pdata2mux[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="decoder_out[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="decoder_out[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="decoder_out[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="decoder_out[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="decoder_out[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="decoder_out[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="decoder_out[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="decoder_out[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="error_bits[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="err_per_byte[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="err_per_byte[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="err_per_byte[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="err_per_byte[0]"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="gen_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="gen_data"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n13"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n14"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n15"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n16"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n25"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n26"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n27"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n28"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n37"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n38"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n39"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n40"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd(34): " arg1="err_per_byte_3__N_1129[3]" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd" arg3="34"  />



######## Converting I/O port FT601_DATA[31] to output.
######## Converting I/O port FT601_DATA[30] to output.
######## Converting I/O port FT601_DATA[29] to output.
######## Converting I/O port FT601_DATA[28] to output.
######## Converting I/O port FT601_DATA[27] to output.
######## Converting I/O port FT601_DATA[26] to output.
######## Converting I/O port FT601_DATA[25] to output.
######## Converting I/O port FT601_DATA[24] to output.
######## Converting I/O port FT601_DATA[23] to output.
######## Converting I/O port FT601_DATA[22] to output.
######## Converting I/O port FT601_DATA[21] to output.
######## Converting I/O port FT601_DATA[20] to output.
######## Converting I/O port FT601_DATA[19] to output.
######## Converting I/O port FT601_DATA[18] to output.
######## Converting I/O port FT601_DATA[17] to output.
######## Converting I/O port FT601_DATA[16] to output.
######## Converting I/O port FT601_DATA[15] to output.
######## Converting I/O port FT601_DATA[14] to output.
######## Converting I/O port FT601_DATA[13] to output.
######## Converting I/O port FT601_DATA[12] to output.
######## Converting I/O port FT601_DATA[11] to output.
######## Converting I/O port FT601_DATA[10] to output.
######## Converting I/O port FT601_DATA[9] to output.
######## Converting I/O port FT601_DATA[8] to output.
######## Converting I/O port FT601_DATA[7] to output.
######## Converting I/O port FT601_DATA[6] to output.
######## Converting I/O port FT601_DATA[5] to output.
######## Converting I/O port FT601_DATA[4] to output.
######## Converting I/O port FT601_DATA[3] to output.
######## Converting I/O port FT601_DATA[2] to output.
######## Converting I/O port FT601_DATA[1] to output.
######## Converting I/O port FT601_DATA[0] to output.
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="LANE0[0]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="CLK"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd(66): " arg1="\prng_isnt/sr_i0" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd" arg3="66"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd(66): " arg1="\prng_isnt/sr_i2" arg2="/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd" arg3="66"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\ft601_comp/i_tx_state_i0_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\ft601_comp/i_valid_i2"  />
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    903 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file dev_proj_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 388 of 2352 (16 % )
AND2 => 1
CCU2D => 23
CLKDIVC => 1
DELAYE => 1
DLLDELC => 1
DQSDLLC => 1
ECLKSYNCA => 1
FD1P3AX => 231
FD1P3DX => 2
FD1P3IX => 74
FD1P3JX => 3
FD1S3AX => 49
FD1S3BX => 2
FD1S3DX => 13
FD1S3IX => 7
FD1S3JX => 7
GSR => 1
IB => 5
IDDRX4B => 1
INV => 3
LUT4 => 406
OB => 6
OBZ => 36
OR2 => 1
PFUMX => 24
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 9
  Net : FT601_CLK_c, loads : 246
  Net : decoder_inst/decoder_inst/din_clk_N_1128, loads : 27
  Net : decoder_inst/decoder_inst/sclk_derived_94, loads : 16
  Net : decoder_inst/deserializer_inst/clk_s_1, loads : 18
  Net : decoder_inst/deserializer_inst/sclk, loads : 5
  Net : decoder_inst/deserializer_inst/eclko, loads : 3
  Net : decoder_inst/deserializer_inst/clk_s_0, loads : 2
  Net : buf_clk, loads : 2
  Net : decoder_inst/deserializer_inst/eclki, loads : 1
Clock Enable Nets
Number of Clock Enables: 28
Top 10 highest fanout Clock Enables:
  Net : ft601_comp/FT601_CLK_c_enable_238, loads : 67
  Net : ft601_comp/FT601_CLK_c_enable_120, loads : 57
  Net : ft601_comp/FT601_CLK_c_enable_241, loads : 33
  Net : ft601_comp/FT601_CLK_c_enable_152, loads : 33
  Net : ft601_comp/FT601_CLK_c_enable_235, loads : 32
  Net : ft601_comp/FT601_CLK_c_enable_184, loads : 32
  Net : decoder_inst/sclk_derived_95_enable_18, loads : 8
  Net : decoder_inst/sclk_derived_95_enable_26, loads : 8
  Net : decoder_inst/sclk_derived_95_enable_51, loads : 8
  Net : decoder_inst/sclk_derived_95_enable_34, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ft601_comp/i_tx_state_1, loads : 154
  Net : decoder_inst/deserializer_inst/sclk__inv, loads : 78
  Net : ft601_comp/i_valid_2, loads : 71
  Net : ft601_comp/FT601_CLK_c_enable_238, loads : 67
  Net : ft601_comp/FT601_CLK_c_enable_120, loads : 57
  Net : ft601_comp/i_pre_valid_0, loads : 44
  Net : decoder_inst/deserializer_inst/Inst5_rx_sync/rx_ready, loads : 41
  Net : decoder_inst/decode_proc.temp_0, loads : 41
  Net : decoder_inst/decode_proc.temp_1, loads : 36
  Net : ft601_comp/n1681, loads : 35
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets din_clk_N_1128]          |  200.000 MHz|  206.313 MHz|    14  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets sclk_derived_94]         |  200.000 MHz|  274.198 MHz|     6  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets FT601_CLK_c]             |  200.000 MHz|  148.170 MHz|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets                          |             |             |
\decoder_inst/deserializer_inst/clk_s[0]|             |             |
]                                       |  200.000 MHz|  635.728 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets buf_clk]                 |  200.000 MHz|  635.728 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\decoder_inst/deserializer_inst/clk_s[1]|             |             |
]                                       |  200.000 MHz|  185.770 MHz|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \decoder_inst/sclk]      |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 220.469  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.825  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-2000HC -t TQFP100 -s 6 -oc Commercial   "dev_proj_impl1.ngd" -o "dev_proj_impl1_map.ncd" -pr "dev_proj_impl1.prf" -mp "dev_proj_impl1.mrp" -lpf "/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2/impl1/dev_proj_impl1.lpf" -lpf "/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2/dev_proj.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: dev_proj_impl1.ngd
   Picdevice="LCMXO2-2000HC"

   Pictype="TQFP100"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-2000HCTQFP100, Performance used: 6.

Loading device for application map from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="GND_net"  />



Design Summary:
   Number of registers:    388 out of  2352 (16%)
      PFU registers:          388 out of  2112 (18%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:       230 out of  1056 (22%)
      SLICEs as Logic/ROM:    230 out of  1056 (22%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:         23 out of  1056 (2%)
   Number of LUT4s:        451 out of  2112 (21%)
      Number used as logic LUTs:        405
      Number used as distributed RAM:     0
      Number used as ripple logic:       46
      Number used as shift registers:     0
   Number of PIO sites used: 49 + 4(JTAG) out of 80 (66%)
      Number of PIO sites used for single ended IOs: 49
      Number of PIO sites used for differential IOs: 4 (represented by 2 PIO comps in NCD)
   Number of IDDR/ODDR/TDDR cells used: 1 out of 240 (0%)
      Number of IDDR cells:   1
      Number of ODDR cells:   0
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 1 (1 differential)
      Number of PIO using IDDR only:        1 (1 differential)
      Number of PIO using ODDR only:        0 (0 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  0 out of 8 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  1 out of 2 (50%)
   Number of CLKDIVC:  1 out of 4 (25%)
   Number of ECLKSYNCA:  1 out of 4 (25%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  9
     Net FT601_CLK_c: 135 loads, 135 rising, 0 falling (Driver: PIO FT601_CLK )
     Net buf_clk: 2 loads, 2 rising, 0 falling (Driver: PIO CLK )
     Net decoder_inst/sclk_derived_94: 10 loads, 10 rising, 0 falling (Driver: decoder_inst/decoder_inst/sclk_N_659_I_0_2_lut_rep_137_2_lut )
     Net ber_proc/din_clk_N_1128: 15 loads, 15 rising, 0 falling (Driver: decoder_inst/decoder_inst/din_clk_I_0_1_lut_2_lut_2_lut )
     Net decoder_inst/sclk: 51 loads, 2 rising, 49 falling (Driver: decoder_inst/deserializer_inst/Inst7_CLKDIVC )
     Net decoder_inst/deserializer_inst/eclko: 3 loads, 3 rising, 0 falling (Driver: decoder_inst/deserializer_inst/Inst6_ECLKSYNCA )
     Net decoder_inst/deserializer_inst/eclki: 1 loads, 1 rising, 0 falling (Driver: decoder_inst/deserializer_inst/Inst4_DLLDELC )
     Net decoder_inst/deserializer_inst/clk_s[0]: 1 loads, 1 rising, 0 falling (Driver: decoder_inst/deserializer_inst/clk_s_0__14 )
     Net decoder_inst/deserializer_inst/clk_s[1]: 13 loads, 13 rising, 0 falling (Driver: decoder_inst/deserializer_inst/clk_s_1__15 )
   Number of Clock Enables:  28
     Net ft601_comp/FT601_CLK_c_enable_238: 34 loads, 34 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_200: 2 loads, 2 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_241: 16 loads, 16 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_120: 16 loads, 16 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_187: 2 loads, 2 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_191: 1 loads, 1 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_192: 1 loads, 1 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_201: 2 loads, 2 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_184: 20 loads, 20 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_152: 17 loads, 17 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_236: 1 loads, 1 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_194: 1 loads, 1 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_235: 16 loads, 16 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_237: 1 loads, 1 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_10: 4 loads, 4 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_56: 2 loads, 2 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_18: 4 loads, 4 LSLICEs
     Net decoder_inst/rx_ready: 10 loads, 10 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_40: 3 loads, 3 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_34: 4 loads, 4 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_51: 4 loads, 4 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_26: 4 loads, 4 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_53: 2 loads, 2 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_42: 1 loads, 1 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_43: 1 loads, 1 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_54: 1 loads, 1 LSLICEs
     Net decoder_inst/sclk_derived_95_enable_57: 1 loads, 1 LSLICEs
     Net decoder_inst/deserializer_inst/Inst5_rx_sync/N_161_I: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net GND_net merged into GSR:  1
   Number of LSRs:  12
     Net n5322: 1 loads, 1 LSLICEs
     Net ce: 5 loads, 5 LSLICEs
     Net ft601_comp/n6181: 1 loads, 1 LSLICEs
     Net ft601_comp/n3604: 12 loads, 12 LSLICEs
     Net ft601_comp/FT601_CLK_c_enable_120: 1 loads, 1 LSLICEs
     Net ft601_comp/n3917: 1 loads, 1 LSLICEs
     Net ft601_comp/n3595: 1 loads, 1 LSLICEs
     Net decoder_inst/n6165: 4 loads, 4 LSLICEs
     Net decoder_inst/rx_ready: 3 loads, 3 LSLICEs
     Net decoder_inst/decode_proc.temp_0: 1 loads, 1 LSLICEs
     Net decoder_inst/n3672: 4 loads, 4 LSLICEs
     Net decoder_inst/n3601: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net ft601_comp/i_tx_state_1: 154 loads
     Net ft601_comp/i_valid_2: 71 loads
     Net ft601_comp/i_pre_valid_0: 44 loads
     Net decoder_inst/decode_proc.temp_0: 41 loads
     Net decoder_inst/rx_ready: 41 loads
     Net ft601_comp/FT601_CLK_c_enable_120: 41 loads
     Net decoder_inst/decode_proc.temp_1: 36 loads
     Net ft601_comp/i_byte_en: 36 loads
     Net ft601_comp/FT601_CLK_c_enable_238: 34 loads
     Net ft601_comp/n6195: 33 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 183 MB

Dumping design to file dev_proj_impl1_map.ncd.

ncd2vdb "dev_proj_impl1_map.ncd" ".vdbs/dev_proj_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.

mpartrce -p "dev_proj_impl1.p2t" -f "dev_proj_impl1.p3t" -tf "dev_proj_impl1.pt" "dev_proj_impl1_map.ncd" "dev_proj_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "dev_proj_impl1_map.ncd"
Tue Jul 16 14:07:51 2019

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF dev_proj_impl1_map.ncd dev_proj_impl1.dir/5_1.ncd dev_proj_impl1.prf
Preference file: dev_proj_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file dev_proj_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Loading device for application par from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   49+4(JTAG)/216     25% used
                  49+4(JTAG)/80      66% bonded
   IOLOGIC            1/216          <1% used

   SLICE            230/1056         21% used

   GSR                1/1           100% used
   CLKDIV             1/4            25% used
   DQSDLL             1/2            50% used
   DLLDEL             1/8            12% used
   ECLKSYNC           1/4            25% used


Number of Signals: 849
Number of Connections: 2469

Pin Constraint Summary:
   47 out of 47 pins locked (100% locked).

The following 5 signals are selected to use the primary clock routing resources:
    decoder_inst/sclk (driver: decoder_inst/deserializer_inst/Inst7_CLKDIVC, clk load #: 51)
    FT601_CLK_c (driver: FT601_CLK, clk load #: 135)
    ber_proc/din_clk_N_1128 (driver: SLICE_285, clk load #: 15)
    decoder_inst/deserializer_inst/clk_s[1] (driver: decoder_inst/deserializer_inst/SLICE_59, clk load #: 13)
    decoder_inst/sclk_derived_94 (driver: SLICE_285, clk load #: 10)


The following 8 signals are selected to use the secondary clock routing resources:
    ft601_comp/FT601_CLK_c_enable_238 (driver: ft601_comp/i4818/SLICE_227, clk load #: 0, sr load #: 0, ce load #: 34)
    ft601_comp/FT601_CLK_c_enable_184 (driver: ft601_comp/SLICE_206, clk load #: 0, sr load #: 0, ce load #: 20)
    ft601_comp/FT601_CLK_c_enable_120 (driver: SLICE_246, clk load #: 0, sr load #: 1, ce load #: 16)
    ft601_comp/FT601_CLK_c_enable_152 (driver: SLICE_266, clk load #: 0, sr load #: 0, ce load #: 17)
    ft601_comp/FT601_CLK_c_enable_241 (driver: SLICE_235, clk load #: 0, sr load #: 0, ce load #: 16)
    ft601_comp/FT601_CLK_c_enable_235 (driver: SLICE_267, clk load #: 0, sr load #: 0, ce load #: 16)
    decoder_inst/rx_ready (driver: decoder_inst/deserializer_inst/Inst5_rx_sync/SLICE_89, clk load #: 0, sr load #: 3, ce load #: 10)
    ft601_comp/n3604 (driver: SLICE_235, clk load #: 0, sr load #: 12, ce load #: 0)

Signal GND_net is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.....................
Placer score = 118813.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  118431
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "decoder_inst/sclk" from CDIVX on comp "decoder_inst/deserializer_inst/Inst7_CLKDIVC" on CLKDIV site "BCLKDIV0", clk load = 51
  PRIMARY "FT601_CLK_c" from comp "FT601_CLK" on CLK_PIN site "63 (PR7A)", clk load = 135
  PRIMARY "ber_proc/din_clk_N_1128" from F1 on comp "SLICE_285" on site "R2C14D", clk load = 15
  PRIMARY "decoder_inst/deserializer_inst/clk_s[1]" from Q0 on comp "decoder_inst/deserializer_inst/SLICE_59" on site "R9C2A", clk load = 13
  PRIMARY "decoder_inst/sclk_derived_94" from F0 on comp "SLICE_285" on site "R2C14D", clk load = 10
  SECONDARY "ft601_comp/FT601_CLK_c_enable_238" from OFX0 on comp "ft601_comp/i4818/SLICE_227" on site "R9C13A", clk load = 0, ce load = 34, sr load = 0
  SECONDARY "ft601_comp/FT601_CLK_c_enable_184" from F1 on comp "ft601_comp/SLICE_206" on site "R9C13B", clk load = 0, ce load = 20, sr load = 0
  SECONDARY "ft601_comp/FT601_CLK_c_enable_120" from F1 on comp "SLICE_246" on site "R9C15C", clk load = 0, ce load = 16, sr load = 1
  SECONDARY "ft601_comp/FT601_CLK_c_enable_152" from F1 on comp "SLICE_266" on site "R9C15D", clk load = 0, ce load = 17, sr load = 0
  SECONDARY "ft601_comp/FT601_CLK_c_enable_241" from F0 on comp "SLICE_235" on site "R9C15B", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "ft601_comp/FT601_CLK_c_enable_235" from F1 on comp "SLICE_267" on site "R9C15A", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "decoder_inst/rx_ready" from Q0 on comp "decoder_inst/deserializer_inst/Inst5_rx_sync/SLICE_89" on site "R9C13D", clk load = 0, ce load = 10, sr load = 3
  SECONDARY "ft601_comp/n3604" from F1 on comp "SLICE_235" on site "R9C15B", clk load = 0, ce load = 0, sr load = 12

  PRIMARY  : 5 out of 8 (62%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  ECLK "decoder_inst/deserializer_inst/eclko": BECLK0
    - From CLK_PIN "34", driver "CLK".

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   49 + 4(JTAG) out of 216 (24.5%) PIO sites used.
   49 + 4(JTAG) out of 80 (66.2%) bonded PIO sites used.
   Number of PIO comps: 47; differential: 2.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 10 / 19 ( 52%) | 2.5V       | -         |
| 1        | 18 / 21 ( 85%) | 2.5V       | -         |
| 2        | 4 / 20 ( 20%)  | 2.5V       | -         |
| 3        | 6 / 6 (100%)   | 2.5V       | -         |
| 4        | 6 / 6 (100%)   | 2.5V       | -         |
| 5        | 5 / 8 ( 62%)   | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file dev_proj_impl1.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 2469 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=buf_clk loads=2 clock_loads=2&#xA;   Signal=decoder_inst/deserializer_inst/clk_s[0] loads=2 clock_loads=1"  />

Completed router resource preassignment. Real time: 3 secs 

Start NBR router at Tue Jul 16 14:07:54 IST 2019

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Tue Jul 16 14:07:54 IST 2019

Start NBR section for initial routing at Tue Jul 16 14:07:54 IST 2019
Level 4, iteration 1
108(0.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Tue Jul 16 14:07:54 IST 2019
Level 4, iteration 1
65(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 
Level 4, iteration 2
34(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 
Level 4, iteration 3
15(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 
Level 4, iteration 4
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 

Start NBR section for re-routing at Tue Jul 16 14:07:54 IST 2019
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 

Start NBR section for post-routing at Tue Jul 16 14:07:54 IST 2019

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=buf_clk loads=2 clock_loads=2&#xA;   Signal=decoder_inst/deserializer_inst/clk_s[0] loads=2 clock_loads=1"  />

Total CPU time 4 secs 
Total REAL time: 4 secs 
Completely routed.
End of route.  2469 routed (100.00%); 0 unrouted.

    <postMsg mid="70061006" type="Warning" dynamic="1" navigation="0" arg0="decoder_inst/deserializer_inst/Inst4_DLLDELC"  />
    <postMsg mid="70001072" type="Warning" dynamic="1" navigation="0" arg0="decoder_inst/deserializer_inst/eclko"  />
Hold time timing score: 734, hold timing errors: 1

Timing score: 1649 

Dumping design to file dev_proj_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 4 secs 
Total REAL time to completion: 4 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "dev_proj_impl1.t2b" -w "dev_proj_impl1.ncd" "dev_proj_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file dev_proj_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 6
Loading device for application Bitgen from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from dev_proj_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "dev_proj_impl1.bit".
