-----------------------------------------------------
State after executing cycle:	0

IF.PC:	4
IF.nop:	0

ID.Instr:	00000000010000000000000100000011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000000
EX.Operand2:	00000000000000000000000000000000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00000
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	1

IF.PC:	8
IF.nop:	0

ID.Instr:	00000000100000000000000110000011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000000
EX.Operand2:	00000000000000000000000000000100
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00010
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	1
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	2

IF.PC:	12
IF.nop:	0

ID.Instr:	00000000000100100000001000010011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000000
EX.Operand2:	00000000000000000000000000001000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00011
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	1
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000000000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	3

IF.PC:	16
IF.nop:	0

ID.Instr:	00000000010100100000001010110011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000000
EX.Operand2:	00000000000000000000000000000001
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00100
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00011
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000000101
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	4

IF.PC:	20
IF.nop:	0

ID.Instr:	00000000010100011001010001100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000001
EX.Operand2:	00000000000000000000000000000000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00101
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000001010
WB.Wrt_reg_addr:	00011
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	5

IF.PC:	24
IF.nop:	0

ID.Instr:	00000000010100011001010001100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000001010
EX.Operand2:	00000000000000000000000000001000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01000
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000000001
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	6

IF.PC:	28
IF.nop:	0

ID.Instr:	11111110010000010001100011100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000001010
EX.Operand2:	00000000000000000000000000001000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01000
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000001
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	7

IF.PC:	8
IF.nop:	0

ID.Instr:	11111110010000010001100011100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000001
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	8

IF.PC:	12
IF.nop:	0

ID.Instr:	00000000000100100000001000010011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000001
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	9

IF.PC:	16
IF.nop:	0

ID.Instr:	00000000010100100000001010110011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000001
EX.Operand2:	00000000000000000000000000000001
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00100
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000001
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	10

IF.PC:	20
IF.nop:	0

ID.Instr:	00000000010100011001010001100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000010
EX.Operand2:	00000000000000000000000000000001
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00101
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000000010
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000000001
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	11

IF.PC:	24
IF.nop:	0

ID.Instr:	00000000010100011001010001100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000001010
EX.Operand2:	00000000000000000000000000001000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01000
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000000010
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	12

IF.PC:	28
IF.nop:	0

ID.Instr:	11111110010000010001100011100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000001010
EX.Operand2:	00000000000000000000000000001000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01000
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	13

IF.PC:	8
IF.nop:	0

ID.Instr:	11111110010000010001100011100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	14

IF.PC:	12
IF.nop:	0

ID.Instr:	00000000000100100000001000010011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	15

IF.PC:	16
IF.nop:	0

ID.Instr:	00000000010100100000001010110011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000010
EX.Operand2:	00000000000000000000000000000001
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00100
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	16

IF.PC:	20
IF.nop:	0

ID.Instr:	00000000010100011001010001100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000011
EX.Operand2:	00000000000000000000000000000011
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00101
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000000011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	17

IF.PC:	24
IF.nop:	0

ID.Instr:	00000000010100011001010001100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000001010
EX.Operand2:	00000000000000000000000000001000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01000
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000110
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000000011
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	18

IF.PC:	28
IF.nop:	0

ID.Instr:	11111110010000010001100011100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000001010
EX.Operand2:	00000000000000000000000000001000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01000
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000110
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000110
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	19

IF.PC:	8
IF.nop:	0

ID.Instr:	11111110010000010001100011100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000110
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000110
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	20

IF.PC:	12
IF.nop:	0

ID.Instr:	00000000000100100000001000010011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000000110
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000110
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	21

IF.PC:	16
IF.nop:	0

ID.Instr:	00000000010100100000001010110011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000011
EX.Operand2:	00000000000000000000000000000001
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00100
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000000110
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000000110
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	22

IF.PC:	20
IF.nop:	0

ID.Instr:	00000000010100011001010001100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000100
EX.Operand2:	00000000000000000000000000000110
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00101
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000000110
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	23

IF.PC:	24
IF.nop:	0

ID.Instr:	00000000110000000000010101101111
ID.nop:	0

EX.Operand1:	00000000000000000000000000001010
EX.Operand2:	00000000000000000000000000001000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01000
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000001010
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000000100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	24

IF.PC:	32
IF.nop:	0

ID.Instr:	00000000110000000000010101101111
ID.nop:	1

EX.Operand1:	00000000000000000000000000011000
EX.Operand2:	00000000000000000000000000001100
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01010
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000001010
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000001010
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	25

IF.PC:	36
IF.nop:	0

ID.Instr:	00000000010000000010100000100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000011000
EX.Operand2:	00000000000000000000000000001100
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01010
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000011000
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	01010
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000001010
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	26

IF.PC:	40
IF.nop:	0

ID.Instr:	00000000101000000010101000100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000000
EX.Operand2:	00000000000000000000000000010000
EX.StData:	00000000000000000000000000000100
EX.DestReg:	10000
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	1
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000011000
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	01010
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000011000
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	27

IF.PC:	44
IF.nop:	0

ID.Instr:	11111110000000000000100011100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000000
EX.Operand2:	00000000000000000000000000010100
EX.StData:	00000000000000000000000000011000
EX.DestReg:	10100
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	1
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000010000
MEM.Store_data:	00000000000000000000000000000100
MEM.Wrt_reg_addr:	10000
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000011000
WB.Wrt_reg_addr:	01010
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	28

IF.PC:	24
IF.nop:	0

ID.Instr:	11111110000000000000100011100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000000000
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	00000000000000000000000000011000
MEM.Wrt_reg_addr:	10100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000010000
WB.Wrt_reg_addr:	10000
WB.wrt_enable:	0
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	29

IF.PC:	28
IF.nop:	0

ID.Instr:	11111110010000010001100011100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000000
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	00000000000000000000000000011000
MEM.Wrt_reg_addr:	10100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000010100
WB.Wrt_reg_addr:	10100
WB.wrt_enable:	0
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	30

IF.PC:	8
IF.nop:	0

ID.Instr:	11111110010000010001100011100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	00000000000000000000000000011000
MEM.Wrt_reg_addr:	10100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000010100
WB.Wrt_reg_addr:	10100
WB.wrt_enable:	0
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	31

IF.PC:	12
IF.nop:	0

ID.Instr:	00000000000100100000001000010011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	00000000000000000000000000011000
MEM.Wrt_reg_addr:	10100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000010100
WB.Wrt_reg_addr:	10100
WB.wrt_enable:	0
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	32

IF.PC:	16
IF.nop:	0

ID.Instr:	00000000010100100000001010110011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000100
EX.Operand2:	00000000000000000000000000000001
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00100
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	00000000000000000000000000011000
MEM.Wrt_reg_addr:	10100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000010100
WB.Wrt_reg_addr:	10100
WB.wrt_enable:	0
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	33

IF.PC:	20
IF.nop:	0

ID.Instr:	00000000010100011001010001100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	00000000000000000000000000001010
EX.StData:	00000000000000000000000000000000
EX.DestReg:	00101
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	1
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	0

MEM.ALUresult:	00000000000000000000000000000101
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000010100
WB.Wrt_reg_addr:	10100
WB.wrt_enable:	0
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	34

IF.PC:	24
IF.nop:	0

ID.Instr:	00000000010100011001010001100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000001010
EX.Operand2:	00000000000000000000000000001000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01000
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000001111
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0

WB.Wrt_data:	00000000000000000000000000000101
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	35

IF.PC:	28
IF.nop:	0

ID.Instr:	11111110010000010001100011100011
ID.nop:	0

EX.Operand1:	00000000000000000000000000001010
EX.Operand2:	00000000000000000000000000001000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	01000
EX.AluOperation:	00
EX.UpdatePC:	1
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000001111
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000001111
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
-----------------------------------------------------
State after executing cycle:	36

IF.PC:	28
IF.nop:	1

ID.Instr:	11111110010000010001100011100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000001111
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000001111
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
-----------------------------------------------------
State after executing cycle:	37

IF.PC:	28
IF.nop:	1

ID.Instr:	11111110010000010001100011100011
ID.nop:	1

EX.Operand1:	00000000000000000000000000000101
EX.Operand2:	11111111111111111111111111110000
EX.StData:	00000000000000000000000000000000
EX.DestReg:	10001
EX.AluOperation:	00
EX.UpdatePC:	0
EX.WBEnable:	0
EX.RdDMem:	0
EX.WrDMem:	0
EX.Halt:	0
EX.nop:	1

MEM.ALUresult:	00000000000000000000000000001111
MEM.Store_data:	00000000000000000000000000000000
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	1

WB.Wrt_data:	00000000000000000000000000001111
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	1
