<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri Mar 14 16:22:16 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FipsyBaseline_Implementation.twr -gui -msgset C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/promote.xml FipsyBaseline_Implementation.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "INTERNAL_OSC" 38.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk" 25.333333 MHz (53 errors)</FONT></A></LI>
</FONT>            375 items scored, 53 timing errors detected.
Warning:   3.064MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY 20.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   59.372MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "INTERNAL_OSC" 38.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk" 25.333333 MHz ;
            375 items scored, 53 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 9.579ns (weighted slack = -286.890ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/left_digit_278__i1  (from vga_inst/led_count_6 -)
   Destination:    SP8KC      Port           vga_inst/digits_text_inst/addr_reg_7__I_0(ASIC)  (to clk +)

   Delay:               3.292ns  (28.8% logic, 71.2% route), 2 logic levels.

 Constraint Details:

      3.292ns physical path delay vga_inst/SLICE_160 to vga_inst/digits_text_inst/addr_reg_7__I_0 exceeds
      (delay constraint based on source clock period of 50.000ns and destination clock period of 39.474ns)
      1.318ns delay constraint less
      7.631ns skew and
      0.000ns feedback compensation and
     -0.026ns ADDR_SET requirement (totaling -6.287ns) by 9.579ns

 Physical Path Details:

      Data path vga_inst/SLICE_160 to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C18B.CLK to      R4C18B.Q1 vga_inst/SLICE_160 (from vga_inst/led_count_6)
ROUTE         5     0.757      R4C18B.Q1 to      R5C18D.C1 vga_inst/left_digit_1
CTOF_DEL    ---     0.495      R5C18D.C1 to      R5C18D.F1 vga_inst/SLICE_236
ROUTE         1     1.588      R5C18D.F1 to  EBR_R6C17.AD8 vga_inst/rom_addr_5 (to clk)
                  --------
                    3.292   (28.8% logic, 71.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to     R4C18B.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to  EBR_R6C17.CLK clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 9.458ns (weighted slack = -283.266ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/right_digit_279__i1  (from vga_inst/led_count_6 -)
   Destination:    SP8KC      Port           vga_inst/digits_text_inst/addr_reg_7__I_0(ASIC)  (to clk +)

   Delay:               3.171ns  (29.9% logic, 70.1% route), 2 logic levels.

 Constraint Details:

      3.171ns physical path delay vga_inst/SLICE_162 to vga_inst/digits_text_inst/addr_reg_7__I_0 exceeds
      (delay constraint based on source clock period of 50.000ns and destination clock period of 39.474ns)
      1.318ns delay constraint less
      7.631ns skew and
      0.000ns feedback compensation and
     -0.026ns ADDR_SET requirement (totaling -6.287ns) by 9.458ns

 Physical Path Details:

      Data path vga_inst/SLICE_162 to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C17A.CLK to      R5C17A.Q1 vga_inst/SLICE_162 (from vga_inst/led_count_6)
ROUTE         5     0.636      R5C17A.Q1 to      R5C18D.D1 vga_inst/right_digit_1
CTOF_DEL    ---     0.495      R5C18D.D1 to      R5C18D.F1 vga_inst/SLICE_236
ROUTE         1     1.588      R5C18D.F1 to  EBR_R6C17.AD8 vga_inst/rom_addr_5 (to clk)
                  --------
                    3.171   (29.9% logic, 70.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to     R5C17A.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to  EBR_R6C17.CLK clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 9.088ns (weighted slack = -272.185ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/left_digit_278__i2  (from vga_inst/led_count_6 -)
   Destination:    SP8KC      Port           vga_inst/digits_text_inst/addr_reg_7__I_0(ASIC)  (to clk +)

   Delay:               2.801ns  (33.8% logic, 66.2% route), 2 logic levels.

 Constraint Details:

      2.801ns physical path delay vga_inst/SLICE_161 to vga_inst/digits_text_inst/addr_reg_7__I_0 exceeds
      (delay constraint based on source clock period of 50.000ns and destination clock period of 39.474ns)
      1.318ns delay constraint less
      7.631ns skew and
      0.000ns feedback compensation and
     -0.026ns ADDR_SET requirement (totaling -6.287ns) by 9.088ns

 Physical Path Details:

      Data path vga_inst/SLICE_161 to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C18C.CLK to      R5C18C.Q0 vga_inst/SLICE_161 (from vga_inst/led_count_6)
ROUTE         4     1.005      R5C18C.Q0 to      R5C17B.A1 vga_inst/left_digit_2
CTOF_DEL    ---     0.495      R5C17B.A1 to      R5C17B.F1 vga_inst/SLICE_235
ROUTE         1     0.849      R5C17B.F1 to  EBR_R6C17.AD9 vga_inst/rom_addr_6 (to clk)
                  --------
                    2.801   (33.8% logic, 66.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to     R5C18C.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to  EBR_R6C17.CLK clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 9.057ns (weighted slack = -271.256ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/right_digit_279__i3  (from vga_inst/led_count_6 -)
   Destination:    SP8KC      Port           vga_inst/digits_text_inst/addr_reg_7__I_0(ASIC)  (to clk +)

   Delay:               2.770ns  (34.2% logic, 65.8% route), 2 logic levels.

 Constraint Details:

      2.770ns physical path delay vga_inst/SLICE_163 to vga_inst/digits_text_inst/addr_reg_7__I_0 exceeds
      (delay constraint based on source clock period of 50.000ns and destination clock period of 39.474ns)
      1.318ns delay constraint less
      7.631ns skew and
      0.000ns feedback compensation and
     -0.026ns ADDR_SET requirement (totaling -6.287ns) by 9.057ns

 Physical Path Details:

      Data path vga_inst/SLICE_163 to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C17D.CLK to      R5C17D.Q1 vga_inst/SLICE_163 (from vga_inst/led_count_6)
ROUTE         3     0.974      R5C17D.Q1 to      R5C17C.A1 vga_inst/right_digit_3
CTOF_DEL    ---     0.495      R5C17C.A1 to      R5C17C.F1 vga_inst/SLICE_177
ROUTE         1     0.849      R5C17C.F1 to EBR_R6C17.AD10 vga_inst/rom_addr_7 (to clk)
                  --------
                    2.770   (34.2% logic, 65.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to     R5C17D.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to  EBR_R6C17.CLK clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 8.834ns (weighted slack = -264.578ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/left_digit_278__i3  (from vga_inst/led_count_6 -)
   Destination:    SP8KC      Port           vga_inst/digits_text_inst/addr_reg_7__I_0(ASIC)  (to clk +)

   Delay:               2.547ns  (37.2% logic, 62.8% route), 2 logic levels.

 Constraint Details:

      2.547ns physical path delay vga_inst/SLICE_161 to vga_inst/digits_text_inst/addr_reg_7__I_0 exceeds
      (delay constraint based on source clock period of 50.000ns and destination clock period of 39.474ns)
      1.318ns delay constraint less
      7.631ns skew and
      0.000ns feedback compensation and
     -0.026ns ADDR_SET requirement (totaling -6.287ns) by 8.834ns

 Physical Path Details:

      Data path vga_inst/SLICE_161 to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C18C.CLK to      R5C18C.Q1 vga_inst/SLICE_161 (from vga_inst/led_count_6)
ROUTE         3     0.751      R5C18C.Q1 to      R5C17C.C1 vga_inst/left_digit_3
CTOF_DEL    ---     0.495      R5C17C.C1 to      R5C17C.F1 vga_inst/SLICE_177
ROUTE         1     0.849      R5C17C.F1 to EBR_R6C17.AD10 vga_inst/rom_addr_7 (to clk)
                  --------
                    2.547   (37.2% logic, 62.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to     R5C18C.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to  EBR_R6C17.CLK clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 8.753ns (weighted slack = -262.152ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/right_digit_279__i0  (from vga_inst/led_count_6 -)
   Destination:    SP8KC      Port           vga_inst/digits_text_inst/addr_reg_7__I_0(ASIC)  (to clk +)

   Delay:               2.466ns  (38.4% logic, 61.6% route), 2 logic levels.

 Constraint Details:

      2.466ns physical path delay vga_inst/SLICE_162 to vga_inst/digits_text_inst/addr_reg_7__I_0 exceeds
      (delay constraint based on source clock period of 50.000ns and destination clock period of 39.474ns)
      1.318ns delay constraint less
      7.631ns skew and
      0.000ns feedback compensation and
     -0.026ns ADDR_SET requirement (totaling -6.287ns) by 8.753ns

 Physical Path Details:

      Data path vga_inst/SLICE_162 to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C17A.CLK to      R5C17A.Q0 vga_inst/SLICE_162 (from vga_inst/led_count_6)
ROUTE         6     0.757      R5C17A.Q0 to      R5C18A.C1 vga_inst/right_digit_0
CTOF_DEL    ---     0.495      R5C18A.C1 to      R5C18A.F1 vga_inst/SLICE_156
ROUTE         1     0.762      R5C18A.F1 to  EBR_R6C17.AD7 vga_inst/rom_addr_4 (to clk)
                  --------
                    2.466   (38.4% logic, 61.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to     R5C17A.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to  EBR_R6C17.CLK clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 8.752ns (weighted slack = -262.122ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/right_digit_279__i2  (from vga_inst/led_count_6 -)
   Destination:    SP8KC      Port           vga_inst/digits_text_inst/addr_reg_7__I_0(ASIC)  (to clk +)

   Delay:               2.465ns  (38.4% logic, 61.6% route), 2 logic levels.

 Constraint Details:

      2.465ns physical path delay vga_inst/SLICE_163 to vga_inst/digits_text_inst/addr_reg_7__I_0 exceeds
      (delay constraint based on source clock period of 50.000ns and destination clock period of 39.474ns)
      1.318ns delay constraint less
      7.631ns skew and
      0.000ns feedback compensation and
     -0.026ns ADDR_SET requirement (totaling -6.287ns) by 8.752ns

 Physical Path Details:

      Data path vga_inst/SLICE_163 to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C17D.CLK to      R5C17D.Q0 vga_inst/SLICE_163 (from vga_inst/led_count_6)
ROUTE         4     0.669      R5C17D.Q0 to      R5C17B.D1 vga_inst/right_digit_2
CTOF_DEL    ---     0.495      R5C17B.D1 to      R5C17B.F1 vga_inst/SLICE_235
ROUTE         1     0.849      R5C17B.F1 to  EBR_R6C17.AD9 vga_inst/rom_addr_6 (to clk)
                  --------
                    2.465   (38.4% logic, 61.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to     R5C17D.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to  EBR_R6C17.CLK clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 8.672ns (weighted slack = -259.726ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/left_digit_278__i0  (from vga_inst/led_count_6 -)
   Destination:    SP8KC      Port           vga_inst/digits_text_inst/addr_reg_7__I_0(ASIC)  (to clk +)

   Delay:               2.385ns  (39.7% logic, 60.3% route), 2 logic levels.

 Constraint Details:

      2.385ns physical path delay vga_inst/SLICE_160 to vga_inst/digits_text_inst/addr_reg_7__I_0 exceeds
      (delay constraint based on source clock period of 50.000ns and destination clock period of 39.474ns)
      1.318ns delay constraint less
      7.631ns skew and
      0.000ns feedback compensation and
     -0.026ns ADDR_SET requirement (totaling -6.287ns) by 8.672ns

 Physical Path Details:

      Data path vga_inst/SLICE_160 to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C18B.CLK to      R4C18B.Q0 vga_inst/SLICE_160 (from vga_inst/led_count_6)
ROUTE         6     0.676      R4C18B.Q0 to      R5C18A.D1 vga_inst/left_digit_0
CTOF_DEL    ---     0.495      R5C18A.D1 to      R5C18A.F1 vga_inst/SLICE_156
ROUTE         1     0.762      R5C18A.F1 to  EBR_R6C17.AD7 vga_inst/rom_addr_4 (to clk)
                  --------
                    2.385   (39.7% logic, 60.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to     R4C18B.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to  EBR_R6C17.CLK clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 7.807ns (weighted slack = -233.819ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/row_275__i2  (from vga_inst/line_cycle -)
   Destination:    SP8KC      Port           vga_inst/digits_text_inst/addr_reg_7__I_0(ASIC)  (to clk +)

   Delay:               4.890ns  (9.2% logic, 90.8% route), 1 logic levels.

 Constraint Details:

      4.890ns physical path delay vga_inst/SLICE_126 to vga_inst/digits_text_inst/addr_reg_7__I_0 exceeds
      (delay constraint based on source clock period of 50.000ns and destination clock period of 39.474ns)
      1.318ns delay constraint less
      4.261ns skew and
      0.000ns feedback compensation and
     -0.026ns ADDR_SET requirement (totaling -2.917ns) by 7.807ns

 Physical Path Details:

      Data path vga_inst/SLICE_126 to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C17B.CLK to      R8C17B.Q1 vga_inst/SLICE_126 (from vga_inst/line_cycle)
ROUTE         8     4.438      R8C17B.Q1 to  EBR_R6C17.AD5 vga_inst/row_2 (to clk)
                  --------
                    4.890   (9.2% logic, 90.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R8C17B.CLK vga_inst/line_cycle
                  --------
                    6.086   (7.4% logic, 92.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/digits_text_inst/addr_reg_7__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to  EBR_R6C17.CLK clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 6.738ns (weighted slack = -201.803ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/fipsy_offset_277_294__i1  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/fipsy_tot_ofs_i8  (to clk +)

   Delay:               3.456ns  (70.7% logic, 29.3% route), 5 logic levels.

 Constraint Details:

      3.456ns physical path delay vga_inst/SLICE_112 to vga_inst/SLICE_47 exceeds
      (delay constraint based on source clock period of 50.000ns and destination clock period of 39.474ns)
      1.318ns delay constraint less
      4.434ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -3.282ns) by 6.738ns

 Physical Path Details:

      Data path vga_inst/SLICE_112 to vga_inst/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11A.CLK to      R5C11A.Q1 vga_inst/SLICE_112 (from vga_inst/line_cycle)
ROUTE         3     1.014      R5C11A.Q1 to      R5C10A.B0 vga_inst/fipsy_offset_0
C0TOFCO_DE  ---     1.023      R5C10A.B0 to     R5C10A.FCO vga_inst/SLICE_56
ROUTE         1     0.000     R5C10A.FCO to     R5C10B.FCI vga_inst/n2770
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO vga_inst/SLICE_52
ROUTE         1     0.000     R5C10B.FCO to     R5C10C.FCI vga_inst/n2771
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO vga_inst/SLICE_48
ROUTE         1     0.000     R5C10C.FCO to     R5C10D.FCI vga_inst/n2772
FCITOF1_DE  ---     0.643     R5C10D.FCI to      R5C10D.F1 vga_inst/SLICE_47
ROUTE         1     0.000      R5C10D.F1 to     R5C10D.DI1 vga_inst/fipsy_rom_addr_3_N_184_7 (to clk)
                  --------
                    3.456   (70.7% logic, 29.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R5C11A.CLK vga_inst/line_cycle
                  --------
                    6.086   (7.4% logic, 92.6% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to     R5C10D.CLK clk
                  --------
                    1.652   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

Warning:   3.064MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY 20.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 33.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_left_y_i0  (from vga_inst/led_count_5 -)
   Destination:    FF         Data in        vga_inst/ball_dx_i8  (to vga_inst/led_count_6 -)
                   FF                        vga_inst/ball_dx_i7

   Delay:              15.263ns  (36.1% logic, 63.9% route), 9 logic levels.

 Constraint Details:

     15.263ns physical path delay vga_inst/SLICE_19 to vga_inst/SLICE_54 meets
     50.000ns delay constraint less
      1.273ns skew and
      0.000ns feedback compensation and
      0.307ns CE_SET requirement (totaling 48.420ns) by 33.157ns

 Physical Path Details:

      Data path vga_inst/SLICE_19 to vga_inst/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C15B.CLK to      R9C15B.Q0 vga_inst/SLICE_19 (from vga_inst/led_count_5)
ROUTE         4     1.396      R9C15B.Q0 to      R9C13A.A1 vga_inst/paddle_left_y_0
C1TOFCO_DE  ---     0.889      R9C13A.A1 to     R9C13A.FCO vga_inst/SLICE_69
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n2874
FCITOF0_DE  ---     0.585     R9C13B.FCI to      R9C13B.F0 vga_inst/SLICE_68
ROUTE         2     1.392      R9C13B.F0 to     R10C13B.A0 vga_inst/n729
C0TOFCO_DE  ---     1.023     R10C13B.A0 to    R10C13B.FCO vga_inst/SLICE_36
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI vga_inst/n2819
FCITOF0_DE  ---     0.585    R10C13C.FCI to     R10C13C.F0 vga_inst/SLICE_29
ROUTE         1     0.986     R10C13C.F0 to     R10C14C.A0 vga_inst/n295
CTOF_DEL    ---     0.495     R10C14C.A0 to     R10C14C.F0 vga_inst/SLICE_189
ROUTE         1     0.967     R10C14C.F0 to     R10C14C.A1 vga_inst/n2891
CTOF_DEL    ---     0.495     R10C14C.A1 to     R10C14C.F1 vga_inst/SLICE_189
ROUTE         1     1.278     R10C14C.F1 to      R8C11D.C1 vga_inst/n2920
CTOF_DEL    ---     0.495      R8C11D.C1 to      R8C11D.F1 vga_inst/SLICE_197
ROUTE         6     1.385      R8C11D.F1 to      R7C10A.B0 vga_inst/n2374
CTOF_DEL    ---     0.495      R7C10A.B0 to      R7C10A.F0 vga_inst/SLICE_203
ROUTE         8     2.345      R7C10A.F0 to       R9C7A.CE vga_inst/led_count_6__N_40_enable_14 (to vga_inst/led_count_6)
                  --------
                   15.263   (36.1% logic, 63.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 vga_inst/SLICE_117
ROUTE        12     4.191      R2C13D.Q0 to     R9C15B.CLK vga_inst/led_count_5
                  --------
                   10.729   (8.4% logic, 91.6% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to      R9C7A.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 33.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_left_y_i0  (from vga_inst/led_count_5 -)
   Destination:    FF         Data in        vga_inst/ball_dx_i9  (to vga_inst/led_count_6 -)

   Delay:              15.263ns  (36.1% logic, 63.9% route), 9 logic levels.

 Constraint Details:

     15.263ns physical path delay vga_inst/SLICE_19 to vga_inst/SLICE_44 meets
     50.000ns delay constraint less
      1.273ns skew and
      0.000ns feedback compensation and
      0.307ns CE_SET requirement (totaling 48.420ns) by 33.157ns

 Physical Path Details:

      Data path vga_inst/SLICE_19 to vga_inst/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C15B.CLK to      R9C15B.Q0 vga_inst/SLICE_19 (from vga_inst/led_count_5)
ROUTE         4     1.396      R9C15B.Q0 to      R9C13A.A1 vga_inst/paddle_left_y_0
C1TOFCO_DE  ---     0.889      R9C13A.A1 to     R9C13A.FCO vga_inst/SLICE_69
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n2874
FCITOF0_DE  ---     0.585     R9C13B.FCI to      R9C13B.F0 vga_inst/SLICE_68
ROUTE         2     1.392      R9C13B.F0 to     R10C13B.A0 vga_inst/n729
C0TOFCO_DE  ---     1.023     R10C13B.A0 to    R10C13B.FCO vga_inst/SLICE_36
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI vga_inst/n2819
FCITOF0_DE  ---     0.585    R10C13C.FCI to     R10C13C.F0 vga_inst/SLICE_29
ROUTE         1     0.986     R10C13C.F0 to     R10C14C.A0 vga_inst/n295
CTOF_DEL    ---     0.495     R10C14C.A0 to     R10C14C.F0 vga_inst/SLICE_189
ROUTE         1     0.967     R10C14C.F0 to     R10C14C.A1 vga_inst/n2891
CTOF_DEL    ---     0.495     R10C14C.A1 to     R10C14C.F1 vga_inst/SLICE_189
ROUTE         1     1.278     R10C14C.F1 to      R8C11D.C1 vga_inst/n2920
CTOF_DEL    ---     0.495      R8C11D.C1 to      R8C11D.F1 vga_inst/SLICE_197
ROUTE         6     1.385      R8C11D.F1 to      R7C10A.B0 vga_inst/n2374
CTOF_DEL    ---     0.495      R7C10A.B0 to      R7C10A.F0 vga_inst/SLICE_203
ROUTE         8     2.345      R7C10A.F0 to       R9C7B.CE vga_inst/led_count_6__N_40_enable_14 (to vga_inst/led_count_6)
                  --------
                   15.263   (36.1% logic, 63.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 vga_inst/SLICE_117
ROUTE        12     4.191      R2C13D.Q0 to     R9C15B.CLK vga_inst/led_count_5
                  --------
                   10.729   (8.4% logic, 91.6% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to      R9C7B.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 33.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_left_y_i0  (from vga_inst/led_count_5 -)
   Destination:    FF         Data in        vga_inst/game_state__i1  (to vga_inst/led_count_6 -)

   Delay:              15.237ns  (39.4% logic, 60.6% route), 10 logic levels.

 Constraint Details:

     15.237ns physical path delay vga_inst/SLICE_19 to vga_inst/SLICE_143 meets
     50.000ns delay constraint less
      1.273ns skew and
      0.000ns feedback compensation and
      0.307ns CE_SET requirement (totaling 48.420ns) by 33.183ns

 Physical Path Details:

      Data path vga_inst/SLICE_19 to vga_inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C15B.CLK to      R9C15B.Q0 vga_inst/SLICE_19 (from vga_inst/led_count_5)
ROUTE         4     1.396      R9C15B.Q0 to      R9C13A.A1 vga_inst/paddle_left_y_0
C1TOFCO_DE  ---     0.889      R9C13A.A1 to     R9C13A.FCO vga_inst/SLICE_69
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n2874
FCITOF0_DE  ---     0.585     R9C13B.FCI to      R9C13B.F0 vga_inst/SLICE_68
ROUTE         2     1.392      R9C13B.F0 to     R10C13B.A0 vga_inst/n729
C0TOFCO_DE  ---     1.023     R10C13B.A0 to    R10C13B.FCO vga_inst/SLICE_36
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI vga_inst/n2819
FCITOF0_DE  ---     0.585    R10C13C.FCI to     R10C13C.F0 vga_inst/SLICE_29
ROUTE         1     0.986     R10C13C.F0 to     R10C14C.A0 vga_inst/n295
CTOF_DEL    ---     0.495     R10C14C.A0 to     R10C14C.F0 vga_inst/SLICE_189
ROUTE         1     0.967     R10C14C.F0 to     R10C14C.A1 vga_inst/n2891
CTOF_DEL    ---     0.495     R10C14C.A1 to     R10C14C.F1 vga_inst/SLICE_189
ROUTE         1     1.278     R10C14C.F1 to      R8C11D.C1 vga_inst/n2920
CTOF_DEL    ---     0.495      R8C11D.C1 to      R8C11D.F1 vga_inst/SLICE_197
ROUTE         6     1.812      R8C11D.F1 to       R7C8B.B0 vga_inst/n2374
CTOF_DEL    ---     0.495       R7C8B.B0 to       R7C8B.F0 vga_inst/SLICE_222
ROUTE         1     0.744       R7C8B.F0 to       R7C9A.C1 n3511
CTOF_DEL    ---     0.495       R7C9A.C1 to       R7C9A.F1 SLICE_206
ROUTE         1     0.653       R7C9A.F1 to       R7C9B.CE led_count_6__N_40_enable_5 (to vga_inst/led_count_6)
                  --------
                   15.237   (39.4% logic, 60.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 vga_inst/SLICE_117
ROUTE        12     4.191      R2C13D.Q0 to     R9C15B.CLK vga_inst/led_count_5
                  --------
                   10.729   (8.4% logic, 91.6% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to      R7C9B.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 33.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_left_y_i0  (from vga_inst/led_count_5 -)
   Destination:    FF         Data in        vga_inst/ball_x_i8  (to vga_inst/led_count_6 -)
                   FF                        vga_inst/ball_x_i7

   Delay:              15.248ns  (36.2% logic, 63.8% route), 9 logic levels.

 Constraint Details:

     15.248ns physical path delay vga_inst/SLICE_19 to vga_inst/SLICE_39 meets
     50.000ns delay constraint less
      1.273ns skew and
      0.000ns feedback compensation and
      0.285ns LSR_SET requirement (totaling 48.442ns) by 33.194ns

 Physical Path Details:

      Data path vga_inst/SLICE_19 to vga_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C15B.CLK to      R9C15B.Q0 vga_inst/SLICE_19 (from vga_inst/led_count_5)
ROUTE         4     1.396      R9C15B.Q0 to      R9C13A.A1 vga_inst/paddle_left_y_0
C1TOFCO_DE  ---     0.889      R9C13A.A1 to     R9C13A.FCO vga_inst/SLICE_69
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n2874
FCITOF0_DE  ---     0.585     R9C13B.FCI to      R9C13B.F0 vga_inst/SLICE_68
ROUTE         2     1.392      R9C13B.F0 to     R10C13B.A0 vga_inst/n729
C0TOFCO_DE  ---     1.023     R10C13B.A0 to    R10C13B.FCO vga_inst/SLICE_36
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI vga_inst/n2819
FCITOF0_DE  ---     0.585    R10C13C.FCI to     R10C13C.F0 vga_inst/SLICE_29
ROUTE         1     0.986     R10C13C.F0 to     R10C14C.A0 vga_inst/n295
CTOF_DEL    ---     0.495     R10C14C.A0 to     R10C14C.F0 vga_inst/SLICE_189
ROUTE         1     0.967     R10C14C.F0 to     R10C14C.A1 vga_inst/n2891
CTOF_DEL    ---     0.495     R10C14C.A1 to     R10C14C.F1 vga_inst/SLICE_189
ROUTE         1     1.278     R10C14C.F1 to      R8C11D.C1 vga_inst/n2920
CTOF_DEL    ---     0.495      R8C11D.C1 to      R8C11D.F1 vga_inst/SLICE_197
ROUTE         6     1.385      R8C11D.F1 to      R7C10A.B0 vga_inst/n2374
CTOF_DEL    ---     0.495      R7C10A.B0 to      R7C10A.F0 vga_inst/SLICE_203
ROUTE         8     2.330      R7C10A.F0 to      R8C7A.LSR vga_inst/led_count_6__N_40_enable_14 (to vga_inst/led_count_6)
                  --------
                   15.248   (36.2% logic, 63.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 vga_inst/SLICE_117
ROUTE        12     4.191      R2C13D.Q0 to     R9C15B.CLK vga_inst/led_count_5
                  --------
                   10.729   (8.4% logic, 91.6% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to      R8C7A.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 33.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_left_y_i0  (from vga_inst/led_count_5 -)
   Destination:    FF         Data in        vga_inst/ball_dx_i8  (to vga_inst/led_count_6 -)
                   FF                        vga_inst/ball_dx_i7

   Delay:              15.187ns  (35.8% logic, 64.2% route), 9 logic levels.

 Constraint Details:

     15.187ns physical path delay vga_inst/SLICE_19 to vga_inst/SLICE_54 meets
     50.000ns delay constraint less
      1.273ns skew and
      0.000ns feedback compensation and
      0.307ns CE_SET requirement (totaling 48.420ns) by 33.233ns

 Physical Path Details:

      Data path vga_inst/SLICE_19 to vga_inst/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C15B.CLK to      R9C15B.Q0 vga_inst/SLICE_19 (from vga_inst/led_count_5)
ROUTE         4     1.396      R9C15B.Q0 to      R9C13A.A1 vga_inst/paddle_left_y_0
C1TOFCO_DE  ---     0.889      R9C13A.A1 to     R9C13A.FCO vga_inst/SLICE_69
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n2874
FCITOF1_DE  ---     0.643     R9C13B.FCI to      R9C13B.F1 vga_inst/SLICE_68
ROUTE         2     1.392      R9C13B.F1 to     R10C13B.A1 vga_inst/n728
C1TOFCO_DE  ---     0.889     R10C13B.A1 to    R10C13B.FCO vga_inst/SLICE_36
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI vga_inst/n2819
FCITOF0_DE  ---     0.585    R10C13C.FCI to     R10C13C.F0 vga_inst/SLICE_29
ROUTE         1     0.986     R10C13C.F0 to     R10C14C.A0 vga_inst/n295
CTOF_DEL    ---     0.495     R10C14C.A0 to     R10C14C.F0 vga_inst/SLICE_189
ROUTE         1     0.967     R10C14C.F0 to     R10C14C.A1 vga_inst/n2891
CTOF_DEL    ---     0.495     R10C14C.A1 to     R10C14C.F1 vga_inst/SLICE_189
ROUTE         1     1.278     R10C14C.F1 to      R8C11D.C1 vga_inst/n2920
CTOF_DEL    ---     0.495      R8C11D.C1 to      R8C11D.F1 vga_inst/SLICE_197
ROUTE         6     1.385      R8C11D.F1 to      R7C10A.B0 vga_inst/n2374
CTOF_DEL    ---     0.495      R7C10A.B0 to      R7C10A.F0 vga_inst/SLICE_203
ROUTE         8     2.345      R7C10A.F0 to       R9C7A.CE vga_inst/led_count_6__N_40_enable_14 (to vga_inst/led_count_6)
                  --------
                   15.187   (35.8% logic, 64.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 vga_inst/SLICE_117
ROUTE        12     4.191      R2C13D.Q0 to     R9C15B.CLK vga_inst/led_count_5
                  --------
                   10.729   (8.4% logic, 91.6% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to      R9C7A.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 33.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_left_y_i0  (from vga_inst/led_count_5 -)
   Destination:    FF         Data in        vga_inst/ball_dx_i9  (to vga_inst/led_count_6 -)

   Delay:              15.187ns  (35.8% logic, 64.2% route), 9 logic levels.

 Constraint Details:

     15.187ns physical path delay vga_inst/SLICE_19 to vga_inst/SLICE_44 meets
     50.000ns delay constraint less
      1.273ns skew and
      0.000ns feedback compensation and
      0.307ns CE_SET requirement (totaling 48.420ns) by 33.233ns

 Physical Path Details:

      Data path vga_inst/SLICE_19 to vga_inst/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C15B.CLK to      R9C15B.Q0 vga_inst/SLICE_19 (from vga_inst/led_count_5)
ROUTE         4     1.396      R9C15B.Q0 to      R9C13A.A1 vga_inst/paddle_left_y_0
C1TOFCO_DE  ---     0.889      R9C13A.A1 to     R9C13A.FCO vga_inst/SLICE_69
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n2874
FCITOF1_DE  ---     0.643     R9C13B.FCI to      R9C13B.F1 vga_inst/SLICE_68
ROUTE         2     1.392      R9C13B.F1 to     R10C13B.A1 vga_inst/n728
C1TOFCO_DE  ---     0.889     R10C13B.A1 to    R10C13B.FCO vga_inst/SLICE_36
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI vga_inst/n2819
FCITOF0_DE  ---     0.585    R10C13C.FCI to     R10C13C.F0 vga_inst/SLICE_29
ROUTE         1     0.986     R10C13C.F0 to     R10C14C.A0 vga_inst/n295
CTOF_DEL    ---     0.495     R10C14C.A0 to     R10C14C.F0 vga_inst/SLICE_189
ROUTE         1     0.967     R10C14C.F0 to     R10C14C.A1 vga_inst/n2891
CTOF_DEL    ---     0.495     R10C14C.A1 to     R10C14C.F1 vga_inst/SLICE_189
ROUTE         1     1.278     R10C14C.F1 to      R8C11D.C1 vga_inst/n2920
CTOF_DEL    ---     0.495      R8C11D.C1 to      R8C11D.F1 vga_inst/SLICE_197
ROUTE         6     1.385      R8C11D.F1 to      R7C10A.B0 vga_inst/n2374
CTOF_DEL    ---     0.495      R7C10A.B0 to      R7C10A.F0 vga_inst/SLICE_203
ROUTE         8     2.345      R7C10A.F0 to       R9C7B.CE vga_inst/led_count_6__N_40_enable_14 (to vga_inst/led_count_6)
                  --------
                   15.187   (35.8% logic, 64.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 vga_inst/SLICE_117
ROUTE        12     4.191      R2C13D.Q0 to     R9C15B.CLK vga_inst/led_count_5
                  --------
                   10.729   (8.4% logic, 91.6% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to      R9C7B.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 33.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_left_y_i0  (from vga_inst/led_count_5 -)
   Destination:    FF         Data in        vga_inst/game_state__i1  (to vga_inst/led_count_6 -)

   Delay:              15.161ns  (39.1% logic, 60.9% route), 10 logic levels.

 Constraint Details:

     15.161ns physical path delay vga_inst/SLICE_19 to vga_inst/SLICE_143 meets
     50.000ns delay constraint less
      1.273ns skew and
      0.000ns feedback compensation and
      0.307ns CE_SET requirement (totaling 48.420ns) by 33.259ns

 Physical Path Details:

      Data path vga_inst/SLICE_19 to vga_inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C15B.CLK to      R9C15B.Q0 vga_inst/SLICE_19 (from vga_inst/led_count_5)
ROUTE         4     1.396      R9C15B.Q0 to      R9C13A.A1 vga_inst/paddle_left_y_0
C1TOFCO_DE  ---     0.889      R9C13A.A1 to     R9C13A.FCO vga_inst/SLICE_69
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n2874
FCITOF1_DE  ---     0.643     R9C13B.FCI to      R9C13B.F1 vga_inst/SLICE_68
ROUTE         2     1.392      R9C13B.F1 to     R10C13B.A1 vga_inst/n728
C1TOFCO_DE  ---     0.889     R10C13B.A1 to    R10C13B.FCO vga_inst/SLICE_36
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI vga_inst/n2819
FCITOF0_DE  ---     0.585    R10C13C.FCI to     R10C13C.F0 vga_inst/SLICE_29
ROUTE         1     0.986     R10C13C.F0 to     R10C14C.A0 vga_inst/n295
CTOF_DEL    ---     0.495     R10C14C.A0 to     R10C14C.F0 vga_inst/SLICE_189
ROUTE         1     0.967     R10C14C.F0 to     R10C14C.A1 vga_inst/n2891
CTOF_DEL    ---     0.495     R10C14C.A1 to     R10C14C.F1 vga_inst/SLICE_189
ROUTE         1     1.278     R10C14C.F1 to      R8C11D.C1 vga_inst/n2920
CTOF_DEL    ---     0.495      R8C11D.C1 to      R8C11D.F1 vga_inst/SLICE_197
ROUTE         6     1.812      R8C11D.F1 to       R7C8B.B0 vga_inst/n2374
CTOF_DEL    ---     0.495       R7C8B.B0 to       R7C8B.F0 vga_inst/SLICE_222
ROUTE         1     0.744       R7C8B.F0 to       R7C9A.C1 n3511
CTOF_DEL    ---     0.495       R7C9A.C1 to       R7C9A.F1 SLICE_206
ROUTE         1     0.653       R7C9A.F1 to       R7C9B.CE led_count_6__N_40_enable_5 (to vga_inst/led_count_6)
                  --------
                   15.161   (39.1% logic, 60.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 vga_inst/SLICE_117
ROUTE        12     4.191      R2C13D.Q0 to     R9C15B.CLK vga_inst/led_count_5
                  --------
                   10.729   (8.4% logic, 91.6% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to      R7C9B.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 33.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_left_y_i0  (from vga_inst/led_count_5 -)
   Destination:    FF         Data in        vga_inst/ball_x_i8  (to vga_inst/led_count_6 -)
                   FF                        vga_inst/ball_x_i7

   Delay:              15.172ns  (35.8% logic, 64.2% route), 9 logic levels.

 Constraint Details:

     15.172ns physical path delay vga_inst/SLICE_19 to vga_inst/SLICE_39 meets
     50.000ns delay constraint less
      1.273ns skew and
      0.000ns feedback compensation and
      0.285ns LSR_SET requirement (totaling 48.442ns) by 33.270ns

 Physical Path Details:

      Data path vga_inst/SLICE_19 to vga_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C15B.CLK to      R9C15B.Q0 vga_inst/SLICE_19 (from vga_inst/led_count_5)
ROUTE         4     1.396      R9C15B.Q0 to      R9C13A.A1 vga_inst/paddle_left_y_0
C1TOFCO_DE  ---     0.889      R9C13A.A1 to     R9C13A.FCO vga_inst/SLICE_69
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n2874
FCITOF1_DE  ---     0.643     R9C13B.FCI to      R9C13B.F1 vga_inst/SLICE_68
ROUTE         2     1.392      R9C13B.F1 to     R10C13B.A1 vga_inst/n728
C1TOFCO_DE  ---     0.889     R10C13B.A1 to    R10C13B.FCO vga_inst/SLICE_36
ROUTE         1     0.000    R10C13B.FCO to    R10C13C.FCI vga_inst/n2819
FCITOF0_DE  ---     0.585    R10C13C.FCI to     R10C13C.F0 vga_inst/SLICE_29
ROUTE         1     0.986     R10C13C.F0 to     R10C14C.A0 vga_inst/n295
CTOF_DEL    ---     0.495     R10C14C.A0 to     R10C14C.F0 vga_inst/SLICE_189
ROUTE         1     0.967     R10C14C.F0 to     R10C14C.A1 vga_inst/n2891
CTOF_DEL    ---     0.495     R10C14C.A1 to     R10C14C.F1 vga_inst/SLICE_189
ROUTE         1     1.278     R10C14C.F1 to      R8C11D.C1 vga_inst/n2920
CTOF_DEL    ---     0.495      R8C11D.C1 to      R8C11D.F1 vga_inst/SLICE_197
ROUTE         6     1.385      R8C11D.F1 to      R7C10A.B0 vga_inst/n2374
CTOF_DEL    ---     0.495      R7C10A.B0 to      R7C10A.F0 vga_inst/SLICE_203
ROUTE         8     2.330      R7C10A.F0 to      R8C7A.LSR vga_inst/led_count_6__N_40_enable_14 (to vga_inst/led_count_6)
                  --------
                   15.172   (35.8% logic, 64.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to vga_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q0 vga_inst/SLICE_117
ROUTE        12     4.191      R2C13D.Q0 to     R9C15B.CLK vga_inst/led_count_5
                  --------
                   10.729   (8.4% logic, 91.6% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path OSCH_inst to vga_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI INTERNAL_OSC
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.652     LPLL.CLKOP to      R7C3B.CLK clk
REG_DEL     ---     0.452      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128
ROUTE        34     3.982       R7C3B.Q0 to     R2C13D.CLK vga_inst/line_cycle
REG_DEL     ---     0.452     R2C13D.CLK to      R2C13D.Q1 vga_inst/SLICE_117
ROUTE        32     2.918      R2C13D.Q1 to      R8C7A.CLK vga_inst/led_count_6
                  --------
                    9.456   (9.6% logic, 90.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP Clk_25MHz_inst/PLLInst_0
ROUTE        21     1.825     LPLL.CLKOP to     LPLL.CLKFB clk
                  --------
                    1.825   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 33.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_y_i1  (from vga_inst/led_count_6 -)
   Destination:    FF         Data in        vga_inst/ball_dx_i8  (to vga_inst/led_count_6 -)
                   FF                        vga_inst/ball_dx_i7

   Delay:              16.417ns  (36.6% logic, 63.4% route), 10 logic levels.

 Constraint Details:

     16.417ns physical path delay vga_inst/SLICE_148 to vga_inst/SLICE_54 meets
     50.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 49.693ns) by 33.276ns

 Physical Path Details:

      Data path vga_inst/SLICE_148 to vga_inst/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C11B.CLK to      R4C11B.Q0 vga_inst/SLICE_148 (from vga_inst/led_count_6)
ROUTE         6     2.829      R4C11B.Q0 to      R9C10B.A0 vga_inst/ball_y_1
C0TOFCO_DE  ---     1.023      R9C10B.A0 to     R9C10B.FCO vga_inst/SLICE_75
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI vga_inst/n2870
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 vga_inst/SLICE_74
ROUTE         2     1.392      R9C10C.F0 to      R8C10B.A1 vga_inst/n612
C1TOFCO_DE  ---     0.889      R8C10B.A1 to     R8C10B.FCO vga_inst/SLICE_62
ROUTE         1     0.000     R8C10B.FCO to     R8C10C.FCI vga_inst/n2880
FCITOF0_DE  ---     0.585     R8C10C.FCI to      R8C10C.F0 vga_inst/SLICE_61
ROUTE         1     0.964      R8C10C.F0 to      R8C11B.A1 vga_inst/n283
CTOF_DEL    ---     0.495      R8C11B.A1 to      R8C11B.F1 vga_inst/SLICE_226
ROUTE         1     0.436      R8C11B.F1 to      R8C11B.C0 vga_inst/n6_adj_478
CTOF_DEL    ---     0.495      R8C11B.C0 to      R8C11B.F0 vga_inst/SLICE_226
ROUTE         1     0.315      R8C11B.F0 to      R8C11C.D0 vga_inst/n7_adj_475
CTOF_DEL    ---     0.495      R8C11C.D0 to      R8C11C.F0 vga_inst/SLICE_223
ROUTE         1     1.143      R8C11C.F0 to      R7C10A.C1 vga_inst/n2927
CTOF_DEL    ---     0.495      R7C10A.C1 to      R7C10A.F1 vga_inst/SLICE_203
ROUTE        12     0.984      R7C10A.F1 to      R7C10A.A0 vga_inst/n2372
CTOF_DEL    ---     0.495      R7C10A.A0 to      R7C10A.F0 vga_inst/SLICE_203
ROUTE         8     2.345      R7C10A.F0 to       R9C7A.CE vga_inst/led_count_6__N_40_enable_14 (to vga_inst/led_count_6)
                  --------
                   16.417   (36.6% logic, 63.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_117 to vga_inst/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.918      R2C13D.Q1 to     R4C11B.CLK vga_inst/led_count_6
                  --------
                    2.918   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_117 to vga_inst/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.918      R2C13D.Q1 to      R9C7A.CLK vga_inst/led_count_6
                  --------
                    2.918   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_y_i1  (from vga_inst/led_count_6 -)
   Destination:    FF         Data in        vga_inst/ball_dx_i9  (to vga_inst/led_count_6 -)

   Delay:              16.417ns  (36.6% logic, 63.4% route), 10 logic levels.

 Constraint Details:

     16.417ns physical path delay vga_inst/SLICE_148 to vga_inst/SLICE_44 meets
     50.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 49.693ns) by 33.276ns

 Physical Path Details:

      Data path vga_inst/SLICE_148 to vga_inst/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C11B.CLK to      R4C11B.Q0 vga_inst/SLICE_148 (from vga_inst/led_count_6)
ROUTE         6     2.829      R4C11B.Q0 to      R9C10B.A0 vga_inst/ball_y_1
C0TOFCO_DE  ---     1.023      R9C10B.A0 to     R9C10B.FCO vga_inst/SLICE_75
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI vga_inst/n2870
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 vga_inst/SLICE_74
ROUTE         2     1.392      R9C10C.F0 to      R8C10B.A1 vga_inst/n612
C1TOFCO_DE  ---     0.889      R8C10B.A1 to     R8C10B.FCO vga_inst/SLICE_62
ROUTE         1     0.000     R8C10B.FCO to     R8C10C.FCI vga_inst/n2880
FCITOF0_DE  ---     0.585     R8C10C.FCI to      R8C10C.F0 vga_inst/SLICE_61
ROUTE         1     0.964      R8C10C.F0 to      R8C11B.A1 vga_inst/n283
CTOF_DEL    ---     0.495      R8C11B.A1 to      R8C11B.F1 vga_inst/SLICE_226
ROUTE         1     0.436      R8C11B.F1 to      R8C11B.C0 vga_inst/n6_adj_478
CTOF_DEL    ---     0.495      R8C11B.C0 to      R8C11B.F0 vga_inst/SLICE_226
ROUTE         1     0.315      R8C11B.F0 to      R8C11C.D0 vga_inst/n7_adj_475
CTOF_DEL    ---     0.495      R8C11C.D0 to      R8C11C.F0 vga_inst/SLICE_223
ROUTE         1     1.143      R8C11C.F0 to      R7C10A.C1 vga_inst/n2927
CTOF_DEL    ---     0.495      R7C10A.C1 to      R7C10A.F1 vga_inst/SLICE_203
ROUTE        12     0.984      R7C10A.F1 to      R7C10A.A0 vga_inst/n2372
CTOF_DEL    ---     0.495      R7C10A.A0 to      R7C10A.F0 vga_inst/SLICE_203
ROUTE         8     2.345      R7C10A.F0 to       R9C7B.CE vga_inst/led_count_6__N_40_enable_14 (to vga_inst/led_count_6)
                  --------
                   16.417   (36.6% logic, 63.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_117 to vga_inst/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.918      R2C13D.Q1 to     R4C11B.CLK vga_inst/led_count_6
                  --------
                    2.918   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_117 to vga_inst/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.918      R2C13D.Q1 to      R9C7B.CLK vga_inst/led_count_6
                  --------
                    2.918   (0.0% logic, 100.0% route), 0 logic levels.

Report:   59.372MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "INTERNAL_OSC" 38.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk" 25.333333 MHz ;     |   25.333 MHz|    3.064 MHz|   2 *
                                        |             |             |
FREQUENCY 20.000000 MHz ;               |   20.000 MHz|   59.372 MHz|   9  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=vga_inst/n2771">vga_inst/n2771</a>                          |       1|      16|     30.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=vga_inst/n2770">vga_inst/n2770</a>                          |       1|      12|     22.64%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=vga_inst/n2772">vga_inst/n2772</a>                          |       1|      12|     22.64%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=vga_inst/fipsy_rom_addr_3_N_184_7">vga_inst/fipsy_rom_addr_3_N_184_7</a>       |       1|       8|     15.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=vga_inst/fipsy_offset_0">vga_inst/fipsy_offset_0</a>                 |       3|       8|     15.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=vga_inst/fipsy_rom_addr_3_N_184_6">vga_inst/fipsy_rom_addr_3_N_184_6</a>       |       1|       7|     13.21%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=vga_inst/fipsy_offset_1">vga_inst/fipsy_offset_1</a>                 |       2|       7|     13.21%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=vga_inst/fipsy_rom_addr_3_N_184_5">vga_inst/fipsy_rom_addr_3_N_184_5</a>       |       1|       6|     11.32%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=vga_inst/fipsy_offset_2">vga_inst/fipsy_offset_2</a>                 |       2|       6|     11.32%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: vga_inst/line_cycle   Source: vga_inst/SLICE_128.Q0   Loads: 34
   Covered under: FREQUENCY 20.000000 MHz ;

Clock Domain: vga_inst/led_count_6   Source: vga_inst/SLICE_117.Q1   Loads: 32
   Covered under: FREQUENCY 20.000000 MHz ;

   Data transfers from:
   Clock Domain: vga_inst/led_count_5   Source: vga_inst/SLICE_117.Q0
      Covered under: FREQUENCY 20.000000 MHz ;   Transfers: 20

Clock Domain: vga_inst/led_count_5   Source: vga_inst/SLICE_117.Q0   Loads: 12
   Covered under: FREQUENCY 20.000000 MHz ;

Clock Domain: clk   Source: Clk_25MHz_inst/PLLInst_0.CLKOP   Loads: 21
   Covered under: FREQUENCY NET "clk" 25.333333 MHz ;

   Data transfers from:
   Clock Domain: vga_inst/line_cycle   Source: vga_inst/SLICE_128.Q0
      Covered under: FREQUENCY NET "clk" 25.333333 MHz ;   Transfers: 17

   Clock Domain: vga_inst/led_count_6   Source: vga_inst/SLICE_117.Q1
      Covered under: FREQUENCY NET "clk" 25.333333 MHz ;   Transfers: 8

Clock Domain: INTERNAL_OSC   Source: OSCH_inst.OSC   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 53  Score: 9705726
Cumulative negative slack: 9705726

Constraints cover 24683 paths, 5 nets, and 1015 connections (65.78% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri Mar 14 16:22:16 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FipsyBaseline_Implementation.twr -gui -msgset C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/promote.xml FipsyBaseline_Implementation.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "INTERNAL_OSC" 38.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk" 25.333333 MHz (0 errors)</A></LI>            375 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY 20.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "INTERNAL_OSC" 38.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk" 25.333333 MHz ;
            375 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/column_273__i7  (from clk +)
   Destination:    FF         Data in        vga_inst/column_273__i7  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_129 to vga_inst/SLICE_129 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_129 to vga_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C3A.CLK to       R7C3A.Q0 vga_inst/SLICE_129 (from clk)
ROUTE        11     0.132       R7C3A.Q0 to       R7C3A.A0 vga_inst/column_7
CTOF_DEL    ---     0.101       R7C3A.A0 to       R7C3A.F0 vga_inst/SLICE_129
ROUTE         1     0.000       R7C3A.F0 to      R7C3A.DI0 vga_inst/n48_adj_429 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C3A.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C3A.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/column_273__i8  (from clk +)
   Destination:    FF         Data in        vga_inst/column_273__i8  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_129 to vga_inst/SLICE_129 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_129 to vga_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C3A.CLK to       R7C3A.Q1 vga_inst/SLICE_129 (from clk)
ROUTE        10     0.132       R7C3A.Q1 to       R7C3A.A1 vga_inst/column_8
CTOF_DEL    ---     0.101       R7C3A.A1 to       R7C3A.F1 vga_inst/SLICE_129
ROUTE         1     0.000       R7C3A.F1 to      R7C3A.DI1 vga_inst/n47_adj_428 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C3A.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C3A.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/column_273__i1  (from clk +)
   Destination:    FF         Data in        vga_inst/column_273__i1  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_135 to vga_inst/SLICE_135 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_135 to vga_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2B.CLK to       R7C2B.Q0 vga_inst/SLICE_135 (from clk)
ROUTE         9     0.132       R7C2B.Q0 to       R7C2B.A0 vga_inst/column_1
CTOF_DEL    ---     0.101       R7C2B.A0 to       R7C2B.F0 vga_inst/SLICE_135
ROUTE         1     0.000       R7C2B.F0 to      R7C2B.DI0 vga_inst/n54_adj_438 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2B.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2B.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/column_273__i2  (from clk +)
   Destination:    FF         Data in        vga_inst/column_273__i2  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_135 to vga_inst/SLICE_135 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_135 to vga_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2B.CLK to       R7C2B.Q1 vga_inst/SLICE_135 (from clk)
ROUTE        11     0.132       R7C2B.Q1 to       R7C2B.A1 vga_inst/column_2
CTOF_DEL    ---     0.101       R7C2B.A1 to       R7C2B.F1 vga_inst/SLICE_135
ROUTE         1     0.000       R7C2B.F1 to      R7C2B.DI1 vga_inst/n53_adj_437 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2B.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2B.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/column_273__i4  (from clk +)
   Destination:    FF         Data in        vga_inst/column_273__i4  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_132 to vga_inst/SLICE_132 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_132 to vga_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2C.CLK to       R7C2C.Q1 vga_inst/SLICE_132 (from clk)
ROUTE        12     0.132       R7C2C.Q1 to       R7C2C.A1 vga_inst/column_4
CTOF_DEL    ---     0.101       R7C2C.A1 to       R7C2C.F1 vga_inst/SLICE_132
ROUTE         1     0.000       R7C2C.F1 to      R7C2C.DI1 vga_inst/n51_adj_432 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2C.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2C.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/column_273__i3  (from clk +)
   Destination:    FF         Data in        vga_inst/column_273__i3  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_132 to vga_inst/SLICE_132 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_132 to vga_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2C.CLK to       R7C2C.Q0 vga_inst/SLICE_132 (from clk)
ROUTE        12     0.132       R7C2C.Q0 to       R7C2C.A0 vga_inst/column_3
CTOF_DEL    ---     0.101       R7C2C.A0 to       R7C2C.F0 vga_inst/SLICE_132
ROUTE         1     0.000       R7C2C.F0 to      R7C2C.DI0 vga_inst/n52_adj_436 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2C.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2C.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/column_273__i5  (from clk +)
   Destination:    FF         Data in        vga_inst/column_273__i5  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_131 to vga_inst/SLICE_131 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_131 to vga_inst/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2D.CLK to       R7C2D.Q0 vga_inst/SLICE_131 (from clk)
ROUTE        11     0.132       R7C2D.Q0 to       R7C2D.A0 vga_inst/column_5
CTOF_DEL    ---     0.101       R7C2D.A0 to       R7C2D.F0 vga_inst/SLICE_131
ROUTE         1     0.000       R7C2D.F0 to      R7C2D.DI0 vga_inst/n50_adj_431 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2D.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2D.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/column_273__i6  (from clk +)
   Destination:    FF         Data in        vga_inst/column_273__i6  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_131 to vga_inst/SLICE_131 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_131 to vga_inst/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2D.CLK to       R7C2D.Q1 vga_inst/SLICE_131 (from clk)
ROUTE        12     0.132       R7C2D.Q1 to       R7C2D.A1 vga_inst/column_6
CTOF_DEL    ---     0.101       R7C2D.A1 to       R7C2D.F1 vga_inst/SLICE_131
ROUTE         1     0.000       R7C2D.F1 to      R7C2D.DI1 vga_inst/n49_adj_430 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2D.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2D.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/column_273__i0  (from clk +)
   Destination:    FF         Data in        vga_inst/column_273__i0  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_136 to vga_inst/SLICE_136 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_136 to vga_inst/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2A.CLK to       R7C2A.Q1 vga_inst/SLICE_136 (from clk)
ROUTE        12     0.132       R7C2A.Q1 to       R7C2A.A1 vga_inst/column_0
CTOF_DEL    ---     0.101       R7C2A.A1 to       R7C2A.F1 vga_inst/SLICE_136
ROUTE         1     0.000       R7C2A.F1 to      R7C2A.DI1 vga_inst/n55 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2A.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C2A.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/column_273__i9  (from clk +)
   Destination:    FF         Data in        vga_inst/column_273__i9  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_128 to vga_inst/SLICE_128 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_128 to vga_inst/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C3B.CLK to       R7C3B.Q0 vga_inst/SLICE_128 (from clk)
ROUTE        34     0.132       R7C3B.Q0 to       R7C3B.A0 vga_inst/line_cycle
CTOF_DEL    ---     0.101       R7C3B.A0 to       R7C3B.F0 vga_inst/SLICE_128
ROUTE         1     0.000       R7C3B.F0 to      R7C3B.DI0 vga_inst/n46 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C3B.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.595     LPLL.CLKOP to      R7C3B.CLK clk
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY 20.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_276__i12  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/led_count_276__i12  (to vga_inst/line_cycle -)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_114 to vga_inst/SLICE_114 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path vga_inst/SLICE_114 to vga_inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C14C.CLK to      R2C14C.Q1 vga_inst/SLICE_114 (from vga_inst/line_cycle)
ROUTE         1     0.130      R2C14C.Q1 to      R2C14C.A1 vga_inst/n2
CTOF_DEL    ---     0.101      R2C14C.A1 to      R2C14C.F1 vga_inst/SLICE_114
ROUTE         1     0.000      R2C14C.F1 to     R2C14C.DI1 vga_inst/n63 (to vga_inst/line_cycle)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C14C.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C14C.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_276__i11  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/led_count_276__i11  (to vga_inst/line_cycle -)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_114 to vga_inst/SLICE_114 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path vga_inst/SLICE_114 to vga_inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C14C.CLK to      R2C14C.Q0 vga_inst/SLICE_114 (from vga_inst/line_cycle)
ROUTE         1     0.130      R2C14C.Q0 to      R2C14C.A0 vga_inst/n3
CTOF_DEL    ---     0.101      R2C14C.A0 to      R2C14C.F0 vga_inst/SLICE_114
ROUTE         1     0.000      R2C14C.F0 to     R2C14C.DI0 vga_inst/n64 (to vga_inst/line_cycle)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C14C.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C14C.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_276__i10  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/led_count_276__i10  (to vga_inst/line_cycle -)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_115 to vga_inst/SLICE_115 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path vga_inst/SLICE_115 to vga_inst/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C14B.CLK to      R2C14B.Q1 vga_inst/SLICE_115 (from vga_inst/line_cycle)
ROUTE         1     0.130      R2C14B.Q1 to      R2C14B.A1 vga_inst/n4
CTOF_DEL    ---     0.101      R2C14B.A1 to      R2C14B.F1 vga_inst/SLICE_115
ROUTE         1     0.000      R2C14B.F1 to     R2C14B.DI1 vga_inst/n65 (to vga_inst/line_cycle)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C14B.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C14B.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_276__i2  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/led_count_276__i2  (to vga_inst/line_cycle -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_119 to vga_inst/SLICE_119 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_119 to vga_inst/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13B.CLK to      R2C13B.Q1 vga_inst/SLICE_119 (from vga_inst/line_cycle)
ROUTE         2     0.132      R2C13B.Q1 to      R2C13B.A1 vga_inst/led_count_2
CTOF_DEL    ---     0.101      R2C13B.A1 to      R2C13B.F1 vga_inst/SLICE_119
ROUTE         1     0.000      R2C13B.F1 to     R2C13B.DI1 vga_inst/n73 (to vga_inst/line_cycle)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C13B.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C13B.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_276__i4  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/led_count_276__i4  (to vga_inst/line_cycle -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_118 to vga_inst/SLICE_118 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_118 to vga_inst/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13C.CLK to      R2C13C.Q1 vga_inst/SLICE_118 (from vga_inst/line_cycle)
ROUTE         2     0.132      R2C13C.Q1 to      R2C13C.A1 vga_inst/led_count_4
CTOF_DEL    ---     0.101      R2C13C.A1 to      R2C13C.F1 vga_inst/SLICE_118
ROUTE         1     0.000      R2C13C.F1 to     R2C13C.DI1 vga_inst/n71 (to vga_inst/line_cycle)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C13C.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C13C.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/fipsy_offset_277_294__i4  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/fipsy_offset_277_294__i4  (to vga_inst/line_cycle -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_110 to vga_inst/SLICE_110 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_110 to vga_inst/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11C.CLK to      R5C11C.Q0 vga_inst/SLICE_110 (from vga_inst/line_cycle)
ROUTE         2     0.132      R5C11C.Q0 to      R5C11C.A0 vga_inst/fipsy_offset_3
CTOF_DEL    ---     0.101      R5C11C.A0 to      R5C11C.F0 vga_inst/SLICE_110
ROUTE         1     0.000      R5C11C.F0 to     R5C11C.DI0 vga_inst/n42 (to vga_inst/line_cycle)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R5C11C.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R5C11C.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_276__i8  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/led_count_276__i8  (to vga_inst/line_cycle -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_116 to vga_inst/SLICE_116 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_116 to vga_inst/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C14A.CLK to      R2C14A.Q1 vga_inst/SLICE_116 (from vga_inst/line_cycle)
ROUTE         2     0.132      R2C14A.Q1 to      R2C14A.A1 vga_inst/led_count_8
CTOF_DEL    ---     0.101      R2C14A.A1 to      R2C14A.F1 vga_inst/SLICE_116
ROUTE         1     0.000      R2C14A.F1 to     R2C14A.DI1 vga_inst/n67 (to vga_inst/line_cycle)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C14A.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R2C14A.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/fipsy_offset_277_294__i8  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/fipsy_offset_277_294__i8  (to vga_inst/line_cycle -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_108 to vga_inst/SLICE_108 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_108 to vga_inst/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C12A.CLK to      R5C12A.Q0 vga_inst/SLICE_108 (from vga_inst/line_cycle)
ROUTE         2     0.132      R5C12A.Q0 to      R5C12A.A0 vga_inst/fipsy_offset_7
CTOF_DEL    ---     0.101      R5C12A.A0 to      R5C12A.F0 vga_inst/SLICE_108
ROUTE         1     0.000      R5C12A.F0 to     R5C12A.DI0 vga_inst/n38 (to vga_inst/line_cycle)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R5C12A.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R5C12A.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/fipsy_offset_277_294__i2  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/fipsy_offset_277_294__i2  (to vga_inst/line_cycle -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_111 to vga_inst/SLICE_111 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_111 to vga_inst/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11B.CLK to      R5C11B.Q0 vga_inst/SLICE_111 (from vga_inst/line_cycle)
ROUTE         2     0.132      R5C11B.Q0 to      R5C11B.A0 vga_inst/fipsy_offset_1
CTOF_DEL    ---     0.101      R5C11B.A0 to      R5C11B.F0 vga_inst/SLICE_111
ROUTE         1     0.000      R5C11B.F0 to     R5C11B.DI0 vga_inst/n44 (to vga_inst/line_cycle)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R5C11B.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R5C11B.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/fipsy_offset_277_294__i6  (from vga_inst/line_cycle -)
   Destination:    FF         Data in        vga_inst/fipsy_offset_277_294__i6  (to vga_inst/line_cycle -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_109 to vga_inst/SLICE_109 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_109 to vga_inst/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C11D.CLK to      R5C11D.Q0 vga_inst/SLICE_109 (from vga_inst/line_cycle)
ROUTE         2     0.132      R5C11D.Q0 to      R5C11D.A0 vga_inst/fipsy_offset_5
CTOF_DEL    ---     0.101      R5C11D.A0 to      R5C11D.F0 vga_inst/SLICE_109
ROUTE         1     0.000      R5C11D.F0 to     R5C11D.DI0 vga_inst/n40 (to vga_inst/line_cycle)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R5C11D.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path vga_inst/SLICE_128 to vga_inst/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.388       R7C3B.Q0 to     R5C11D.CLK vga_inst/line_cycle
                  --------
                    1.388   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "INTERNAL_OSC" 38.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk" 25.333333 MHz ;     |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY 20.000000 MHz ;               |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: vga_inst/line_cycle   Source: vga_inst/SLICE_128.Q0   Loads: 34
   Covered under: FREQUENCY 20.000000 MHz ;

Clock Domain: vga_inst/led_count_6   Source: vga_inst/SLICE_117.Q1   Loads: 32
   Covered under: FREQUENCY 20.000000 MHz ;

   Data transfers from:
   Clock Domain: vga_inst/led_count_5   Source: vga_inst/SLICE_117.Q0
      Covered under: FREQUENCY 20.000000 MHz ;   Transfers: 20

Clock Domain: vga_inst/led_count_5   Source: vga_inst/SLICE_117.Q0   Loads: 12
   Covered under: FREQUENCY 20.000000 MHz ;

Clock Domain: clk   Source: Clk_25MHz_inst/PLLInst_0.CLKOP   Loads: 21
   Covered under: FREQUENCY NET "clk" 25.333333 MHz ;

   Data transfers from:
   Clock Domain: vga_inst/line_cycle   Source: vga_inst/SLICE_128.Q0
      Covered under: FREQUENCY NET "clk" 25.333333 MHz ;   Transfers: 17

   Clock Domain: vga_inst/led_count_6   Source: vga_inst/SLICE_117.Q1
      Covered under: FREQUENCY NET "clk" 25.333333 MHz ;   Transfers: 8

Clock Domain: INTERNAL_OSC   Source: OSCH_inst.OSC   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 24683 paths, 5 nets, and 1015 connections (65.78% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 53 (setup), 0 (hold)
Score: 9705726 (setup), 0 (hold)
Cumulative negative slack: 9705726 (9705726+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
