// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
// Date        : Thu Jan 26 12:47:35 2017
// Host        : pinebox running 64-bit Ubuntu 16.04.1 LTS
// Command     : write_verilog -force -mode funcsim
//               /sampa/home/gyorgym/ug1198-vivado-revision-control/revCtrl/work/zynq_bd/zynq_bd_sim_netlist.v
// Design      : zynq_bd
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* HW_HANDOFF = "zynq_bd.hwdef" *) 
(* NotValidForBitStream *)
module zynq_bd
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    LEDs_4Bits_tri_o,
    ap_clk,
    ap_rst_n,
    bftClk,
    error,
    mux_V,
    reset,
    video_in_stream_tdata,
    video_in_stream_tlast,
    video_in_stream_tready,
    video_in_stream_tuser,
    video_in_stream_tvalid,
    video_out_stream_tdata,
    video_out_stream_tlast,
    video_out_stream_tready,
    video_out_stream_tuser,
    video_out_stream_tvalid,
    wbClk,
    wbDataForInput,
    wbDataForOutput,
    wbInputData,
    wbOutputData,
    wbWriteOut);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  output [3:0]LEDs_4Bits_tri_o;
  input ap_clk;
  input ap_rst_n;
  input bftClk;
  output error;
  input [1:0]mux_V;
  input reset;
  input [23:0]video_in_stream_tdata;
  input [0:0]video_in_stream_tlast;
  output video_in_stream_tready;
  input [0:0]video_in_stream_tuser;
  input video_in_stream_tvalid;
  output [23:0]video_out_stream_tdata;
  output [0:0]video_out_stream_tlast;
  input video_out_stream_tready;
  output [0:0]video_out_stream_tuser;
  output video_out_stream_tvalid;
  input wbClk;
  input wbDataForInput;
  output wbDataForOutput;
  input [31:0]wbInputData;
  output [31:0]wbOutputData;
  input wbWriteOut;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire [3:0]LEDs_4Bits_tri_o;
  wire ap_clk;
  wire ap_rst_n;
  wire [11:0]axi_bram_ctrl_0_BRAM_PORTA_ADDR;
  wire axi_bram_ctrl_0_BRAM_PORTA_CLK;
  wire [31:0]axi_bram_ctrl_0_BRAM_PORTA_DIN;
  wire [31:0]axi_bram_ctrl_0_BRAM_PORTA_DOUT;
  wire axi_bram_ctrl_0_BRAM_PORTA_EN;
  wire axi_bram_ctrl_0_BRAM_PORTA_RST;
  wire [3:0]axi_bram_ctrl_0_BRAM_PORTA_WE;
  wire bftClk;
  wire error;
  wire [1:0]mux_V;
  wire proc_sys_reset_interconnect_aresetn;
  wire proc_sys_reset_peripheral_aresetn;
  wire [8:0]processing_system7_0_axi_periph_m00_axi_ARADDR;
  wire processing_system7_0_axi_periph_m00_axi_ARREADY;
  wire processing_system7_0_axi_periph_m00_axi_ARVALID;
  wire [8:0]processing_system7_0_axi_periph_m00_axi_AWADDR;
  wire processing_system7_0_axi_periph_m00_axi_AWREADY;
  wire processing_system7_0_axi_periph_m00_axi_AWVALID;
  wire processing_system7_0_axi_periph_m00_axi_BREADY;
  wire [1:0]processing_system7_0_axi_periph_m00_axi_BRESP;
  wire processing_system7_0_axi_periph_m00_axi_BVALID;
  wire [31:0]processing_system7_0_axi_periph_m00_axi_RDATA;
  wire processing_system7_0_axi_periph_m00_axi_RREADY;
  wire [1:0]processing_system7_0_axi_periph_m00_axi_RRESP;
  wire processing_system7_0_axi_periph_m00_axi_RVALID;
  wire [31:0]processing_system7_0_axi_periph_m00_axi_WDATA;
  wire processing_system7_0_axi_periph_m00_axi_WREADY;
  wire [3:0]processing_system7_0_axi_periph_m00_axi_WSTRB;
  wire processing_system7_0_axi_periph_m00_axi_WVALID;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_ARADDR;
  wire [1:0]processing_system7_0_axi_periph_m01_axi_ARBURST;
  wire [3:0]processing_system7_0_axi_periph_m01_axi_ARCACHE;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_ARID;
  wire [7:0]processing_system7_0_axi_periph_m01_axi_ARLEN;
  wire processing_system7_0_axi_periph_m01_axi_ARLOCK;
  wire [2:0]processing_system7_0_axi_periph_m01_axi_ARPROT;
  wire processing_system7_0_axi_periph_m01_axi_ARREADY;
  wire [2:0]processing_system7_0_axi_periph_m01_axi_ARSIZE;
  wire processing_system7_0_axi_periph_m01_axi_ARVALID;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_AWADDR;
  wire [1:0]processing_system7_0_axi_periph_m01_axi_AWBURST;
  wire [3:0]processing_system7_0_axi_periph_m01_axi_AWCACHE;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_AWID;
  wire [7:0]processing_system7_0_axi_periph_m01_axi_AWLEN;
  wire processing_system7_0_axi_periph_m01_axi_AWLOCK;
  wire [2:0]processing_system7_0_axi_periph_m01_axi_AWPROT;
  wire processing_system7_0_axi_periph_m01_axi_AWREADY;
  wire [2:0]processing_system7_0_axi_periph_m01_axi_AWSIZE;
  wire processing_system7_0_axi_periph_m01_axi_AWVALID;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_BID;
  wire processing_system7_0_axi_periph_m01_axi_BREADY;
  wire [1:0]processing_system7_0_axi_periph_m01_axi_BRESP;
  wire processing_system7_0_axi_periph_m01_axi_BVALID;
  wire [31:0]processing_system7_0_axi_periph_m01_axi_RDATA;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_RID;
  wire processing_system7_0_axi_periph_m01_axi_RLAST;
  wire processing_system7_0_axi_periph_m01_axi_RREADY;
  wire [1:0]processing_system7_0_axi_periph_m01_axi_RRESP;
  wire processing_system7_0_axi_periph_m01_axi_RVALID;
  wire [31:0]processing_system7_0_axi_periph_m01_axi_WDATA;
  wire processing_system7_0_axi_periph_m01_axi_WLAST;
  wire processing_system7_0_axi_periph_m01_axi_WREADY;
  wire [3:0]processing_system7_0_axi_periph_m01_axi_WSTRB;
  wire processing_system7_0_axi_periph_m01_axi_WVALID;
  wire processing_system7_0_fclk_clk0;
  wire processing_system7_0_fclk_reset0_n;
  wire [31:0]processing_system7_0_m_axi_gp0_ARADDR;
  wire [1:0]processing_system7_0_m_axi_gp0_ARBURST;
  wire [3:0]processing_system7_0_m_axi_gp0_ARCACHE;
  wire [11:0]processing_system7_0_m_axi_gp0_ARID;
  wire [3:0]processing_system7_0_m_axi_gp0_ARLEN;
  wire [1:0]processing_system7_0_m_axi_gp0_ARLOCK;
  wire [2:0]processing_system7_0_m_axi_gp0_ARPROT;
  wire [3:0]processing_system7_0_m_axi_gp0_ARQOS;
  wire processing_system7_0_m_axi_gp0_ARREADY;
  wire [2:0]processing_system7_0_m_axi_gp0_ARSIZE;
  wire processing_system7_0_m_axi_gp0_ARVALID;
  wire [31:0]processing_system7_0_m_axi_gp0_AWADDR;
  wire [1:0]processing_system7_0_m_axi_gp0_AWBURST;
  wire [3:0]processing_system7_0_m_axi_gp0_AWCACHE;
  wire [11:0]processing_system7_0_m_axi_gp0_AWID;
  wire [3:0]processing_system7_0_m_axi_gp0_AWLEN;
  wire [1:0]processing_system7_0_m_axi_gp0_AWLOCK;
  wire [2:0]processing_system7_0_m_axi_gp0_AWPROT;
  wire [3:0]processing_system7_0_m_axi_gp0_AWQOS;
  wire processing_system7_0_m_axi_gp0_AWREADY;
  wire [2:0]processing_system7_0_m_axi_gp0_AWSIZE;
  wire processing_system7_0_m_axi_gp0_AWVALID;
  wire [11:0]processing_system7_0_m_axi_gp0_BID;
  wire processing_system7_0_m_axi_gp0_BREADY;
  wire [1:0]processing_system7_0_m_axi_gp0_BRESP;
  wire processing_system7_0_m_axi_gp0_BVALID;
  wire [31:0]processing_system7_0_m_axi_gp0_RDATA;
  wire [11:0]processing_system7_0_m_axi_gp0_RID;
  wire processing_system7_0_m_axi_gp0_RLAST;
  wire processing_system7_0_m_axi_gp0_RREADY;
  wire [1:0]processing_system7_0_m_axi_gp0_RRESP;
  wire processing_system7_0_m_axi_gp0_RVALID;
  wire [31:0]processing_system7_0_m_axi_gp0_WDATA;
  wire [11:0]processing_system7_0_m_axi_gp0_WID;
  wire processing_system7_0_m_axi_gp0_WLAST;
  wire processing_system7_0_m_axi_gp0_WREADY;
  wire [3:0]processing_system7_0_m_axi_gp0_WSTRB;
  wire processing_system7_0_m_axi_gp0_WVALID;
  wire reset;
  wire [23:0]video_in_stream_tdata;
  wire [0:0]video_in_stream_tlast;
  wire video_in_stream_tready;
  wire [0:0]video_in_stream_tuser;
  wire video_in_stream_tvalid;
  wire [23:0]video_out_stream_tdata;
  wire [0:0]video_out_stream_tlast;
  wire video_out_stream_tready;
  wire [0:0]video_out_stream_tuser;
  wire video_out_stream_tvalid;
  wire wbClk;
  wire wbDataForInput;
  wire wbDataForOutput;
  wire [31:0]wbInputData;
  wire [31:0]wbOutputData;
  wire wbWriteOut;
  wire [31:9]NLW_axi_mem_intercon_M00_AXI_araddr_UNCONNECTED;
  wire [31:9]NLW_axi_mem_intercon_M00_AXI_awaddr_UNCONNECTED;
  wire [31:12]NLW_axi_mem_intercon_M01_AXI_araddr_UNCONNECTED;
  wire [31:12]NLW_axi_mem_intercon_M01_AXI_awaddr_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE0_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE1_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE2_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED;
  wire [1:0]NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED;
  wire NLW_rst_processing_system7_0_50M_mb_reset_UNCONNECTED;
  wire [0:0]NLW_rst_processing_system7_0_50M_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_rst_processing_system7_0_50M_peripheral_reset_UNCONNECTED;
PULLUP pullup_FIXED_IO_mio_0
       (.O(FIXED_IO_mio[0]));
PULLUP pullup_FIXED_IO_mio_1
       (.O(FIXED_IO_mio[1]));
PULLUP pullup_FIXED_IO_mio_9
       (.O(FIXED_IO_mio[9]));
PULLUP pullup_FIXED_IO_mio_10
       (.O(FIXED_IO_mio[10]));
PULLUP pullup_FIXED_IO_mio_11
       (.O(FIXED_IO_mio[11]));
PULLUP pullup_FIXED_IO_mio_12
       (.O(FIXED_IO_mio[12]));
PULLUP pullup_FIXED_IO_mio_13
       (.O(FIXED_IO_mio[13]));
PULLUP pullup_FIXED_IO_mio_14
       (.O(FIXED_IO_mio[14]));
PULLUP pullup_FIXED_IO_mio_15
       (.O(FIXED_IO_mio[15]));
PULLUP pullup_FIXED_IO_mio_46
       (.O(FIXED_IO_mio[46]));
PULLUP pullup_FIXED_IO_mio_47
       (.O(FIXED_IO_mio[47]));
PULLUP pullup_FIXED_IO_mio_50
       (.O(FIXED_IO_mio[50]));
PULLUP pullup_FIXED_IO_mio_51
       (.O(FIXED_IO_mio[51]));

  (* BMM_INFO_ADDRESS_SPACE = "byte  0x40000000 32 > zynq_bd blk_mem_gen_0" *) 
  (* CHECK_LICENSE_TYPE = "zynq_bd_axi_bram_ctrl_0_0,axi_bram_ctrl,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "axi_bram_ctrl,Vivado 2016.3" *) 
  zynq_bd_zynq_bd_axi_bram_ctrl_0_0 axi_bram_ctrl_0
       (.bram_addr_a(axi_bram_ctrl_0_BRAM_PORTA_ADDR),
        .bram_clk_a(axi_bram_ctrl_0_BRAM_PORTA_CLK),
        .bram_en_a(axi_bram_ctrl_0_BRAM_PORTA_EN),
        .bram_rddata_a(axi_bram_ctrl_0_BRAM_PORTA_DOUT),
        .bram_rst_a(axi_bram_ctrl_0_BRAM_PORTA_RST),
        .bram_we_a(axi_bram_ctrl_0_BRAM_PORTA_WE),
        .bram_wrdata_a(axi_bram_ctrl_0_BRAM_PORTA_DIN),
        .s_axi_aclk(processing_system7_0_fclk_clk0),
        .s_axi_araddr(processing_system7_0_axi_periph_m01_axi_ARADDR),
        .s_axi_arburst(processing_system7_0_axi_periph_m01_axi_ARBURST),
        .s_axi_arcache(processing_system7_0_axi_periph_m01_axi_ARCACHE),
        .s_axi_aresetn(proc_sys_reset_peripheral_aresetn),
        .s_axi_arid(processing_system7_0_axi_periph_m01_axi_ARID),
        .s_axi_arlen(processing_system7_0_axi_periph_m01_axi_ARLEN),
        .s_axi_arlock(processing_system7_0_axi_periph_m01_axi_ARLOCK),
        .s_axi_arprot(processing_system7_0_axi_periph_m01_axi_ARPROT),
        .s_axi_arready(processing_system7_0_axi_periph_m01_axi_ARREADY),
        .s_axi_arsize(processing_system7_0_axi_periph_m01_axi_ARSIZE),
        .s_axi_arvalid(processing_system7_0_axi_periph_m01_axi_ARVALID),
        .s_axi_awaddr(processing_system7_0_axi_periph_m01_axi_AWADDR),
        .s_axi_awburst(processing_system7_0_axi_periph_m01_axi_AWBURST),
        .s_axi_awcache(processing_system7_0_axi_periph_m01_axi_AWCACHE),
        .s_axi_awid(processing_system7_0_axi_periph_m01_axi_AWID),
        .s_axi_awlen(processing_system7_0_axi_periph_m01_axi_AWLEN),
        .s_axi_awlock(processing_system7_0_axi_periph_m01_axi_AWLOCK),
        .s_axi_awprot(processing_system7_0_axi_periph_m01_axi_AWPROT),
        .s_axi_awready(processing_system7_0_axi_periph_m01_axi_AWREADY),
        .s_axi_awsize(processing_system7_0_axi_periph_m01_axi_AWSIZE),
        .s_axi_awvalid(processing_system7_0_axi_periph_m01_axi_AWVALID),
        .s_axi_bid(processing_system7_0_axi_periph_m01_axi_BID),
        .s_axi_bready(processing_system7_0_axi_periph_m01_axi_BREADY),
        .s_axi_bresp(processing_system7_0_axi_periph_m01_axi_BRESP),
        .s_axi_bvalid(processing_system7_0_axi_periph_m01_axi_BVALID),
        .s_axi_rdata(processing_system7_0_axi_periph_m01_axi_RDATA),
        .s_axi_rid(processing_system7_0_axi_periph_m01_axi_RID),
        .s_axi_rlast(processing_system7_0_axi_periph_m01_axi_RLAST),
        .s_axi_rready(processing_system7_0_axi_periph_m01_axi_RREADY),
        .s_axi_rresp(processing_system7_0_axi_periph_m01_axi_RRESP),
        .s_axi_rvalid(processing_system7_0_axi_periph_m01_axi_RVALID),
        .s_axi_wdata(processing_system7_0_axi_periph_m01_axi_WDATA),
        .s_axi_wlast(processing_system7_0_axi_periph_m01_axi_WLAST),
        .s_axi_wready(processing_system7_0_axi_periph_m01_axi_WREADY),
        .s_axi_wstrb(processing_system7_0_axi_periph_m01_axi_WSTRB),
        .s_axi_wvalid(processing_system7_0_axi_periph_m01_axi_WVALID));
  (* CHECK_LICENSE_TYPE = "zynq_bd_axi_gpio_0_0,axi_gpio,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "axi_gpio,Vivado 2016.3" *) 
  zynq_bd_zynq_bd_axi_gpio_0_0 axi_gpio_0
       (.gpio_io_o(LEDs_4Bits_tri_o),
        .s_axi_aclk(processing_system7_0_fclk_clk0),
        .s_axi_araddr(processing_system7_0_axi_periph_m00_axi_ARADDR),
        .s_axi_aresetn(proc_sys_reset_peripheral_aresetn),
        .s_axi_arready(processing_system7_0_axi_periph_m00_axi_ARREADY),
        .s_axi_arvalid(processing_system7_0_axi_periph_m00_axi_ARVALID),
        .s_axi_awaddr(processing_system7_0_axi_periph_m00_axi_AWADDR),
        .s_axi_awready(processing_system7_0_axi_periph_m00_axi_AWREADY),
        .s_axi_awvalid(processing_system7_0_axi_periph_m00_axi_AWVALID),
        .s_axi_bready(processing_system7_0_axi_periph_m00_axi_BREADY),
        .s_axi_bresp(processing_system7_0_axi_periph_m00_axi_BRESP),
        .s_axi_bvalid(processing_system7_0_axi_periph_m00_axi_BVALID),
        .s_axi_rdata(processing_system7_0_axi_periph_m00_axi_RDATA),
        .s_axi_rready(processing_system7_0_axi_periph_m00_axi_RREADY),
        .s_axi_rresp(processing_system7_0_axi_periph_m00_axi_RRESP),
        .s_axi_rvalid(processing_system7_0_axi_periph_m00_axi_RVALID),
        .s_axi_wdata(processing_system7_0_axi_periph_m00_axi_WDATA),
        .s_axi_wready(processing_system7_0_axi_periph_m00_axi_WREADY),
        .s_axi_wstrb(processing_system7_0_axi_periph_m00_axi_WSTRB),
        .s_axi_wvalid(processing_system7_0_axi_periph_m00_axi_WVALID));
  zynq_bd_zynq_bd_axi_mem_intercon_0 axi_mem_intercon
       (.ACLK(processing_system7_0_fclk_clk0),
        .ARESETN(proc_sys_reset_interconnect_aresetn),
        .M00_ACLK(processing_system7_0_fclk_clk0),
        .M00_ARESETN(proc_sys_reset_peripheral_aresetn),
        .M00_AXI_araddr({NLW_axi_mem_intercon_M00_AXI_araddr_UNCONNECTED[31:9],processing_system7_0_axi_periph_m00_axi_ARADDR}),
        .M00_AXI_arready(processing_system7_0_axi_periph_m00_axi_ARREADY),
        .M00_AXI_arvalid(processing_system7_0_axi_periph_m00_axi_ARVALID),
        .M00_AXI_awaddr({NLW_axi_mem_intercon_M00_AXI_awaddr_UNCONNECTED[31:9],processing_system7_0_axi_periph_m00_axi_AWADDR}),
        .M00_AXI_awready(processing_system7_0_axi_periph_m00_axi_AWREADY),
        .M00_AXI_awvalid(processing_system7_0_axi_periph_m00_axi_AWVALID),
        .M00_AXI_bready(processing_system7_0_axi_periph_m00_axi_BREADY),
        .M00_AXI_bresp(processing_system7_0_axi_periph_m00_axi_BRESP),
        .M00_AXI_bvalid(processing_system7_0_axi_periph_m00_axi_BVALID),
        .M00_AXI_rdata(processing_system7_0_axi_periph_m00_axi_RDATA),
        .M00_AXI_rready(processing_system7_0_axi_periph_m00_axi_RREADY),
        .M00_AXI_rresp(processing_system7_0_axi_periph_m00_axi_RRESP),
        .M00_AXI_rvalid(processing_system7_0_axi_periph_m00_axi_RVALID),
        .M00_AXI_wdata(processing_system7_0_axi_periph_m00_axi_WDATA),
        .M00_AXI_wready(processing_system7_0_axi_periph_m00_axi_WREADY),
        .M00_AXI_wstrb(processing_system7_0_axi_periph_m00_axi_WSTRB),
        .M00_AXI_wvalid(processing_system7_0_axi_periph_m00_axi_WVALID),
        .M01_ACLK(processing_system7_0_fclk_clk0),
        .M01_ARESETN(proc_sys_reset_peripheral_aresetn),
        .M01_AXI_araddr({NLW_axi_mem_intercon_M01_AXI_araddr_UNCONNECTED[31:12],processing_system7_0_axi_periph_m01_axi_ARADDR}),
        .M01_AXI_arburst(processing_system7_0_axi_periph_m01_axi_ARBURST),
        .M01_AXI_arcache(processing_system7_0_axi_periph_m01_axi_ARCACHE),
        .M01_AXI_arid(processing_system7_0_axi_periph_m01_axi_ARID),
        .M01_AXI_arlen(processing_system7_0_axi_periph_m01_axi_ARLEN),
        .M01_AXI_arlock(processing_system7_0_axi_periph_m01_axi_ARLOCK),
        .M01_AXI_arprot(processing_system7_0_axi_periph_m01_axi_ARPROT),
        .M01_AXI_arready(processing_system7_0_axi_periph_m01_axi_ARREADY),
        .M01_AXI_arsize(processing_system7_0_axi_periph_m01_axi_ARSIZE),
        .M01_AXI_arvalid(processing_system7_0_axi_periph_m01_axi_ARVALID),
        .M01_AXI_awaddr({NLW_axi_mem_intercon_M01_AXI_awaddr_UNCONNECTED[31:12],processing_system7_0_axi_periph_m01_axi_AWADDR}),
        .M01_AXI_awburst(processing_system7_0_axi_periph_m01_axi_AWBURST),
        .M01_AXI_awcache(processing_system7_0_axi_periph_m01_axi_AWCACHE),
        .M01_AXI_awid(processing_system7_0_axi_periph_m01_axi_AWID),
        .M01_AXI_awlen(processing_system7_0_axi_periph_m01_axi_AWLEN),
        .M01_AXI_awlock(processing_system7_0_axi_periph_m01_axi_AWLOCK),
        .M01_AXI_awprot(processing_system7_0_axi_periph_m01_axi_AWPROT),
        .M01_AXI_awready(processing_system7_0_axi_periph_m01_axi_AWREADY),
        .M01_AXI_awsize(processing_system7_0_axi_periph_m01_axi_AWSIZE),
        .M01_AXI_awvalid(processing_system7_0_axi_periph_m01_axi_AWVALID),
        .M01_AXI_bid(processing_system7_0_axi_periph_m01_axi_BID),
        .M01_AXI_bready(processing_system7_0_axi_periph_m01_axi_BREADY),
        .M01_AXI_bresp(processing_system7_0_axi_periph_m01_axi_BRESP),
        .M01_AXI_bvalid(processing_system7_0_axi_periph_m01_axi_BVALID),
        .M01_AXI_rdata(processing_system7_0_axi_periph_m01_axi_RDATA),
        .M01_AXI_rid(processing_system7_0_axi_periph_m01_axi_RID),
        .M01_AXI_rlast(processing_system7_0_axi_periph_m01_axi_RLAST),
        .M01_AXI_rready(processing_system7_0_axi_periph_m01_axi_RREADY),
        .M01_AXI_rresp(processing_system7_0_axi_periph_m01_axi_RRESP),
        .M01_AXI_rvalid(processing_system7_0_axi_periph_m01_axi_RVALID),
        .M01_AXI_wdata(processing_system7_0_axi_periph_m01_axi_WDATA),
        .M01_AXI_wlast(processing_system7_0_axi_periph_m01_axi_WLAST),
        .M01_AXI_wready(processing_system7_0_axi_periph_m01_axi_WREADY),
        .M01_AXI_wstrb(processing_system7_0_axi_periph_m01_axi_WSTRB),
        .M01_AXI_wvalid(processing_system7_0_axi_periph_m01_axi_WVALID),
        .S00_ACLK(processing_system7_0_fclk_clk0),
        .S00_ARESETN(proc_sys_reset_peripheral_aresetn),
        .S00_AXI_araddr(processing_system7_0_m_axi_gp0_ARADDR),
        .S00_AXI_arburst(processing_system7_0_m_axi_gp0_ARBURST),
        .S00_AXI_arcache(processing_system7_0_m_axi_gp0_ARCACHE),
        .S00_AXI_arid(processing_system7_0_m_axi_gp0_ARID),
        .S00_AXI_arlen(processing_system7_0_m_axi_gp0_ARLEN),
        .S00_AXI_arlock(processing_system7_0_m_axi_gp0_ARLOCK),
        .S00_AXI_arprot(processing_system7_0_m_axi_gp0_ARPROT),
        .S00_AXI_arqos(processing_system7_0_m_axi_gp0_ARQOS),
        .S00_AXI_arready(processing_system7_0_m_axi_gp0_ARREADY),
        .S00_AXI_arsize(processing_system7_0_m_axi_gp0_ARSIZE),
        .S00_AXI_arvalid(processing_system7_0_m_axi_gp0_ARVALID),
        .S00_AXI_awaddr(processing_system7_0_m_axi_gp0_AWADDR),
        .S00_AXI_awburst(processing_system7_0_m_axi_gp0_AWBURST),
        .S00_AXI_awcache(processing_system7_0_m_axi_gp0_AWCACHE),
        .S00_AXI_awid(processing_system7_0_m_axi_gp0_AWID),
        .S00_AXI_awlen(processing_system7_0_m_axi_gp0_AWLEN),
        .S00_AXI_awlock(processing_system7_0_m_axi_gp0_AWLOCK),
        .S00_AXI_awprot(processing_system7_0_m_axi_gp0_AWPROT),
        .S00_AXI_awqos(processing_system7_0_m_axi_gp0_AWQOS),
        .S00_AXI_awready(processing_system7_0_m_axi_gp0_AWREADY),
        .S00_AXI_awsize(processing_system7_0_m_axi_gp0_AWSIZE),
        .S00_AXI_awvalid(processing_system7_0_m_axi_gp0_AWVALID),
        .S00_AXI_bid(processing_system7_0_m_axi_gp0_BID),
        .S00_AXI_bready(processing_system7_0_m_axi_gp0_BREADY),
        .S00_AXI_bresp(processing_system7_0_m_axi_gp0_BRESP),
        .S00_AXI_bvalid(processing_system7_0_m_axi_gp0_BVALID),
        .S00_AXI_rdata(processing_system7_0_m_axi_gp0_RDATA),
        .S00_AXI_rid(processing_system7_0_m_axi_gp0_RID),
        .S00_AXI_rlast(processing_system7_0_m_axi_gp0_RLAST),
        .S00_AXI_rready(processing_system7_0_m_axi_gp0_RREADY),
        .S00_AXI_rresp(processing_system7_0_m_axi_gp0_RRESP),
        .S00_AXI_rvalid(processing_system7_0_m_axi_gp0_RVALID),
        .S00_AXI_wdata(processing_system7_0_m_axi_gp0_WDATA),
        .S00_AXI_wid(processing_system7_0_m_axi_gp0_WID),
        .S00_AXI_wlast(processing_system7_0_m_axi_gp0_WLAST),
        .S00_AXI_wready(processing_system7_0_m_axi_gp0_WREADY),
        .S00_AXI_wstrb(processing_system7_0_m_axi_gp0_WSTRB),
        .S00_AXI_wvalid(processing_system7_0_m_axi_gp0_WVALID));
  (* CHECK_LICENSE_TYPE = "zynq_bd_bft_0_0,bft,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "bft,Vivado 2016.3" *) 
  zynq_bd_zynq_bd_bft_0_0 bft_0
       (.bftClk(bftClk),
        .error(error),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInput(wbDataForInput),
        .wbDataForOutput(wbDataForOutput),
        .wbInputData(wbInputData),
        .wbOutputData(wbOutputData),
        .wbWriteOut(wbWriteOut));
  (* CHECK_LICENSE_TYPE = "zynq_bd_blk_mem_gen_0_0,blk_mem_gen_v8_3_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_3_4,Vivado 2016.3" *) 
  zynq_bd_zynq_bd_blk_mem_gen_0_0 blk_mem_gen_0
       (.addra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_bram_ctrl_0_BRAM_PORTA_ADDR}),
        .clka(axi_bram_ctrl_0_BRAM_PORTA_CLK),
        .dina(axi_bram_ctrl_0_BRAM_PORTA_DIN),
        .douta(axi_bram_ctrl_0_BRAM_PORTA_DOUT),
        .ena(axi_bram_ctrl_0_BRAM_PORTA_EN),
        .rsta(axi_bram_ctrl_0_BRAM_PORTA_RST),
        .wea(axi_bram_ctrl_0_BRAM_PORTA_WE));
  (* BMM_INFO_PROCESSOR = "arm > zynq_bd axi_bram_ctrl_0" *) 
  (* CHECK_LICENSE_TYPE = "zynq_bd_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "processing_system7_v5_5_processing_system7,Vivado 2016.3" *) 
  zynq_bd_zynq_bd_processing_system7_0_0 processing_system7_0
       (.DDR_Addr(DDR_addr),
        .DDR_BankAddr(DDR_ba),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm),
        .DDR_DQ(DDR_dq),
        .DDR_DQS(DDR_dqs_p),
        .DDR_DQS_n(DDR_dqs_n),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .FCLK_CLK0(processing_system7_0_fclk_clk0),
        .FCLK_RESET0_N(processing_system7_0_fclk_reset0_n),
        .MIO(FIXED_IO_mio),
        .M_AXI_GP0_ACLK(processing_system7_0_fclk_clk0),
        .M_AXI_GP0_ARADDR(processing_system7_0_m_axi_gp0_ARADDR),
        .M_AXI_GP0_ARBURST(processing_system7_0_m_axi_gp0_ARBURST),
        .M_AXI_GP0_ARCACHE(processing_system7_0_m_axi_gp0_ARCACHE),
        .M_AXI_GP0_ARID(processing_system7_0_m_axi_gp0_ARID),
        .M_AXI_GP0_ARLEN(processing_system7_0_m_axi_gp0_ARLEN),
        .M_AXI_GP0_ARLOCK(processing_system7_0_m_axi_gp0_ARLOCK),
        .M_AXI_GP0_ARPROT(processing_system7_0_m_axi_gp0_ARPROT),
        .M_AXI_GP0_ARQOS(processing_system7_0_m_axi_gp0_ARQOS),
        .M_AXI_GP0_ARREADY(processing_system7_0_m_axi_gp0_ARREADY),
        .M_AXI_GP0_ARSIZE(processing_system7_0_m_axi_gp0_ARSIZE),
        .M_AXI_GP0_ARVALID(processing_system7_0_m_axi_gp0_ARVALID),
        .M_AXI_GP0_AWADDR(processing_system7_0_m_axi_gp0_AWADDR),
        .M_AXI_GP0_AWBURST(processing_system7_0_m_axi_gp0_AWBURST),
        .M_AXI_GP0_AWCACHE(processing_system7_0_m_axi_gp0_AWCACHE),
        .M_AXI_GP0_AWID(processing_system7_0_m_axi_gp0_AWID),
        .M_AXI_GP0_AWLEN(processing_system7_0_m_axi_gp0_AWLEN),
        .M_AXI_GP0_AWLOCK(processing_system7_0_m_axi_gp0_AWLOCK),
        .M_AXI_GP0_AWPROT(processing_system7_0_m_axi_gp0_AWPROT),
        .M_AXI_GP0_AWQOS(processing_system7_0_m_axi_gp0_AWQOS),
        .M_AXI_GP0_AWREADY(processing_system7_0_m_axi_gp0_AWREADY),
        .M_AXI_GP0_AWSIZE(processing_system7_0_m_axi_gp0_AWSIZE),
        .M_AXI_GP0_AWVALID(processing_system7_0_m_axi_gp0_AWVALID),
        .M_AXI_GP0_BID(processing_system7_0_m_axi_gp0_BID),
        .M_AXI_GP0_BREADY(processing_system7_0_m_axi_gp0_BREADY),
        .M_AXI_GP0_BRESP(processing_system7_0_m_axi_gp0_BRESP),
        .M_AXI_GP0_BVALID(processing_system7_0_m_axi_gp0_BVALID),
        .M_AXI_GP0_RDATA(processing_system7_0_m_axi_gp0_RDATA),
        .M_AXI_GP0_RID(processing_system7_0_m_axi_gp0_RID),
        .M_AXI_GP0_RLAST(processing_system7_0_m_axi_gp0_RLAST),
        .M_AXI_GP0_RREADY(processing_system7_0_m_axi_gp0_RREADY),
        .M_AXI_GP0_RRESP(processing_system7_0_m_axi_gp0_RRESP),
        .M_AXI_GP0_RVALID(processing_system7_0_m_axi_gp0_RVALID),
        .M_AXI_GP0_WDATA(processing_system7_0_m_axi_gp0_WDATA),
        .M_AXI_GP0_WID(processing_system7_0_m_axi_gp0_WID),
        .M_AXI_GP0_WLAST(processing_system7_0_m_axi_gp0_WLAST),
        .M_AXI_GP0_WREADY(processing_system7_0_m_axi_gp0_WREADY),
        .M_AXI_GP0_WSTRB(processing_system7_0_m_axi_gp0_WSTRB),
        .M_AXI_GP0_WVALID(processing_system7_0_m_axi_gp0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .TTC0_WAVE0_OUT(NLW_processing_system7_0_TTC0_WAVE0_OUT_UNCONNECTED),
        .TTC0_WAVE1_OUT(NLW_processing_system7_0_TTC0_WAVE1_OUT_UNCONNECTED),
        .TTC0_WAVE2_OUT(NLW_processing_system7_0_TTC0_WAVE2_OUT_UNCONNECTED),
        .USB0_PORT_INDCTL(NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB0_VBUS_PWRFAULT(1'b0),
        .USB0_VBUS_PWRSELECT(NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED));
  (* CHECK_LICENSE_TYPE = "zynq_bd_rgb_mux_0_0,rgb_mux,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "rgb_mux,Vivado 2016.3" *) 
  zynq_bd_zynq_bd_rgb_mux_0_0 rgb_mux_0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mux_V(mux_V),
        .video_in_stream_TDATA(video_in_stream_tdata),
        .video_in_stream_TLAST(video_in_stream_tlast),
        .video_in_stream_TREADY(video_in_stream_tready),
        .video_in_stream_TUSER(video_in_stream_tuser),
        .video_in_stream_TVALID(video_in_stream_tvalid),
        .video_out_stream_TDATA(video_out_stream_tdata),
        .video_out_stream_TLAST(video_out_stream_tlast),
        .video_out_stream_TREADY(video_out_stream_tready),
        .video_out_stream_TUSER(video_out_stream_tuser),
        .video_out_stream_TVALID(video_out_stream_tvalid));
  (* CHECK_LICENSE_TYPE = "zynq_bd_rst_processing_system7_0_50M_0,proc_sys_reset,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "proc_sys_reset,Vivado 2016.3" *) 
  zynq_bd_zynq_bd_rst_processing_system7_0_50M_0 rst_processing_system7_0_50M
       (.aux_reset_in(1'b1),
        .bus_struct_reset(NLW_rst_processing_system7_0_50M_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(1'b1),
        .ext_reset_in(processing_system7_0_fclk_reset0_n),
        .interconnect_aresetn(proc_sys_reset_interconnect_aresetn),
        .mb_debug_sys_rst(1'b0),
        .mb_reset(NLW_rst_processing_system7_0_50M_mb_reset_UNCONNECTED),
        .peripheral_aresetn(proc_sys_reset_peripheral_aresetn),
        .peripheral_reset(NLW_rst_processing_system7_0_50M_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(processing_system7_0_fclk_clk0));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer
   (out,
    \wbOutputData_reg[0] ,
    \wbOutputData_reg[1] ,
    \wbOutputData_reg[2] ,
    \wbOutputData_reg[3] ,
    \wbOutputData_reg[4] ,
    \wbOutputData_reg[5] ,
    \wbOutputData_reg[6] ,
    \wbOutputData_reg[7] ,
    \wbOutputData_reg[8] ,
    \wbOutputData_reg[9] ,
    \wbOutputData_reg[10] ,
    \wbOutputData_reg[11] ,
    \wbOutputData_reg[12] ,
    \wbOutputData_reg[13] ,
    \wbOutputData_reg[14] ,
    \wbOutputData_reg[15] ,
    \wbOutputData_reg[16] ,
    \wbOutputData_reg[17] ,
    \wbOutputData_reg[18] ,
    \wbOutputData_reg[19] ,
    \wbOutputData_reg[20] ,
    \wbOutputData_reg[21] ,
    \wbOutputData_reg[22] ,
    \wbOutputData_reg[23] ,
    \wbOutputData_reg[24] ,
    \wbOutputData_reg[25] ,
    \wbOutputData_reg[26] ,
    \wbOutputData_reg[27] ,
    \wbOutputData_reg[28] ,
    \wbOutputData_reg[29] ,
    \wbOutputData_reg[30] ,
    \wbOutputData_reg[31] ,
    wbClk,
    reset,
    bftClk,
    \fifoSelect_reg[0] ,
    Q,
    \fifoSelect_reg[2] ,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    din);
  output out;
  output \wbOutputData_reg[0] ;
  output \wbOutputData_reg[1] ;
  output \wbOutputData_reg[2] ;
  output \wbOutputData_reg[3] ;
  output \wbOutputData_reg[4] ;
  output \wbOutputData_reg[5] ;
  output \wbOutputData_reg[6] ;
  output \wbOutputData_reg[7] ;
  output \wbOutputData_reg[8] ;
  output \wbOutputData_reg[9] ;
  output \wbOutputData_reg[10] ;
  output \wbOutputData_reg[11] ;
  output \wbOutputData_reg[12] ;
  output \wbOutputData_reg[13] ;
  output \wbOutputData_reg[14] ;
  output \wbOutputData_reg[15] ;
  output \wbOutputData_reg[16] ;
  output \wbOutputData_reg[17] ;
  output \wbOutputData_reg[18] ;
  output \wbOutputData_reg[19] ;
  output \wbOutputData_reg[20] ;
  output \wbOutputData_reg[21] ;
  output \wbOutputData_reg[22] ;
  output \wbOutputData_reg[23] ;
  output \wbOutputData_reg[24] ;
  output \wbOutputData_reg[25] ;
  output \wbOutputData_reg[26] ;
  output \wbOutputData_reg[27] ;
  output \wbOutputData_reg[28] ;
  output \wbOutputData_reg[29] ;
  output \wbOutputData_reg[30] ;
  output \wbOutputData_reg[31] ;
  input wbClk;
  input reset;
  input bftClk;
  input \fifoSelect_reg[0] ;
  input [0:0]Q;
  input [1:0]\fifoSelect_reg[2] ;
  input [31:0]fifo_out;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  input [31:0]din;

  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire \fifoSelect_reg[0] ;
  wire [1:0]\fifoSelect_reg[2] ;
  wire [31:0]fifo_out;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire out;
  wire reset;
  wire wbClk;
  wire \wbOutputData_reg[0] ;
  wire \wbOutputData_reg[10] ;
  wire \wbOutputData_reg[11] ;
  wire \wbOutputData_reg[12] ;
  wire \wbOutputData_reg[13] ;
  wire \wbOutputData_reg[14] ;
  wire \wbOutputData_reg[15] ;
  wire \wbOutputData_reg[16] ;
  wire \wbOutputData_reg[17] ;
  wire \wbOutputData_reg[18] ;
  wire \wbOutputData_reg[19] ;
  wire \wbOutputData_reg[1] ;
  wire \wbOutputData_reg[20] ;
  wire \wbOutputData_reg[21] ;
  wire \wbOutputData_reg[22] ;
  wire \wbOutputData_reg[23] ;
  wire \wbOutputData_reg[24] ;
  wire \wbOutputData_reg[25] ;
  wire \wbOutputData_reg[26] ;
  wire \wbOutputData_reg[27] ;
  wire \wbOutputData_reg[28] ;
  wire \wbOutputData_reg[29] ;
  wire \wbOutputData_reg[2] ;
  wire \wbOutputData_reg[30] ;
  wire \wbOutputData_reg[31] ;
  wire \wbOutputData_reg[3] ;
  wire \wbOutputData_reg[4] ;
  wire \wbOutputData_reg[5] ;
  wire \wbOutputData_reg[6] ;
  wire \wbOutputData_reg[7] ;
  wire \wbOutputData_reg[8] ;
  wire \wbOutputData_reg[9] ;

  zynq_bd_async_fifo_29 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .din(din),
        .\fifoSelect_reg[0] (\fifoSelect_reg[0] ),
        .\fifoSelect_reg[2] (\fifoSelect_reg[2] ),
        .fifo_out(fifo_out),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg ),
        .out(out),
        .reset(reset),
        .wbClk(wbClk),
        .\wbOutputData_reg[0] (\wbOutputData_reg[0] ),
        .\wbOutputData_reg[10] (\wbOutputData_reg[10] ),
        .\wbOutputData_reg[11] (\wbOutputData_reg[11] ),
        .\wbOutputData_reg[12] (\wbOutputData_reg[12] ),
        .\wbOutputData_reg[13] (\wbOutputData_reg[13] ),
        .\wbOutputData_reg[14] (\wbOutputData_reg[14] ),
        .\wbOutputData_reg[15] (\wbOutputData_reg[15] ),
        .\wbOutputData_reg[16] (\wbOutputData_reg[16] ),
        .\wbOutputData_reg[17] (\wbOutputData_reg[17] ),
        .\wbOutputData_reg[18] (\wbOutputData_reg[18] ),
        .\wbOutputData_reg[19] (\wbOutputData_reg[19] ),
        .\wbOutputData_reg[1] (\wbOutputData_reg[1] ),
        .\wbOutputData_reg[20] (\wbOutputData_reg[20] ),
        .\wbOutputData_reg[21] (\wbOutputData_reg[21] ),
        .\wbOutputData_reg[22] (\wbOutputData_reg[22] ),
        .\wbOutputData_reg[23] (\wbOutputData_reg[23] ),
        .\wbOutputData_reg[24] (\wbOutputData_reg[24] ),
        .\wbOutputData_reg[25] (\wbOutputData_reg[25] ),
        .\wbOutputData_reg[26] (\wbOutputData_reg[26] ),
        .\wbOutputData_reg[27] (\wbOutputData_reg[27] ),
        .\wbOutputData_reg[28] (\wbOutputData_reg[28] ),
        .\wbOutputData_reg[29] (\wbOutputData_reg[29] ),
        .\wbOutputData_reg[2] (\wbOutputData_reg[2] ),
        .\wbOutputData_reg[30] (\wbOutputData_reg[30] ),
        .\wbOutputData_reg[31] (\wbOutputData_reg[31] ),
        .\wbOutputData_reg[3] (\wbOutputData_reg[3] ),
        .\wbOutputData_reg[4] (\wbOutputData_reg[4] ),
        .\wbOutputData_reg[5] (\wbOutputData_reg[5] ),
        .\wbOutputData_reg[6] (\wbOutputData_reg[6] ),
        .\wbOutputData_reg[7] (\wbOutputData_reg[7] ),
        .\wbOutputData_reg[8] (\wbOutputData_reg[8] ),
        .\wbOutputData_reg[9] (\wbOutputData_reg[9] ));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_0
   (error_reg,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    out,
    \infer_fifo.full_reg_reg ,
    \infer_fifo.full_reg_reg_0 ,
    din);
  output error_reg;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input out;
  input \infer_fifo.full_reg_reg ;
  input \infer_fifo.full_reg_reg_0 ;
  input [31:0]din;

  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire error_reg;
  wire [31:0]fifo_out;
  wire \infer_fifo.full_reg_reg ;
  wire \infer_fifo.full_reg_reg_0 ;
  wire out;
  wire reset;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;

  zynq_bd_async_fifo_28 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .din(din),
        .error_reg(error_reg),
        .fifo_out(fifo_out),
        .\infer_fifo.full_reg_reg_0 (\infer_fifo.full_reg_reg ),
        .\infer_fifo.full_reg_reg_1 (\infer_fifo.full_reg_reg_0 ),
        .out(out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_1
   (out,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    din);
  output out;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]din;

  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire out;
  wire reset;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;

  zynq_bd_async_fifo_27 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .out(out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_10
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire [2:0]out;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

  zynq_bd_async_fifo_18 buffer_fifo
       (.bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(out),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_11
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wr_en,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input wr_en;
  input [31:0]wbInputData;

  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire [2:0]out;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire wr_en;

  zynq_bd_async_fifo_17 buffer_fifo
       (.bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(out),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_12
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    wbDataForInputReg,
    out,
    ingressFifoWrEn,
    wr_en,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input wbDataForInputReg;
  input [2:0]out;
  input ingressFifoWrEn;
  input wr_en;
  input [31:0]wbInputData;

  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire [2:0]out;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire wr_en;

  zynq_bd_async_fifo_16 buffer_fifo
       (.bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(out),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_13
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wr_en,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input wr_en;
  input [31:0]wbInputData;

  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire [2:0]out;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire wr_en;

  zynq_bd_async_fifo_15 buffer_fifo
       (.bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(out),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_14
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wr_en,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input wr_en;
  input [31:0]wbInputData;

  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire [2:0]out;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire wr_en;

  zynq_bd_async_fifo buffer_fifo
       (.bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(out),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_2
   (out,
    D,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_1 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_2 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_3 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_4 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_5 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_6 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_7 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_8 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_9 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_10 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_11 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_12 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_13 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_14 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_15 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_16 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_17 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_18 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_19 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_20 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_21 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_22 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_23 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_24 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_25 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_26 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_27 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_28 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_29 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_30 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_31 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_32 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_33 ,
    din);
  output out;
  output [31:0]D;
  input wbClk;
  input reset;
  input bftClk;
  input [4:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg ;
  input [31:0]fifo_out;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_6 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_7 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_8 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_9 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_10 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_11 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_12 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_13 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_14 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_15 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_16 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_17 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_18 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_19 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_20 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_21 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_22 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_23 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_24 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_25 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_26 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_27 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_28 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_29 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_30 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_31 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_32 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_33 ;
  input [31:0]din;

  wire [31:0]D;
  wire [4:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_10 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_11 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_12 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_13 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_14 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_15 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_16 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_17 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_18 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_19 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_20 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_21 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_22 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_23 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_24 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_25 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_26 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_27 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_28 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_29 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_30 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_31 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_32 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_33 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_6 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_7 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_8 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_9 ;
  wire out;
  wire reset;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;

  zynq_bd_async_fifo_26 buffer_fifo
       (.D(D),
        .Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_1 (\infer_fifo.block_ram_performance.fifo_ram_reg_0 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_10 (\infer_fifo.block_ram_performance.fifo_ram_reg_9 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_11 (\infer_fifo.block_ram_performance.fifo_ram_reg_10 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_12 (\infer_fifo.block_ram_performance.fifo_ram_reg_11 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_13 (\infer_fifo.block_ram_performance.fifo_ram_reg_12 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_14 (\infer_fifo.block_ram_performance.fifo_ram_reg_13 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_15 (\infer_fifo.block_ram_performance.fifo_ram_reg_14 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_16 (\infer_fifo.block_ram_performance.fifo_ram_reg_15 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_17 (\infer_fifo.block_ram_performance.fifo_ram_reg_16 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_18 (\infer_fifo.block_ram_performance.fifo_ram_reg_17 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_19 (\infer_fifo.block_ram_performance.fifo_ram_reg_18 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_2 (\infer_fifo.block_ram_performance.fifo_ram_reg_1 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_20 (\infer_fifo.block_ram_performance.fifo_ram_reg_19 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_21 (\infer_fifo.block_ram_performance.fifo_ram_reg_20 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_22 (\infer_fifo.block_ram_performance.fifo_ram_reg_21 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_23 (\infer_fifo.block_ram_performance.fifo_ram_reg_22 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_24 (\infer_fifo.block_ram_performance.fifo_ram_reg_23 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_25 (\infer_fifo.block_ram_performance.fifo_ram_reg_24 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_26 (\infer_fifo.block_ram_performance.fifo_ram_reg_25 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_27 (\infer_fifo.block_ram_performance.fifo_ram_reg_26 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_28 (\infer_fifo.block_ram_performance.fifo_ram_reg_27 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_29 (\infer_fifo.block_ram_performance.fifo_ram_reg_28 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_3 (\infer_fifo.block_ram_performance.fifo_ram_reg_2 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_30 (\infer_fifo.block_ram_performance.fifo_ram_reg_29 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_31 (\infer_fifo.block_ram_performance.fifo_ram_reg_30 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_32 (\infer_fifo.block_ram_performance.fifo_ram_reg_31 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_33 (\infer_fifo.block_ram_performance.fifo_ram_reg_32 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_34 (\infer_fifo.block_ram_performance.fifo_ram_reg_33 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_4 (\infer_fifo.block_ram_performance.fifo_ram_reg_3 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_5 (\infer_fifo.block_ram_performance.fifo_ram_reg_4 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_6 (\infer_fifo.block_ram_performance.fifo_ram_reg_5 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_7 (\infer_fifo.block_ram_performance.fifo_ram_reg_6 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_8 (\infer_fifo.block_ram_performance.fifo_ram_reg_7 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_9 (\infer_fifo.block_ram_performance.fifo_ram_reg_8 ),
        .out(out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_3
   (error_reg,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    out,
    \infer_fifo.full_reg_reg ,
    \infer_fifo.full_reg_reg_0 ,
    \infer_fifo.full_reg_reg_1 ,
    din);
  output error_reg;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input out;
  input \infer_fifo.full_reg_reg ;
  input \infer_fifo.full_reg_reg_0 ;
  input \infer_fifo.full_reg_reg_1 ;
  input [31:0]din;

  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire error_reg;
  wire [31:0]fifo_out;
  wire \infer_fifo.full_reg_reg ;
  wire \infer_fifo.full_reg_reg_0 ;
  wire \infer_fifo.full_reg_reg_1 ;
  wire out;
  wire reset;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;

  zynq_bd_async_fifo_25 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .din(din),
        .error_reg(error_reg),
        .fifo_out(fifo_out),
        .\infer_fifo.full_reg_reg_0 (\infer_fifo.full_reg_reg ),
        .\infer_fifo.full_reg_reg_1 (\infer_fifo.full_reg_reg_0 ),
        .\infer_fifo.full_reg_reg_2 (\infer_fifo.full_reg_reg_1 ),
        .out(out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_4
   (out,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    din);
  output out;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]din;

  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire out;
  wire reset;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;

  zynq_bd_async_fifo_24 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .out(out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_5
   (out,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    din);
  output out;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]din;

  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire out;
  wire reset;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;

  zynq_bd_async_fifo_23 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .out(out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_6
   (out,
    wbDataForOutput_reg,
    SR,
    demuxState_reg,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    demuxState_reg_0,
    wbWriteOut,
    din);
  output out;
  output wbDataForOutput_reg;
  output [0:0]SR;
  output demuxState_reg;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input demuxState_reg_0;
  input wbWriteOut;
  input [31:0]din;

  wire [0:0]Q;
  wire [0:0]SR;
  wire bftClk;
  wire demuxState_reg;
  wire demuxState_reg_0;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire out;
  wire reset;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;
  wire wbDataForOutput_reg;
  wire wbWriteOut;

  zynq_bd_async_fifo_22 buffer_fifo
       (.Q(Q),
        .SR(SR),
        .bftClk(bftClk),
        .demuxState_reg(demuxState_reg),
        .demuxState_reg_0(demuxState_reg_0),
        .din(din),
        .fifo_out(fifo_out),
        .out(out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk(wbClk),
        .wbDataForOutput_reg(wbDataForOutput_reg),
        .wbWriteOut(wbWriteOut));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_7
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire [2:0]out;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

  zynq_bd_async_fifo_21 buffer_fifo
       (.bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(out),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_8
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire [2:0]out;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

  zynq_bd_async_fifo_20 buffer_fifo
       (.bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(out),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_9
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire [2:0]out;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

  zynq_bd_async_fifo_19 buffer_fifo
       (.bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(out),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module zynq_bd_GPIO_Core
   (D,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    ip2bus_rdack_i,
    ip2bus_wrack_i_D1_reg,
    gpio_io_o,
    gpio_io_t,
    Q,
    bus2ip_rnw_i_reg,
    \Not_Dual.gpio_Data_In_reg[3]_0 ,
    s_axi_aclk,
    \Not_Dual.gpio_Data_In_reg[2]_0 ,
    \Not_Dual.gpio_Data_In_reg[1]_0 ,
    GPIO_DBus_i,
    SS,
    bus2ip_rnw,
    bus2ip_cs,
    gpio_io_i,
    E,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    rst_reg);
  output [3:0]D;
  output GPIO_xferAck_i;
  output gpio_xferAck_Reg;
  output ip2bus_rdack_i;
  output ip2bus_wrack_i_D1_reg;
  output [3:0]gpio_io_o;
  output [3:0]gpio_io_t;
  output [3:0]Q;
  input bus2ip_rnw_i_reg;
  input \Not_Dual.gpio_Data_In_reg[3]_0 ;
  input s_axi_aclk;
  input \Not_Dual.gpio_Data_In_reg[2]_0 ;
  input \Not_Dual.gpio_Data_In_reg[1]_0 ;
  input [0:0]GPIO_DBus_i;
  input [0:0]SS;
  input bus2ip_rnw;
  input bus2ip_cs;
  input [3:0]gpio_io_i;
  input [0:0]E;
  input [3:0]\MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  input [0:0]rst_reg;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire [3:0]\MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \Not_Dual.gpio_Data_In_reg[1]_0 ;
  wire \Not_Dual.gpio_Data_In_reg[2]_0 ;
  wire \Not_Dual.gpio_Data_In_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SS;
  wire bus2ip_cs;
  wire bus2ip_rnw;
  wire bus2ip_rnw_i_reg;
  wire [3:0]gpio_io_i;
  wire [0:3]gpio_io_i_d2;
  wire [3:0]gpio_io_o;
  wire [3:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i_D1_reg;
  wire [0:0]rst_reg;
  wire s_axi_aclk;

  zynq_bd_cdc_sync \Not_Dual.INPUT_DOUBLE_REGS3 
       (.gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio_io_i_d2[0],gpio_io_i_d2[1],gpio_io_i_d2[2],gpio_io_i_d2[3]}));
  FDRE \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_DBus_i),
        .Q(D[3]),
        .R(bus2ip_rnw_i_reg));
  FDRE \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_Data_In_reg[1]_0 ),
        .Q(D[2]),
        .R(bus2ip_rnw_i_reg));
  FDRE \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_Data_In_reg[2]_0 ),
        .Q(D[1]),
        .R(bus2ip_rnw_i_reg));
  FDRE \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Not_Dual.gpio_Data_In_reg[3]_0 ),
        .Q(D[0]),
        .R(bus2ip_rnw_i_reg));
  FDRE \Not_Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[0]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \Not_Dual.gpio_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \Not_Dual.gpio_Data_In_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \Not_Dual.gpio_Data_In_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[3]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\MEM_DECODE_GEN[0].cs_out_i_reg[0] [3]),
        .Q(gpio_io_o[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\MEM_DECODE_GEN[0].cs_out_i_reg[0] [2]),
        .Q(gpio_io_o[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\MEM_DECODE_GEN[0].cs_out_i_reg[0] [1]),
        .Q(gpio_io_o[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Not_Dual.gpio_Data_Out_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\MEM_DECODE_GEN[0].cs_out_i_reg[0] [0]),
        .Q(gpio_io_o[0]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(rst_reg),
        .D(\MEM_DECODE_GEN[0].cs_out_i_reg[0] [3]),
        .Q(gpio_io_t[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(rst_reg),
        .D(\MEM_DECODE_GEN[0].cs_out_i_reg[0] [2]),
        .Q(gpio_io_t[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[2] 
       (.C(s_axi_aclk),
        .CE(rst_reg),
        .D(\MEM_DECODE_GEN[0].cs_out_i_reg[0] [1]),
        .Q(gpio_io_t[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Not_Dual.gpio_OE_reg[3] 
       (.C(s_axi_aclk),
        .CE(rst_reg),
        .D(\MEM_DECODE_GEN[0].cs_out_i_reg[0] [0]),
        .Q(gpio_io_t[0]),
        .S(SS));
  FDRE gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h02)) 
    iGPIO_xferAck_i_1
       (.I0(bus2ip_cs),
        .I1(gpio_xferAck_Reg),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  FDRE iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zynq_bd_SRL_FIFO
   (E,
    bid_gets_fifo_load,
    bvalid_cnt_inc,
    D,
    SR,
    s_axi_aclk,
    s_axi_awid,
    aw_active_re,
    aw_active_d1_reg,
    p_1_out,
    s_axi_bready,
    axi_bvalid_int_reg,
    bid_gets_fifo_load_d1,
    b2b_fifo_bid2__1,
    bvalid_cnt_dec11_out__1,
    s_axi_wlast,
    axi_wdata_full_reg,
    axi_wr_burst,
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] ,
    s_axi_wvalid,
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ,
    AW2Arb_BVALID_Cnt);
  output [0:0]E;
  output bid_gets_fifo_load;
  output bvalid_cnt_inc;
  output [11:0]D;
  input [0:0]SR;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input aw_active_re;
  input aw_active_d1_reg;
  input p_1_out;
  input s_axi_bready;
  input axi_bvalid_int_reg;
  input bid_gets_fifo_load_d1;
  input b2b_fifo_bid2__1;
  input bvalid_cnt_dec11_out__1;
  input s_axi_wlast;
  input axi_wdata_full_reg;
  input axi_wr_burst;
  input \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] ;
  input s_axi_wvalid;
  input \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ;
  input [2:0]AW2Arb_BVALID_Cnt;

  wire [2:0]AW2Arb_BVALID_Cnt;
  wire \Addr_Counters[0].FDRE_I_n_0 ;
  wire \Addr_Counters[1].FDRE_I_n_0 ;
  wire \Addr_Counters[2].FDRE_I_n_0 ;
  wire \Addr_Counters[3].FDRE_I_n_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1_n_0 ;
  wire CI;
  wire [11:0]D;
  wire D_0;
  wire [0:0]E;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_2_n_0 ;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_3_n_0 ;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] ;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire [0:0]SR;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire aw_active_d1_reg;
  wire aw_active_re;
  wire axi_bvalid_int_reg;
  wire axi_wdata_full_reg;
  wire axi_wr_burst;
  wire b2b_fifo_bid2__1;
  wire bid_fifo_not_empty;
  wire [11:0]bid_fifo_rd;
  wire bid_fifo_rd_en__2;
  wire bid_gets_fifo_load;
  wire bid_gets_fifo_load_d1;
  wire buffer_Empty__2;
  wire bvalid_cnt_dec11_out__1;
  wire bvalid_cnt_inc;
  wire bvalid_cnt_non_zero;
  wire p_1_out;
  wire s_axi_aclk;
  wire [11:0]s_axi_awid;
  wire s_axi_bready;
  wire s_axi_wlast;
  wire s_axi_wvalid;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(sum_A_3),
        .Q(\Addr_Counters[0].FDRE_I_n_0 ),
        .R(SR));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\Addr_Counters[2].FDRE_I_n_0 ,\Addr_Counters[1].FDRE_I_n_0 ,\Addr_Counters[0].FDRE_I_n_0 }),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1_n_0 ,S0_out,S1_out,S}));
  LUT6 #(
    .INIT(64'h55555554AAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].FDRE_I_n_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[3].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .I4(aw_active_re),
        .I5(bid_fifo_rd_en__2),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(aw_active_re),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[3].FDRE_I_n_0 ),
        .I3(\Addr_Counters[0].FDRE_I_n_0 ),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .I5(bid_fifo_rd_en__2),
        .O(CI));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(sum_A_2),
        .Q(\Addr_Counters[1].FDRE_I_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h55555554AAAAAAAA)) 
    \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[3].FDRE_I_n_0 ),
        .I3(\Addr_Counters[0].FDRE_I_n_0 ),
        .I4(aw_active_re),
        .I5(bid_fifo_rd_en__2),
        .O(S1_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(sum_A_1),
        .Q(\Addr_Counters[2].FDRE_I_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h55555554AAAAAAAA)) 
    \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[2].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .I4(aw_active_re),
        .I5(bid_fifo_rd_en__2),
        .O(S0_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(sum_A_0),
        .Q(\Addr_Counters[3].FDRE_I_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h55555554AAAAAAAA)) 
    \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\Addr_Counters[3].FDRE_I_n_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .I4(aw_active_re),
        .I5(bid_fifo_rd_en__2),
        .O(\Addr_Counters[3].XORCY_I_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_0),
        .Q(bid_fifo_not_empty),
        .R(SR));
  LUT5 #(
    .INIT(32'h75FF2020)) 
    Data_Exists_DFF_i_1
       (.I0(buffer_Empty__2),
        .I1(aw_active_d1_reg),
        .I2(p_1_out),
        .I3(bid_fifo_rd_en__2),
        .I4(bid_fifo_not_empty),
        .O(D_0));
  LUT4 #(
    .INIT(16'h0001)) 
    Data_Exists_DFF_i_2
       (.I0(\Addr_Counters[2].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(buffer_Empty__2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[11]),
        .Q(bid_fifo_rd[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[10].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[1]),
        .Q(bid_fifo_rd[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[11].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[0]),
        .Q(bid_fifo_rd[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[10]),
        .Q(bid_fifo_rd[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[9]),
        .Q(bid_fifo_rd[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[8]),
        .Q(bid_fifo_rd[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[7]),
        .Q(bid_fifo_rd[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[6]),
        .Q(bid_fifo_rd[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[5]),
        .Q(bid_fifo_rd[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[4]),
        .Q(bid_fifo_rd[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[8].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[3]),
        .Q(bid_fifo_rd[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "axi_bram_ctrl_0/U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[9].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[2]),
        .Q(bid_fifo_rd[2]));
  LUT6 #(
    .INIT(64'h00000000A0E0ECE0)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 
       (.I0(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_2_n_0 ),
        .I1(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_3_n_0 ),
        .I2(s_axi_wlast),
        .I3(axi_wdata_full_reg),
        .I4(axi_wr_burst),
        .I5(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] ),
        .O(bvalid_cnt_inc));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_2 
       (.I0(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ),
        .I1(s_axi_wvalid),
        .O(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_3 
       (.I0(p_1_out),
        .I1(axi_wdata_full_reg),
        .I2(s_axi_wvalid),
        .I3(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ),
        .O(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[0]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[10]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_bid_int[11]_i_1 
       (.I0(bid_gets_fifo_load),
        .I1(bid_fifo_rd_en__2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[11]_i_2 
       (.I0(s_axi_awid[11]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8080808)) 
    \axi_bid_int[11]_i_3 
       (.I0(bid_fifo_not_empty),
        .I1(bvalid_cnt_inc),
        .I2(bvalid_cnt_non_zero),
        .I3(s_axi_bready),
        .I4(axi_bvalid_int_reg),
        .I5(bid_gets_fifo_load_d1),
        .O(bid_fifo_rd_en__2));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[1]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[2]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[3]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[4]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[5]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[6]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[7]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[8]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[9]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0888080808080808)) 
    bid_gets_fifo_load_d1_i_1
       (.I0(aw_active_re),
        .I1(bvalid_cnt_inc),
        .I2(bvalid_cnt_non_zero),
        .I3(bid_fifo_not_empty),
        .I4(b2b_fifo_bid2__1),
        .I5(bvalid_cnt_dec11_out__1),
        .O(bid_gets_fifo_load));
  LUT3 #(
    .INIT(8'hFE)) 
    bid_gets_fifo_load_d1_i_2
       (.I0(AW2Arb_BVALID_Cnt[0]),
        .I1(AW2Arb_BVALID_Cnt[1]),
        .I2(AW2Arb_BVALID_Cnt[2]),
        .O(bvalid_cnt_non_zero));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module zynq_bd_address_decoder
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    E,
    \Not_Dual.gpio_OE_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ,
    GPIO_DBus_i,
    \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ,
    \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ,
    \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ,
    D,
    \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ,
    s_axi_aclk,
    rst_reg,
    bus2ip_rnw_i_reg,
    Q,
    ip2bus_rdack_i_D1,
    is_read,
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] ,
    ip2bus_wrack_i_D1,
    is_write_reg,
    \Not_Dual.gpio_Data_In_reg[0] ,
    gpio_io_t,
    s_axi_wdata,
    start2_reg,
    s_axi_aresetn,
    gpio_xferAck_Reg,
    GPIO_xferAck_i);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\Not_Dual.gpio_OE_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  output [0:0]GPIO_DBus_i;
  output \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ;
  output \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ;
  output \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ;
  output [3:0]D;
  output \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  input s_axi_aclk;
  input rst_reg;
  input bus2ip_rnw_i_reg;
  input [2:0]Q;
  input ip2bus_rdack_i_D1;
  input is_read;
  input [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] ;
  input ip2bus_wrack_i_D1;
  input is_write_reg;
  input [3:0]\Not_Dual.gpio_Data_In_reg[0] ;
  input [3:0]gpio_io_t;
  input [7:0]s_axi_wdata;
  input start2_reg;
  input s_axi_aresetn;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  wire \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  wire \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ;
  wire \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ;
  wire \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ;
  wire [3:0]\Not_Dual.gpio_Data_In_reg[0] ;
  wire [0:0]\Not_Dual.gpio_OE_reg[0] ;
  wire [2:0]Q;
  wire bus2ip_rnw_i_reg;
  wire [3:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire is_read;
  wire is_write_reg;
  wire rst_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [7:0]s_axi_wdata;
  wire start2_reg;

  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(start2_reg),
        .I2(s_axi_aresetn),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000E000000020)) 
    \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i[28]_i_1 
       (.I0(\Not_Dual.gpio_Data_In_reg[0] [3]),
        .I1(Q[0]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gpio_io_t[3]),
        .O(GPIO_DBus_i));
  LUT6 #(
    .INIT(64'h000000E000000020)) 
    \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1 
       (.I0(\Not_Dual.gpio_Data_In_reg[0] [2]),
        .I1(Q[0]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gpio_io_t[2]),
        .O(\Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ));
  LUT6 #(
    .INIT(64'h000000E000000020)) 
    \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i[30]_i_1 
       (.I0(\Not_Dual.gpio_Data_In_reg[0] [1]),
        .I1(Q[0]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gpio_io_t[1]),
        .O(\Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_1 
       (.I0(bus2ip_rnw_i_reg),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(gpio_xferAck_Reg),
        .I3(GPIO_xferAck_i),
        .O(\Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ));
  LUT6 #(
    .INIT(64'h000000E000000020)) 
    \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_2 
       (.I0(\Not_Dual.gpio_Data_In_reg[0] [0]),
        .I1(Q[0]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gpio_io_t[0]),
        .O(\Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \Not_Dual.gpio_Data_Out[0]_i_1 
       (.I0(rst_reg),
        .I1(bus2ip_rnw_i_reg),
        .I2(Q[0]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(E));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \Not_Dual.gpio_Data_Out[0]_i_2 
       (.I0(s_axi_wdata[3]),
        .I1(s_axi_wdata[7]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \Not_Dual.gpio_Data_Out[1]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(s_axi_wdata[6]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \Not_Dual.gpio_Data_Out[2]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(s_axi_wdata[5]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \Not_Dual.gpio_Data_Out[3]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wdata[4]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \Not_Dual.gpio_OE[0]_i_1 
       (.I0(rst_reg),
        .I1(bus2ip_rnw_i_reg),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\Not_Dual.gpio_OE_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(is_read),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [1]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [3]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [0]),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(is_write_reg),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [1]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [3]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] [0]),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wr_en,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input wr_en;
  input [31:0]wbInputData;

  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_4__6_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__7_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__6_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__6_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__6_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__7_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__6_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__6_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__6_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__6_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__7_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__6_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__6_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__6_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__7_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__6_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__6_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__6_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__6_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__2_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [2:0]out;
  wire [9:0]p_0_in__13;
  wire [9:0]p_0_in__14;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire wr_en;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__7
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__6
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__6
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__6
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__6 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__7_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__6_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__6_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__6_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__7 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__6 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__6 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__6 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__2 
       (.I0(full_reg),
        .I1(wr_en),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__7_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__6_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__6_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__6_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__7 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__6 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__6 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__6 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__6_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wr_en),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__6_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__6 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__6 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__6 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__7_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__6_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__6_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__6_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__7 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__6 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__6 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__6 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__6_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__7_n_0,i__carry_i_2__6_n_0,i__carry_i_3__6_n_0,i__carry_i_4__6_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__2 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(wr_en),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__7_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__6_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__6_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__6_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__7 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__6 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__6 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__6 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__6_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__13[0]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__13[1]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__13[2]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__13[3]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__13[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__13[5]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__13[6]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__13[7]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__13[8]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__13[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .D(p_0_in__13[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .D(p_0_in__13[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__6 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \infer_fifo.wr_addr[9]_i_1__2 
       (.I0(out[1]),
        .I1(wbDataForInputReg),
        .I2(out[0]),
        .I3(out[2]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__14[0]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__14[1]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__14[2]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__14[3]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__14[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__14[5]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__14[6]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__14[7]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__14[8]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__14[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .D(p_0_in__14[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .D(p_0_in__14[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__14[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__14[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__14[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__14[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__14[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__14[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__14[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__14[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_15
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wr_en,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input wr_en;
  input [31:0]wbInputData;

  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__8_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_4__5_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__8_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__5_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__5_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__5_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__8_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__5_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__5_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__5_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__5_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__8_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__5_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__5_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__5_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__8_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__5_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__5_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__5_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__5_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__4_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [2:0]out;
  wire [9:0]p_0_in__11;
  wire [9:0]p_0_in__12;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire wr_en;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__8
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__5
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__5
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__5
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__5 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__8_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__5_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__5_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__8 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__5 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__5 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__5 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__4 
       (.I0(full_reg),
        .I1(wr_en),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__8_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__5_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__5_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__8 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__5 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__5 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__5 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__5_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wr_en),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__5_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__5 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__5 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__5 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__8_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__5_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__5_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__8 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__5 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__5 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__5 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__5_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__8_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,i__carry_i_4__5_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__4 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(wr_en),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__8_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__5_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__5_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__8 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__5 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__5 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__5 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__5_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__11[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__11[5]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__11[6]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__11[7]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__11[8]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__11[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .D(p_0_in__11[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .D(p_0_in__11[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__11[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__11[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__11[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__11[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__11[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__11[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__11[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__11[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__5 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \infer_fifo.wr_addr[9]_i_1__4 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(wbDataForInputReg),
        .I3(out[2]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__12[0]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__12[2]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__12[3]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__12[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__12[5]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__12[6]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__12[7]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__12[8]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__12[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .D(p_0_in__12[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .D(p_0_in__12[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_16
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    wbDataForInputReg,
    out,
    ingressFifoWrEn,
    wr_en,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input wbDataForInputReg;
  input [2:0]out;
  input ingressFifoWrEn;
  input wr_en;
  input [31:0]wbInputData;

  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__9_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_4__4_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__9_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__4_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__4_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__4_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__9_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__4_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__4_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__4_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__9_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__4_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__4_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__4_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__9_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__4_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__4_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__4_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__4_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__0_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [2:0]out;
  wire [9:0]p_0_in__10;
  wire [9:0]p_0_in__9;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire wr_en;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__9
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__4
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__4
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__4
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__4 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__9_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__4_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__4_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__9 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__4 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__4 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__4 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__0 
       (.I0(full_reg),
        .I1(wr_en),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__9_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__4_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__4_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__9 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__4 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__4 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__4 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__4_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wr_en),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__4 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__4 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__9_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__4_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__4_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__9 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__4 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__4 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__4 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__4_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__9_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__0 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(wr_en),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__9_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__4_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__4_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__9 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__4 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__4 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__4 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__9[3]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__9[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__9[5]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__9[6]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__9[7]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__9[8]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__9[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .D(p_0_in__9[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .D(p_0_in__9[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__4 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__4_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \infer_fifo.wr_addr[9]_i_1__0 
       (.I0(wbDataForInputReg),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__10[5]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__10[6]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__10[7]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__10[8]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__10[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .D(p_0_in__10[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .D(p_0_in__10[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_17
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wr_en,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input wr_en;
  input [31:0]wbInputData;

  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__10_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_4__3_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__10_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__3_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__3_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__3_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__10_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__3_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__3_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__3_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__10_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__3_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__3_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__3_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__10_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__3_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__3_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__3_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__3_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__5_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [2:0]out;
  wire [9:0]p_0_in__7;
  wire [9:0]p_0_in__8;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire wr_en;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__10
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__3
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__3
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__3 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__10_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__3_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__3_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__3_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__10 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__3 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__3 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__3 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__5 
       (.I0(full_reg),
        .I1(wr_en),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__10_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__3_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__3_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__3_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__10 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__3 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__3 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__3 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__3_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wr_en),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__3 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__3 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__10_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__3_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__3_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__3_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__10 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__3 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__3 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__3 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__3_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__10_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__3_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__5 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(wr_en),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__10_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__3_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__3_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__3_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__10 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__3 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__3 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__3 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__7[5]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__7[6]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__7[7]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__7[8]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__7[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .D(p_0_in__7[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .D(p_0_in__7[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__3 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \infer_fifo.wr_addr[9]_i_1__5 
       (.I0(out[0]),
        .I1(wbDataForInputReg),
        .I2(out[1]),
        .I3(out[2]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__8[5]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__8[6]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__8[7]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__8[8]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__8[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .D(p_0_in__8[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .D(p_0_in__8[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_18
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__11_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_4__2_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__11_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__2_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__2_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__2_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__11_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__2_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__2_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__2_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__11_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__2_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__2_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__2_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__11_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__2_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__2_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__2_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__2_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__1_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [2:0]out;
  wire [9:0]p_0_in__5;
  wire [9:0]p_0_in__6;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__11
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__2
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__2
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__2 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__11_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__2_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__2_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__2_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__11 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__2 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__2 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__2 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__1 
       (.I0(full_reg),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8_n_0 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__11_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__2_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__2_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__2_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__11 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__2 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__2 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__2 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__2_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0080)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8 
       (.I0(out[0]),
        .I1(wbDataForInputReg),
        .I2(out[1]),
        .I3(out[2]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__2 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__2 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__11_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__2_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__2_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__2_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__11 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__2 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__2 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__2 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__2_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__11_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__1 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__11_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__2_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__2_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__2_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__11 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__2 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__2 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__2 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__5[5]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__5[8]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__5[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .D(p_0_in__5[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .D(p_0_in__5[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__5[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__5[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__5[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__5[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__5[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__5[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__5[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(p_0_in__5[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__2 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__2_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \infer_fifo.wr_addr[9]_i_1__1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(wbDataForInputReg),
        .I3(out[0]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__6[5]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__6[7]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__6[8]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__6[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .D(p_0_in__6[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .D(p_0_in__6[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__6[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__6[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__6[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__6[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__6[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__6[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__6[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__6[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_19
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__12_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_4__1_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__12_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__1_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__1_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__1_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__12_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__1_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__1_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__1_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__12_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__1_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__1_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__1_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__12_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__1_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__1_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__1_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__1_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__3_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [2:0]out;
  wire [9:0]p_0_in__3;
  wire [9:0]p_0_in__4;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__12
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__1
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__1
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__1 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__12_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__1_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__1_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__1_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__12 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__1 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__1 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__1 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__3 
       (.I0(full_reg),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9_n_0 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__12_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__1_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__1_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__1_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__12 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__1 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__1 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__1 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__1_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0020)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9 
       (.I0(wbDataForInputReg),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__1 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__1 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__12_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__1_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__1_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__1_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__12 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__1 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__1 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__1 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__1_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__12_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__3 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__12_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__1_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__1_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__1_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__12 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__1 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__1 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__1 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__3[8]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__3[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .D(p_0_in__3[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .D(p_0_in__3[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__3[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__3[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__3[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__3[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__3[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__3[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__3[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(p_0_in__3[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__1 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__1_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \infer_fifo.wr_addr[9]_i_1__3 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(wbDataForInputReg),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__4[7]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__4[8]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__4[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .D(p_0_in__4[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .D(p_0_in__4[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__4[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__4[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__4[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__4[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__4[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__4[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__4[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__4[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_20
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__13_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__13_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__0_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__0_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__0_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__13_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__0_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__0_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__0_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__13_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__0_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__0_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__0_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__13_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__0_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__0_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__0_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__0_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0__0 ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [2:0]out;
  wire [9:0]p_0_in__1;
  wire [9:0]p_0_in__2;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__13
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__0 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__13_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__0_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__0_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__13 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__0 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__0 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__0 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1 
       (.I0(full_reg),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7_n_0 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__13_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__0_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__0_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__13 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__0 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__0 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__0 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__0_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0040)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(wbDataForInputReg),
        .I3(out[2]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__0 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__13_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__0_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__0_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__13 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__0 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__0 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__0 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__0_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__13_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__13_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__0_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__0_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__13 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__0 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__0 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__0 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0__0 [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0__0 [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0__0 [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0__0 [5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0__0 [7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0__0 [8]),
        .O(p_0_in__1[8]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .D(p_0_in__1[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .D(p_0_in__1[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__0 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \infer_fifo.wr_addr[9]_i_1 
       (.I0(out[2]),
        .I1(wbDataForInputReg),
        .I2(out[0]),
        .I3(out[1]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0__0 [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0__0 [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0__0 [4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0__0 [5]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [6]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0__0 [7]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0__0 [8]),
        .O(p_0_in__2[8]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .D(p_0_in__2[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .D(p_0_in__2[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__2[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__2[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__2[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__2[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__2[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__2[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__2[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__2[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_21
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    out,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]out;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__14_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__14_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__14_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__14_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__14_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2_n_0 ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg__1 ;
  wire \infer_fifo.two_rd_addr[9]_i_1_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__6_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2_n_0 ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg__1 ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [2:0]out;
  wire [9:0]p_0_in;
  wire [9:0]p_0_in__0;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__14
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__14_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__14 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__6 
       (.I0(full_reg),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10_n_0 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__14_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__14 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0004)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10 
       (.I0(out[1]),
        .I1(wbDataForInputReg),
        .I2(out[0]),
        .I3(out[2]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__14_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__14 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__14_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__6 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__14_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__14 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg__1 ),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .D(p_0_in[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .D(p_0_in[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg__1 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg__1 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg__1 ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__1 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg__1 ),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \infer_fifo.wr_addr[9]_i_1__6 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(wbDataForInputReg),
        .I3(out[1]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg__1 ),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .D(p_0_in__0[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .D(p_0_in__0[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg__1 ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_22
   (out,
    wbDataForOutput_reg,
    SR,
    demuxState_reg,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    demuxState_reg_0,
    wbWriteOut,
    din);
  output out;
  output wbDataForOutput_reg;
  output [0:0]SR;
  output demuxState_reg;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input demuxState_reg_0;
  input wbWriteOut;
  input [31:0]din;

  wire [0:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire demuxState_reg;
  wire demuxState_reg_0;
  wire [31:0]din;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__14_n_0;
  wire i__carry_i_3__14_n_0;
  wire i__carry_i_4__14_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__14_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__14_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__14_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__14_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__14_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__14_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__14_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__14_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__14_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__14_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__14_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__14_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__14_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__14_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__29;
  wire [9:0]p_0_in__30;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;
  wire wbDataForOutput_reg;
  wire wbWriteOut;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  assign out = full_reg;
  LUT3 #(
    .INIT(8'h3A)) 
    demuxState_i_1
       (.I0(wbWriteOut),
        .I1(empty_reg),
        .I2(demuxState_reg_0),
        .O(demuxState_reg));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__14
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__14
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__14
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__14_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__14 
       (.I0(empty_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__14_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__14_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__14_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__14 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__14 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__14 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__14_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__14 
       (.I0(full_reg),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__14_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__14_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__14_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__14 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__14 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__14 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__14_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6 
       (.I0(reset),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__6 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__14 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__14_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__14_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__14_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__14 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__14 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__14 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__14_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2__14_n_0,i__carry_i_3__14_n_0,i__carry_i_4__14_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__14 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__14_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__14_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__14_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__14 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__14 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__14 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__14_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__29[0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__29[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__29[2]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__29[3]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__29[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__29[5]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__29[6]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__29[7]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__29[8]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__29[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .D(p_0_in__29[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .D(p_0_in__29[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__29[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__29[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__29[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__29[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__29[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__29[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__29[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__29[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__14 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__14 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__14_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__30[0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__30[1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__30[2]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__30[3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__30[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__30[5]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__30[6]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__30[7]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__30[8]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__30[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .D(p_0_in__30[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .D(p_0_in__30[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__30[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__30[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__30[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__30[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__30[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__30[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__30[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset),
        .D(p_0_in__30[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
  LUT3 #(
    .INIT(8'h04)) 
    wbDataForOutput_i_1
       (.I0(reset),
        .I1(demuxState_reg_0),
        .I2(empty_reg),
        .O(wbDataForOutput_reg));
  LUT3 #(
    .INIT(8'hFD)) 
    \wbOutputData[31]_i_1 
       (.I0(demuxState_reg_0),
        .I1(reset),
        .I2(empty_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_23
   (out,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    din);
  output out;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]din;

  wire [0:0]Q;
  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__13_n_0;
  wire i__carry_i_3__13_n_0;
  wire i__carry_i_4__13_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__0_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__13_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__13_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__13_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__5_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__13_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__13_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__13_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__5_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__13_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__13_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__13_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__5_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__13_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__13_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__13_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__13_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__13_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__27;
  wire [9:0]p_0_in__28;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  assign out = full_reg;
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__0
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__13
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__13
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__13
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__13_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__13 
       (.I0(empty_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__0_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__13_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__13_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__13_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__0 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__13 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__13 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__13 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__13_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__13 
       (.I0(full_reg),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__5_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__13_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__13_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__13_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__5 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__13 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__13 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__13 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__13_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5 
       (.I0(reset),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__5 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__13 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__5_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__13_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__13_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__13_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__5 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__13 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__13 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__13 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__13_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__13_n_0,i__carry_i_3__13_n_0,i__carry_i_4__13_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__13 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__5_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__13_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__13_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__13_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__5 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__13 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__13 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__13 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__13_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__27[0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__27[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__27[2]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__27[3]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__27[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__27[5]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__27[6]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__27[7]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__27[8]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__27[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .D(p_0_in__27[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .D(p_0_in__27[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__27[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__27[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__27[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__27[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__27[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__27[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__27[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__27[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__13 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__13 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__13_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__28[0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__28[1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__28[2]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__28[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__28[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__28[5]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__28[6]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__28[7]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__28[8]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__28[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .D(p_0_in__28[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .D(p_0_in__28[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__28[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__28[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__28[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__28[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__28[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__28[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__28[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset),
        .D(p_0_in__28[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_24
   (out,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    din);
  output out;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]din;

  wire [0:0]Q;
  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_2__12_n_0;
  wire i__carry_i_3__12_n_0;
  wire i__carry_i_4__12_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__1_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__12_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__12_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__12_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__6_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__12_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__12_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__12_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__6_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__12_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__12_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__12_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__6_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__12_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__12_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__12_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__12_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__12_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__25;
  wire [9:0]p_0_in__26;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  assign out = full_reg;
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__1
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__12
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__12
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__12
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__12_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__12 
       (.I0(empty_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__1_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__12_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__12_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__12_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__1 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__12 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__12 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__12 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__12 
       (.I0(full_reg),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__6_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__12_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__12_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__12_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__6 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__12 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__12 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__12 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__12_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4 
       (.I0(reset),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__4 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__12 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__6_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__12_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__12_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__12_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__6 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__12 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__12 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__12 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__12_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__1_n_0,i__carry_i_2__12_n_0,i__carry_i_3__12_n_0,i__carry_i_4__12_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__12 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__6_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__12_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__12_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__12_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__6 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__12 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__12 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__12 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__12_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__25[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__25[1]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__25[2]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__25[3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__25[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__25[5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__25[6]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__25[7]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__25[8]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__25[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .D(p_0_in__25[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .D(p_0_in__25[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__25[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__25[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__25[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__25[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__25[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__25[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__25[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__25[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__12 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__12 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__12_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__26[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__26[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__26[2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__26[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__26[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__26[5]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__26[6]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__26[7]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__26[8]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__26[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .D(p_0_in__26[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .D(p_0_in__26[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__26[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__26[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__26[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__26[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__26[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__26[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__26[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__26[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_25
   (error_reg,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    out,
    \infer_fifo.full_reg_reg_0 ,
    \infer_fifo.full_reg_reg_1 ,
    \infer_fifo.full_reg_reg_2 ,
    din);
  output error_reg;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input out;
  input \infer_fifo.full_reg_reg_0 ;
  input \infer_fifo.full_reg_reg_1 ;
  input \infer_fifo.full_reg_reg_2 ;
  input [31:0]din;

  wire [0:0]Q;
  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire error_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_2__11_n_0;
  wire i__carry_i_3__11_n_0;
  wire i__carry_i_4__11_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__2_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__11_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__11_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__11_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__4_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__11_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__11_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__11_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__4_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__11_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__11_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__11_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__4_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__11_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__11_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__11_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.full_reg_reg_0 ;
  wire \infer_fifo.full_reg_reg_1 ;
  wire \infer_fifo.full_reg_reg_2 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__11_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__11_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire out;
  wire [9:0]p_0_in__23;
  wire [9:0]p_0_in__24;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    error_i_1
       (.I0(full_reg),
        .I1(out),
        .I2(\infer_fifo.full_reg_reg_0 ),
        .I3(\infer_fifo.full_reg_reg_1 ),
        .I4(\infer_fifo.full_reg_reg_2 ),
        .O(error_reg));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__2
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__11
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__11
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__11
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__11_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__11 
       (.I0(empty_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__2_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__11_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__11_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__11_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__2 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__11 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__11 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__11 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__11_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__11 
       (.I0(full_reg),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__4_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__11_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__11_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__11_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__4 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__11 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__11 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__11 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__11_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3 
       (.I0(reset),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__3 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__11 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__4_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__11_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__11_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__11_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__4 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__11 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__11 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__11 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__11_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__11_n_0,i__carry_i_3__11_n_0,i__carry_i_4__11_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__11 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__4_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__11_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__11_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__11_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__4 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__11 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__11 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__11 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__11_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__23[0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__23[1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__23[2]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__23[3]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__23[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__23[5]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__23[6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__23[7]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__23[8]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__23[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .D(p_0_in__23[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .D(p_0_in__23[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__23[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__23[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__23[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__23[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__23[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__23[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__23[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__23[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__11 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__11 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__11_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__24[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__24[1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__24[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__24[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__24[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__24[5]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__24[6]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__24[7]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__24[8]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__24[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .D(p_0_in__24[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .D(p_0_in__24[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__24[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__24[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__24[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__24[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__24[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__24[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__24[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__24[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_26
   (out,
    D,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg_1 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_2 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_3 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_4 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_5 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_6 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_7 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_8 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_9 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_10 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_11 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_12 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_13 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_14 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_15 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_16 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_17 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_18 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_19 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_20 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_21 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_22 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_23 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_24 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_25 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_26 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_27 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_28 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_29 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_30 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_31 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_32 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_33 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_34 ,
    din);
  output out;
  output [31:0]D;
  input wbClk;
  input reset;
  input bftClk;
  input [4:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input [31:0]fifo_out;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_6 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_7 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_8 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_9 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_10 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_11 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_12 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_13 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_14 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_15 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_16 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_17 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_18 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_19 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_20 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_21 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_22 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_23 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_24 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_25 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_26 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_27 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_28 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_29 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_30 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_31 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_32 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_33 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_34 ;
  input [31:0]din;

  wire [31:0]D;
  wire [4:0]Q;
  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  wire [31:0]dout27_out;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_2__10_n_0;
  wire i__carry_i_3__10_n_0;
  wire i__carry_i_4__10_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__3_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__10_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__10_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__10_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__3_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__10_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__10_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__10_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_10 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_11 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_12 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_13 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_14 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_15 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_16 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_17 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_18 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_19 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_20 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_21 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_22 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_23 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_24 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_25 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_26 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_27 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_28 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_29 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_30 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_31 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_32 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_33 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_34 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_6 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_7 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_8 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_9 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__3_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__10_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__10_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__10_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__3_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__10_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__10_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__10_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__10_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__10_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__21;
  wire [9:0]p_0_in__22;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;
  wire \wbOutputData[0]_i_2_n_0 ;
  wire \wbOutputData[10]_i_2_n_0 ;
  wire \wbOutputData[11]_i_2_n_0 ;
  wire \wbOutputData[12]_i_2_n_0 ;
  wire \wbOutputData[13]_i_2_n_0 ;
  wire \wbOutputData[14]_i_2_n_0 ;
  wire \wbOutputData[15]_i_2_n_0 ;
  wire \wbOutputData[16]_i_2_n_0 ;
  wire \wbOutputData[17]_i_2_n_0 ;
  wire \wbOutputData[18]_i_2_n_0 ;
  wire \wbOutputData[19]_i_2_n_0 ;
  wire \wbOutputData[1]_i_2_n_0 ;
  wire \wbOutputData[20]_i_2_n_0 ;
  wire \wbOutputData[21]_i_2_n_0 ;
  wire \wbOutputData[22]_i_2_n_0 ;
  wire \wbOutputData[23]_i_2_n_0 ;
  wire \wbOutputData[24]_i_2_n_0 ;
  wire \wbOutputData[25]_i_2_n_0 ;
  wire \wbOutputData[26]_i_2_n_0 ;
  wire \wbOutputData[27]_i_2_n_0 ;
  wire \wbOutputData[28]_i_2_n_0 ;
  wire \wbOutputData[29]_i_2_n_0 ;
  wire \wbOutputData[2]_i_2_n_0 ;
  wire \wbOutputData[30]_i_2_n_0 ;
  wire \wbOutputData[31]_i_6_n_0 ;
  wire \wbOutputData[3]_i_2_n_0 ;
  wire \wbOutputData[4]_i_2_n_0 ;
  wire \wbOutputData[5]_i_2_n_0 ;
  wire \wbOutputData[6]_i_2_n_0 ;
  wire \wbOutputData[7]_i_2_n_0 ;
  wire \wbOutputData[8]_i_2_n_0 ;
  wire \wbOutputData[9]_i_2_n_0 ;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  assign out = full_reg;
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__3
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__10
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__10
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__10
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__10_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__10 
       (.I0(empty_reg),
        .I1(Q[0]),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__3_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__10_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__10_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__10_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__3 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__10 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__10 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__10 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__10 
       (.I0(full_reg),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__3_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__10_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__10_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__10_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__3 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__10 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__10 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__10 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__10_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(dout27_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2 
       (.I0(reset),
        .I1(empty_reg),
        .I2(Q[0]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__2 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__10 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q[0]),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__3_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__10_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__10_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__10_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__3 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__10 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__10 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__10 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__10_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__3_n_0,i__carry_i_2__10_n_0,i__carry_i_3__10_n_0,i__carry_i_4__10_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__10 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__3_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__10_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__10_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__10_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__3 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__10 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__10 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__10 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__10_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__21[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__21[1]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__21[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__21[3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__21[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__21[5]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__21[6]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__21[7]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__21[8]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__21[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .D(p_0_in__21[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .D(p_0_in__21[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__21[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__21[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__21[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__21[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__21[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__21[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__21[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__21[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__10 
       (.I0(Q[0]),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__10 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__10_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__22[0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__22[1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__22[2]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__22[3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__22[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__22[5]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__22[6]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__22[7]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__22[8]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__22[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .D(p_0_in__22[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .D(p_0_in__22[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__22[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__22[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__22[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__22[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__22[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__22[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__22[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__22[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[0]_i_1 
       (.I0(\wbOutputData[0]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_0 ),
        .I2(Q[4]),
        .I3(fifo_out[0]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[0]_i_2 
       (.I0(dout27_out[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [0]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [0]),
        .O(\wbOutputData[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[10]_i_1 
       (.I0(\wbOutputData[10]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_13 ),
        .I2(Q[4]),
        .I3(fifo_out[10]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[10]_i_2 
       (.I0(dout27_out[10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [10]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [10]),
        .O(\wbOutputData[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[11]_i_1 
       (.I0(\wbOutputData[11]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_14 ),
        .I2(Q[4]),
        .I3(fifo_out[11]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[11]_i_2 
       (.I0(dout27_out[11]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [11]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [11]),
        .O(\wbOutputData[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[12]_i_1 
       (.I0(\wbOutputData[12]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_15 ),
        .I2(Q[4]),
        .I3(fifo_out[12]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[12]_i_2 
       (.I0(dout27_out[12]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [12]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [12]),
        .O(\wbOutputData[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[13]_i_1 
       (.I0(\wbOutputData[13]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_16 ),
        .I2(Q[4]),
        .I3(fifo_out[13]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[13]_i_2 
       (.I0(dout27_out[13]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [13]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [13]),
        .O(\wbOutputData[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[14]_i_1 
       (.I0(\wbOutputData[14]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_17 ),
        .I2(Q[4]),
        .I3(fifo_out[14]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[14]_i_2 
       (.I0(dout27_out[14]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [14]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [14]),
        .O(\wbOutputData[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[15]_i_1 
       (.I0(\wbOutputData[15]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_18 ),
        .I2(Q[4]),
        .I3(fifo_out[15]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[15]_i_2 
       (.I0(dout27_out[15]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [15]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [15]),
        .O(\wbOutputData[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[16]_i_1 
       (.I0(\wbOutputData[16]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_19 ),
        .I2(Q[4]),
        .I3(fifo_out[16]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[16]_i_2 
       (.I0(dout27_out[16]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [16]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [16]),
        .O(\wbOutputData[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[17]_i_1 
       (.I0(\wbOutputData[17]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_20 ),
        .I2(Q[4]),
        .I3(fifo_out[17]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[17]_i_2 
       (.I0(dout27_out[17]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [17]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [17]),
        .O(\wbOutputData[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[18]_i_1 
       (.I0(\wbOutputData[18]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_21 ),
        .I2(Q[4]),
        .I3(fifo_out[18]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[18]_i_2 
       (.I0(dout27_out[18]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [18]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [18]),
        .O(\wbOutputData[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[19]_i_1 
       (.I0(\wbOutputData[19]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_22 ),
        .I2(Q[4]),
        .I3(fifo_out[19]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[19]_i_2 
       (.I0(dout27_out[19]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [19]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [19]),
        .O(\wbOutputData[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[1]_i_1 
       (.I0(\wbOutputData[1]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_4 ),
        .I2(Q[4]),
        .I3(fifo_out[1]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[1]_i_2 
       (.I0(dout27_out[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [1]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [1]),
        .O(\wbOutputData[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[20]_i_1 
       (.I0(\wbOutputData[20]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_23 ),
        .I2(Q[4]),
        .I3(fifo_out[20]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[20]_i_2 
       (.I0(dout27_out[20]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [20]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [20]),
        .O(\wbOutputData[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[21]_i_1 
       (.I0(\wbOutputData[21]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_24 ),
        .I2(Q[4]),
        .I3(fifo_out[21]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[21]_i_2 
       (.I0(dout27_out[21]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [21]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [21]),
        .O(\wbOutputData[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[22]_i_1 
       (.I0(\wbOutputData[22]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_25 ),
        .I2(Q[4]),
        .I3(fifo_out[22]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[22]_i_2 
       (.I0(dout27_out[22]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [22]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [22]),
        .O(\wbOutputData[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[23]_i_1 
       (.I0(\wbOutputData[23]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_26 ),
        .I2(Q[4]),
        .I3(fifo_out[23]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[23]_i_2 
       (.I0(dout27_out[23]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [23]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [23]),
        .O(\wbOutputData[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[24]_i_1 
       (.I0(\wbOutputData[24]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_27 ),
        .I2(Q[4]),
        .I3(fifo_out[24]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[24]_i_2 
       (.I0(dout27_out[24]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [24]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [24]),
        .O(\wbOutputData[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[25]_i_1 
       (.I0(\wbOutputData[25]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_28 ),
        .I2(Q[4]),
        .I3(fifo_out[25]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[25]_i_2 
       (.I0(dout27_out[25]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [25]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [25]),
        .O(\wbOutputData[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[26]_i_1 
       (.I0(\wbOutputData[26]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_29 ),
        .I2(Q[4]),
        .I3(fifo_out[26]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[26]_i_2 
       (.I0(dout27_out[26]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [26]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [26]),
        .O(\wbOutputData[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[27]_i_1 
       (.I0(\wbOutputData[27]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_30 ),
        .I2(Q[4]),
        .I3(fifo_out[27]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[27]_i_2 
       (.I0(dout27_out[27]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [27]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [27]),
        .O(\wbOutputData[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[28]_i_1 
       (.I0(\wbOutputData[28]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_31 ),
        .I2(Q[4]),
        .I3(fifo_out[28]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[28]_i_2 
       (.I0(dout27_out[28]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [28]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [28]),
        .O(\wbOutputData[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[29]_i_1 
       (.I0(\wbOutputData[29]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_32 ),
        .I2(Q[4]),
        .I3(fifo_out[29]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[29]_i_2 
       (.I0(dout27_out[29]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [29]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [29]),
        .O(\wbOutputData[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[2]_i_1 
       (.I0(\wbOutputData[2]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_5 ),
        .I2(Q[4]),
        .I3(fifo_out[2]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[2]_i_2 
       (.I0(dout27_out[2]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [2]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [2]),
        .O(\wbOutputData[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[30]_i_1 
       (.I0(\wbOutputData[30]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_33 ),
        .I2(Q[4]),
        .I3(fifo_out[30]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[30]_i_2 
       (.I0(dout27_out[30]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [30]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [30]),
        .O(\wbOutputData[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[31]_i_3 
       (.I0(\wbOutputData[31]_i_6_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_34 ),
        .I2(Q[4]),
        .I3(fifo_out[31]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[31]_i_6 
       (.I0(dout27_out[31]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [31]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [31]),
        .O(\wbOutputData[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[3]_i_1 
       (.I0(\wbOutputData[3]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_6 ),
        .I2(Q[4]),
        .I3(fifo_out[3]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[3]_i_2 
       (.I0(dout27_out[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [3]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [3]),
        .O(\wbOutputData[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[4]_i_1 
       (.I0(\wbOutputData[4]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_7 ),
        .I2(Q[4]),
        .I3(fifo_out[4]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[4]_i_2 
       (.I0(dout27_out[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [4]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [4]),
        .O(\wbOutputData[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[5]_i_1 
       (.I0(\wbOutputData[5]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_8 ),
        .I2(Q[4]),
        .I3(fifo_out[5]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[5]_i_2 
       (.I0(dout27_out[5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [5]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [5]),
        .O(\wbOutputData[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[6]_i_1 
       (.I0(\wbOutputData[6]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_9 ),
        .I2(Q[4]),
        .I3(fifo_out[6]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[6]_i_2 
       (.I0(dout27_out[6]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [6]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [6]),
        .O(\wbOutputData[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[7]_i_1 
       (.I0(\wbOutputData[7]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_10 ),
        .I2(Q[4]),
        .I3(fifo_out[7]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[7]_i_2 
       (.I0(dout27_out[7]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [7]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [7]),
        .O(\wbOutputData[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[8]_i_1 
       (.I0(\wbOutputData[8]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_11 ),
        .I2(Q[4]),
        .I3(fifo_out[8]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[8]_i_2 
       (.I0(dout27_out[8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [8]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [8]),
        .O(\wbOutputData[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wbOutputData[9]_i_1 
       (.I0(\wbOutputData[9]_i_2_n_0 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_12 ),
        .I2(Q[4]),
        .I3(fifo_out[9]),
        .I4(Q[3]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[9]_i_2 
       (.I0(dout27_out[9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\infer_fifo.block_ram_performance.fifo_ram_reg_2 [9]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 [9]),
        .O(\wbOutputData[9]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_27
   (out,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    din);
  output out;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]din;

  wire [0:0]Q;
  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_2__9_n_0;
  wire i__carry_i_3__9_n_0;
  wire i__carry_i_4__9_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__4_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__9_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__9_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__9_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__2_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__9_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__9_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__9_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__2_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__9_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__9_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__9_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__2_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__9_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__9_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__9_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__9_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__9_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__19;
  wire [9:0]p_0_in__20;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  assign out = full_reg;
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__4
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__9
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__9
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__9
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__9_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__9 
       (.I0(empty_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__4_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__9_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__9_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__9_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__4 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__9 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__9 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__9 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__9 
       (.I0(full_reg),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__2_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__9_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__9_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__9_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__2 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__9 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__9 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__9 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__9_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1 
       (.I0(reset),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__1 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__9 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__2_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__9_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__9_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__9_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__2 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__9 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__9 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__9 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__9_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__4_n_0,i__carry_i_2__9_n_0,i__carry_i_3__9_n_0,i__carry_i_4__9_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__9 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__2_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__9_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__9_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__9_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__2 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__9 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__9 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__9 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__9_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__19[0]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__19[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__19[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__19[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__19[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__19[5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__19[6]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__19[7]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__19[8]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__19[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .D(p_0_in__19[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .D(p_0_in__19[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__19[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__19[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__19[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__19[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__19[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__19[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__19[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__19[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__9 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__9 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__20[0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__20[1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__20[2]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__20[3]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__20[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__20[5]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__20[6]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__20[7]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__20[8]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__20[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .D(p_0_in__20[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .D(p_0_in__20[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__20[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__20[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__20[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__20[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__20[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__20[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__20[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__20[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_28
   (error_reg,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    Q,
    \validForEgressFifo_reg[9] ,
    out,
    \infer_fifo.full_reg_reg_0 ,
    \infer_fifo.full_reg_reg_1 ,
    din);
  output error_reg;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input out;
  input \infer_fifo.full_reg_reg_0 ;
  input \infer_fifo.full_reg_reg_1 ;
  input [31:0]din;

  wire [0:0]Q;
  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  (* async_reg = "true" *) wire empty_reg;
  wire error_reg;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_2__8_n_0;
  wire i__carry_i_3__8_n_0;
  wire i__carry_i_4__8_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__5_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__8_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__8_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__8_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__1_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__8_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__8_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__8_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__1_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__8_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__8_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__8_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__1_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__8_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__8_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__8_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.full_reg_reg_0 ;
  wire \infer_fifo.full_reg_reg_1 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__8_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__8_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire out;
  wire [9:0]p_0_in__17;
  wire [9:0]p_0_in__18;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    error_i_2
       (.I0(full_reg),
        .I1(out),
        .I2(\infer_fifo.full_reg_reg_0 ),
        .I3(\infer_fifo.full_reg_reg_1 ),
        .O(error_reg));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__5
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__8
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__8
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__8
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__8_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__8 
       (.I0(empty_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__5_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__8_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__8_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__8_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__5 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__8 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__8 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__8 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__8_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__8 
       (.I0(full_reg),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__1_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__8_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__8_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__8_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__1 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__8 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__8 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__8 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__8_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0 
       (.I0(reset),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__0 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__8 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__1_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__8_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__8_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__8_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__1 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__8 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__8 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__8 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__8_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__5_n_0,i__carry_i_2__8_n_0,i__carry_i_3__8_n_0,i__carry_i_4__8_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__8 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__1_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__8_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__8_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__8_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__1 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__8 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__8 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__8 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__8_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__17[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__17[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__17[2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__17[3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__17[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__17[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__17[6]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__17[7]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__17[8]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__17[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .D(p_0_in__17[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .D(p_0_in__17[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__17[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__17[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__17[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__17[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__17[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__17[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__17[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__17[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__8 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__8 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__8_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__18[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__18[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__18[2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__18[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__18[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__18[5]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__18[6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__18[7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__18[8]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__18[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .D(p_0_in__18[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .D(p_0_in__18[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__18[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__18[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__18[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__18[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__18[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__18[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__18[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__18[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_29
   (out,
    \wbOutputData_reg[0] ,
    \wbOutputData_reg[1] ,
    \wbOutputData_reg[2] ,
    \wbOutputData_reg[3] ,
    \wbOutputData_reg[4] ,
    \wbOutputData_reg[5] ,
    \wbOutputData_reg[6] ,
    \wbOutputData_reg[7] ,
    \wbOutputData_reg[8] ,
    \wbOutputData_reg[9] ,
    \wbOutputData_reg[10] ,
    \wbOutputData_reg[11] ,
    \wbOutputData_reg[12] ,
    \wbOutputData_reg[13] ,
    \wbOutputData_reg[14] ,
    \wbOutputData_reg[15] ,
    \wbOutputData_reg[16] ,
    \wbOutputData_reg[17] ,
    \wbOutputData_reg[18] ,
    \wbOutputData_reg[19] ,
    \wbOutputData_reg[20] ,
    \wbOutputData_reg[21] ,
    \wbOutputData_reg[22] ,
    \wbOutputData_reg[23] ,
    \wbOutputData_reg[24] ,
    \wbOutputData_reg[25] ,
    \wbOutputData_reg[26] ,
    \wbOutputData_reg[27] ,
    \wbOutputData_reg[28] ,
    \wbOutputData_reg[29] ,
    \wbOutputData_reg[30] ,
    \wbOutputData_reg[31] ,
    wbClk,
    reset,
    bftClk,
    \fifoSelect_reg[0] ,
    Q,
    \fifoSelect_reg[2] ,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    din);
  output out;
  output \wbOutputData_reg[0] ;
  output \wbOutputData_reg[1] ;
  output \wbOutputData_reg[2] ;
  output \wbOutputData_reg[3] ;
  output \wbOutputData_reg[4] ;
  output \wbOutputData_reg[5] ;
  output \wbOutputData_reg[6] ;
  output \wbOutputData_reg[7] ;
  output \wbOutputData_reg[8] ;
  output \wbOutputData_reg[9] ;
  output \wbOutputData_reg[10] ;
  output \wbOutputData_reg[11] ;
  output \wbOutputData_reg[12] ;
  output \wbOutputData_reg[13] ;
  output \wbOutputData_reg[14] ;
  output \wbOutputData_reg[15] ;
  output \wbOutputData_reg[16] ;
  output \wbOutputData_reg[17] ;
  output \wbOutputData_reg[18] ;
  output \wbOutputData_reg[19] ;
  output \wbOutputData_reg[20] ;
  output \wbOutputData_reg[21] ;
  output \wbOutputData_reg[22] ;
  output \wbOutputData_reg[23] ;
  output \wbOutputData_reg[24] ;
  output \wbOutputData_reg[25] ;
  output \wbOutputData_reg[26] ;
  output \wbOutputData_reg[27] ;
  output \wbOutputData_reg[28] ;
  output \wbOutputData_reg[29] ;
  output \wbOutputData_reg[30] ;
  output \wbOutputData_reg[31] ;
  input wbClk;
  input reset;
  input bftClk;
  input \fifoSelect_reg[0] ;
  input [0:0]Q;
  input [1:0]\fifoSelect_reg[2] ;
  input [31:0]fifo_out;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input [31:0]din;

  wire [0:0]Q;
  (* async_reg = "true" *) wire almost_empty_reg;
  (* async_reg = "true" *) wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  wire [31:0]dout36_out;
  (* async_reg = "true" *) wire empty_reg;
  wire \fifoSelect_reg[0] ;
  wire [1:0]\fifoSelect_reg[2] ;
  wire [31:0]fifo_out;
  (* async_reg = "true" *) wire full_reg;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_2__7_n_0;
  wire i__carry_i_3__7_n_0;
  wire i__carry_i_4__7_n_0;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_1__6_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_2__7_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_3__7_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_i_4__7_n_0 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_empty_reg_reg3_carry_n_3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_1__0_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_2__7_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_3__7_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_i_4__7_n_0 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_1 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_2 ;
  wire \infer_fifo.almost_full_reg_reg3_carry_n_3 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.empty_reg_reg2_carry_i_1__0_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_2__7_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_3__7_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_i_4__7_n_0 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_carry_n_3 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ;
  wire \infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg2_carry_i_1__0_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_2__7_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_3__7_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_i_4__7_n_0 ;
  wire \infer_fifo.full_reg_reg2_carry_n_1 ;
  wire \infer_fifo.full_reg_reg2_carry_n_2 ;
  wire \infer_fifo.full_reg_reg2_carry_n_3 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ;
  wire [9:9]\infer_fifo.rd_addr_tmp_reg ;
  wire [8:0]\infer_fifo.rd_addr_tmp_reg__0 ;
  wire \infer_fifo.two_rd_addr[9]_i_1__7_n_0 ;
  wire \infer_fifo.wr_addr[9]_i_1__7_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ;
  wire [9:9]\infer_fifo.wr_addr_tmp_reg ;
  wire [8:0]\infer_fifo.wr_addr_tmp_reg__0 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__15;
  wire [9:0]p_0_in__16;
  wire [9:0]rd_addr;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire wbClk;
  wire \wbOutputData_reg[0] ;
  wire \wbOutputData_reg[10] ;
  wire \wbOutputData_reg[11] ;
  wire \wbOutputData_reg[12] ;
  wire \wbOutputData_reg[13] ;
  wire \wbOutputData_reg[14] ;
  wire \wbOutputData_reg[15] ;
  wire \wbOutputData_reg[16] ;
  wire \wbOutputData_reg[17] ;
  wire \wbOutputData_reg[18] ;
  wire \wbOutputData_reg[19] ;
  wire \wbOutputData_reg[1] ;
  wire \wbOutputData_reg[20] ;
  wire \wbOutputData_reg[21] ;
  wire \wbOutputData_reg[22] ;
  wire \wbOutputData_reg[23] ;
  wire \wbOutputData_reg[24] ;
  wire \wbOutputData_reg[25] ;
  wire \wbOutputData_reg[26] ;
  wire \wbOutputData_reg[27] ;
  wire \wbOutputData_reg[28] ;
  wire \wbOutputData_reg[29] ;
  wire \wbOutputData_reg[2] ;
  wire \wbOutputData_reg[30] ;
  wire \wbOutputData_reg[31] ;
  wire \wbOutputData_reg[3] ;
  wire \wbOutputData_reg[4] ;
  wire \wbOutputData_reg[5] ;
  wire \wbOutputData_reg[6] ;
  wire \wbOutputData_reg[7] ;
  wire \wbOutputData_reg[8] ;
  wire \wbOutputData_reg[9] ;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED ;

  assign out = full_reg;
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__6
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(i__carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__7
       (.I0(next_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(next_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(next_rd_addr[7]),
        .O(i__carry_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__7
       (.I0(next_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(next_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(next_rd_addr[4]),
        .O(i__carry_i_3__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__7
       (.I0(next_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(next_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(next_rd_addr[1]),
        .O(i__carry_i_4__7_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_empty_reg_i_1__7 
       (.I0(empty_reg),
        .I1(\fifoSelect_reg[0] ),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
  CARRY4 \infer_fifo.almost_empty_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\infer_fifo.almost_empty_reg_reg3_carry_n_1 ,\infer_fifo.almost_empty_reg_reg3_carry_n_2 ,\infer_fifo.almost_empty_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_empty_reg_reg3_carry_i_1__6_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_2__7_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_3__7_n_0 ,\infer_fifo.almost_empty_reg_reg3_carry_i_4__7_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_1__6 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_2__7 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_3__7 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_empty_reg_reg3_carry_i_4__7 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\infer_fifo.almost_empty_reg_reg3_carry_i_4__7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \infer_fifo.almost_full_reg_i_1__7 
       (.I0(full_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
  CARRY4 \infer_fifo.almost_full_reg_reg3_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\infer_fifo.almost_full_reg_reg3_carry_n_1 ,\infer_fifo.almost_full_reg_reg3_carry_n_2 ,\infer_fifo.almost_full_reg_reg3_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg3_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.almost_full_reg_reg3_carry_i_1__0_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_2__7_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_3__7_n_0 ,\infer_fifo.almost_full_reg_reg3_carry_i_4__7_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_1__0 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_2__7 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_3__7 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.almost_full_reg_reg3_carry_i_4__7 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\infer_fifo.almost_full_reg_reg3_carry_i_4__7_n_0 ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(dout36_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Q),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1_n_0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1 
       (.I0(reset),
        .I1(empty_reg),
        .I2(\fifoSelect_reg[0] ),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__7 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(\fifoSelect_reg[0] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\infer_fifo.empty_reg_reg2_carry_n_1 ,\infer_fifo.empty_reg_reg2_carry_n_2 ,\infer_fifo.empty_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.empty_reg_reg2_carry_i_1__0_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_2__7_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_3__7_n_0 ,\infer_fifo.empty_reg_reg2_carry_i_4__7_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_reg2_carry_i_1__0 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_2__7 
       (.I0(wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_3__7 
       (.I0(wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_reg2_carry_i_4__7 
       (.I0(wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_reg2_carry_i_4__7_n_0 ));
  CARRY4 \infer_fifo.empty_reg_reg2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_1 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_2 ,\infer_fifo.empty_reg_reg2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__6_n_0,i__carry_i_2__7_n_0,i__carry_i_3__7_n_0,i__carry_i_4__7_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__7 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg2_carry 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\infer_fifo.full_reg_reg2_carry_n_1 ,\infer_fifo.full_reg_reg2_carry_n_2 ,\infer_fifo.full_reg_reg2_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg2_carry_O_UNCONNECTED [3:0]),
        .S({\infer_fifo.full_reg_reg2_carry_i_1__0_n_0 ,\infer_fifo.full_reg_reg2_carry_i_2__7_n_0 ,\infer_fifo.full_reg_reg2_carry_i_3__7_n_0 ,\infer_fifo.full_reg_reg2_carry_i_4__7_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_reg2_carry_i_1__0 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_reg2_carry_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_2__7 
       (.I0(next_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(next_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(next_wr_addr[7]),
        .O(\infer_fifo.full_reg_reg2_carry_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_3__7 
       (.I0(next_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(next_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(next_wr_addr[4]),
        .O(\infer_fifo.full_reg_reg2_carry_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_reg2_carry_i_4__7 
       (.I0(next_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(next_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(next_wr_addr[1]),
        .O(\infer_fifo.full_reg_reg2_carry_i_4__7_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(p_0_in__15[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(p_0_in__15[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(p_0_in__15[2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(p_0_in__15[3]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(p_0_in__15[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(p_0_in__15[5]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(p_0_in__15[6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(p_0_in__15[7]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(p_0_in__15[8]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.rd_addr_tmp_reg ),
        .O(p_0_in__15[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .D(p_0_in__15[0]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .D(p_0_in__15[1]),
        .PRE(reset),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__15[2]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__15[3]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__15[4]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__15[5]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__15[6]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__15[7]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__15[8]),
        .Q(\infer_fifo.rd_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__15[9]),
        .Q(\infer_fifo.rd_addr_tmp_reg ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [0]),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [1]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [2]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [3]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [4]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [5]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [6]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [7]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg ),
        .I1(\infer_fifo.rd_addr_tmp_reg__0 [8]),
        .O(two_rd_addr0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.two_rd_addr[9]_i_1__7 
       (.I0(\fifoSelect_reg[0] ),
        .I1(empty_reg),
        .O(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\infer_fifo.two_rd_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.rd_addr_tmp_reg ),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(two_wr_addr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(two_wr_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(\infer_fifo.wr_addr_tmp_reg ),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__7 
       (.I0(Q),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .O(p_0_in__16[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .O(p_0_in__16[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .O(p_0_in__16[2]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .O(p_0_in__16[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(p_0_in__16[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .O(p_0_in__16[5]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .O(p_0_in__16[6]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .O(p_0_in__16[7]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .O(p_0_in__16[8]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [7]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [6]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [8]),
        .I4(\infer_fifo.wr_addr_tmp_reg ),
        .O(p_0_in__16[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg__0 [5]),
        .I1(\infer_fifo.wr_addr_tmp_reg__0 [3]),
        .I2(\infer_fifo.wr_addr_tmp_reg__0 [1]),
        .I3(\infer_fifo.wr_addr_tmp_reg__0 [0]),
        .I4(\infer_fifo.wr_addr_tmp_reg__0 [2]),
        .I5(\infer_fifo.wr_addr_tmp_reg__0 [4]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .D(p_0_in__16[0]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .D(p_0_in__16[1]),
        .PRE(reset),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__16[2]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__16[3]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__16[4]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__16[5]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__16[6]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__16[7]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__16[8]),
        .Q(\infer_fifo.wr_addr_tmp_reg__0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset),
        .D(p_0_in__16[9]),
        .Q(\infer_fifo.wr_addr_tmp_reg ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[0]_i_3 
       (.I0(dout36_out[0]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[0]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]),
        .O(\wbOutputData_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[10]_i_3 
       (.I0(dout36_out[10]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[10]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]),
        .O(\wbOutputData_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[11]_i_3 
       (.I0(dout36_out[11]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[11]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]),
        .O(\wbOutputData_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[12]_i_3 
       (.I0(dout36_out[12]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[12]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]),
        .O(\wbOutputData_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[13]_i_3 
       (.I0(dout36_out[13]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[13]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]),
        .O(\wbOutputData_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[14]_i_3 
       (.I0(dout36_out[14]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[14]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]),
        .O(\wbOutputData_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[15]_i_3 
       (.I0(dout36_out[15]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[15]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]),
        .O(\wbOutputData_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[16]_i_3 
       (.I0(dout36_out[16]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[16]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [16]),
        .O(\wbOutputData_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[17]_i_3 
       (.I0(dout36_out[17]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[17]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [17]),
        .O(\wbOutputData_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[18]_i_3 
       (.I0(dout36_out[18]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[18]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [18]),
        .O(\wbOutputData_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[19]_i_3 
       (.I0(dout36_out[19]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[19]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [19]),
        .O(\wbOutputData_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[1]_i_3 
       (.I0(dout36_out[1]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[1]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]),
        .O(\wbOutputData_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[20]_i_3 
       (.I0(dout36_out[20]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[20]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [20]),
        .O(\wbOutputData_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[21]_i_3 
       (.I0(dout36_out[21]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[21]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [21]),
        .O(\wbOutputData_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[22]_i_3 
       (.I0(dout36_out[22]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[22]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [22]),
        .O(\wbOutputData_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[23]_i_3 
       (.I0(dout36_out[23]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[23]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [23]),
        .O(\wbOutputData_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[24]_i_3 
       (.I0(dout36_out[24]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[24]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [24]),
        .O(\wbOutputData_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[25]_i_3 
       (.I0(dout36_out[25]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[25]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [25]),
        .O(\wbOutputData_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[26]_i_3 
       (.I0(dout36_out[26]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[26]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [26]),
        .O(\wbOutputData_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[27]_i_3 
       (.I0(dout36_out[27]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[27]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [27]),
        .O(\wbOutputData_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[28]_i_3 
       (.I0(dout36_out[28]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[28]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [28]),
        .O(\wbOutputData_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[29]_i_3 
       (.I0(dout36_out[29]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[29]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [29]),
        .O(\wbOutputData_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[2]_i_3 
       (.I0(dout36_out[2]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[2]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]),
        .O(\wbOutputData_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[30]_i_3 
       (.I0(dout36_out[30]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[30]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [30]),
        .O(\wbOutputData_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[31]_i_7 
       (.I0(dout36_out[31]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[31]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [31]),
        .O(\wbOutputData_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[3]_i_3 
       (.I0(dout36_out[3]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[3]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]),
        .O(\wbOutputData_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[4]_i_3 
       (.I0(dout36_out[4]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[4]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]),
        .O(\wbOutputData_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[5]_i_3 
       (.I0(dout36_out[5]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[5]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]),
        .O(\wbOutputData_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[6]_i_3 
       (.I0(dout36_out[6]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[6]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]),
        .O(\wbOutputData_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[7]_i_3 
       (.I0(dout36_out[7]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[7]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]),
        .O(\wbOutputData_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[8]_i_3 
       (.I0(dout36_out[8]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[8]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]),
        .O(\wbOutputData_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[9]_i_3 
       (.I0(dout36_out[9]),
        .I1(\fifoSelect_reg[0] ),
        .I2(\fifoSelect_reg[2] [1]),
        .I3(fifo_out[9]),
        .I4(\fifoSelect_reg[2] [0]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]),
        .O(\wbOutputData_reg[9] ));
endmodule

(* C_BRAM_ADDR_WIDTH = "10" *) (* C_BRAM_INST_MODE = "EXTERNAL" *) (* C_ECC = "0" *) 
(* C_ECC_ONOFF_RESET_VALUE = "0" *) (* C_ECC_TYPE = "0" *) (* C_FAMILY = "zynq" *) 
(* C_FAULT_INJECT = "0" *) (* C_MEMORY_DEPTH = "1024" *) (* C_SELECT_XPM = "0" *) 
(* C_SINGLE_PORT_BRAM = "1" *) (* C_S_AXI_ADDR_WIDTH = "12" *) (* C_S_AXI_CTRL_ADDR_WIDTH = "32" *) 
(* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_ID_WIDTH = "12" *) 
(* C_S_AXI_PROTOCOL = "AXI4" *) (* C_S_AXI_SUPPORTS_NARROW_BURST = "0" *) (* ORIG_REF_NAME = "axi_bram_ctrl" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module zynq_bd_axi_bram_ctrl
   (s_axi_aclk,
    s_axi_aresetn,
    ecc_interrupt,
    ecc_ue,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_ctrl_awvalid,
    s_axi_ctrl_awready,
    s_axi_ctrl_awaddr,
    s_axi_ctrl_wdata,
    s_axi_ctrl_wvalid,
    s_axi_ctrl_wready,
    s_axi_ctrl_bresp,
    s_axi_ctrl_bvalid,
    s_axi_ctrl_bready,
    s_axi_ctrl_araddr,
    s_axi_ctrl_arvalid,
    s_axi_ctrl_arready,
    s_axi_ctrl_rdata,
    s_axi_ctrl_rresp,
    s_axi_ctrl_rvalid,
    s_axi_ctrl_rready,
    bram_rst_a,
    bram_clk_a,
    bram_en_a,
    bram_we_a,
    bram_addr_a,
    bram_wrdata_a,
    bram_rddata_a,
    bram_rst_b,
    bram_clk_b,
    bram_en_b,
    bram_we_b,
    bram_addr_b,
    bram_wrdata_b,
    bram_rddata_b);
  input s_axi_aclk;
  input s_axi_aresetn;
  output ecc_interrupt;
  output ecc_ue;
  input [11:0]s_axi_awid;
  input [11:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [11:0]s_axi_arid;
  input [11:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input s_axi_arvalid;
  output s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_ctrl_awvalid;
  output s_axi_ctrl_awready;
  input [31:0]s_axi_ctrl_awaddr;
  input [31:0]s_axi_ctrl_wdata;
  input s_axi_ctrl_wvalid;
  output s_axi_ctrl_wready;
  output [1:0]s_axi_ctrl_bresp;
  output s_axi_ctrl_bvalid;
  input s_axi_ctrl_bready;
  input [31:0]s_axi_ctrl_araddr;
  input s_axi_ctrl_arvalid;
  output s_axi_ctrl_arready;
  output [31:0]s_axi_ctrl_rdata;
  output [1:0]s_axi_ctrl_rresp;
  output s_axi_ctrl_rvalid;
  input s_axi_ctrl_rready;
  output bram_rst_a;
  output bram_clk_a;
  output bram_en_a;
  output [3:0]bram_we_a;
  output [11:0]bram_addr_a;
  output [31:0]bram_wrdata_a;
  input [31:0]bram_rddata_a;
  output bram_rst_b;
  output bram_clk_b;
  output bram_en_b;
  output [3:0]bram_we_b;
  output [11:0]bram_addr_b;
  output [31:0]bram_wrdata_b;
  input [31:0]bram_rddata_b;

  wire \<const0> ;
  wire [11:2]\^bram_addr_a ;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire bram_rst_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign bram_addr_a[11:2] = \^bram_addr_a [11:2];
  assign bram_addr_a[1] = \<const0> ;
  assign bram_addr_a[0] = \<const0> ;
  assign bram_addr_b[11] = \<const0> ;
  assign bram_addr_b[10] = \<const0> ;
  assign bram_addr_b[9] = \<const0> ;
  assign bram_addr_b[8] = \<const0> ;
  assign bram_addr_b[7] = \<const0> ;
  assign bram_addr_b[6] = \<const0> ;
  assign bram_addr_b[5] = \<const0> ;
  assign bram_addr_b[4] = \<const0> ;
  assign bram_addr_b[3] = \<const0> ;
  assign bram_addr_b[2] = \<const0> ;
  assign bram_addr_b[1] = \<const0> ;
  assign bram_addr_b[0] = \<const0> ;
  assign bram_clk_a = s_axi_aclk;
  assign bram_clk_b = \<const0> ;
  assign bram_en_b = \<const0> ;
  assign bram_rst_b = \<const0> ;
  assign bram_we_b[3] = \<const0> ;
  assign bram_we_b[2] = \<const0> ;
  assign bram_we_b[1] = \<const0> ;
  assign bram_we_b[0] = \<const0> ;
  assign bram_wrdata_b[31] = \<const0> ;
  assign bram_wrdata_b[30] = \<const0> ;
  assign bram_wrdata_b[29] = \<const0> ;
  assign bram_wrdata_b[28] = \<const0> ;
  assign bram_wrdata_b[27] = \<const0> ;
  assign bram_wrdata_b[26] = \<const0> ;
  assign bram_wrdata_b[25] = \<const0> ;
  assign bram_wrdata_b[24] = \<const0> ;
  assign bram_wrdata_b[23] = \<const0> ;
  assign bram_wrdata_b[22] = \<const0> ;
  assign bram_wrdata_b[21] = \<const0> ;
  assign bram_wrdata_b[20] = \<const0> ;
  assign bram_wrdata_b[19] = \<const0> ;
  assign bram_wrdata_b[18] = \<const0> ;
  assign bram_wrdata_b[17] = \<const0> ;
  assign bram_wrdata_b[16] = \<const0> ;
  assign bram_wrdata_b[15] = \<const0> ;
  assign bram_wrdata_b[14] = \<const0> ;
  assign bram_wrdata_b[13] = \<const0> ;
  assign bram_wrdata_b[12] = \<const0> ;
  assign bram_wrdata_b[11] = \<const0> ;
  assign bram_wrdata_b[10] = \<const0> ;
  assign bram_wrdata_b[9] = \<const0> ;
  assign bram_wrdata_b[8] = \<const0> ;
  assign bram_wrdata_b[7] = \<const0> ;
  assign bram_wrdata_b[6] = \<const0> ;
  assign bram_wrdata_b[5] = \<const0> ;
  assign bram_wrdata_b[4] = \<const0> ;
  assign bram_wrdata_b[3] = \<const0> ;
  assign bram_wrdata_b[2] = \<const0> ;
  assign bram_wrdata_b[1] = \<const0> ;
  assign bram_wrdata_b[0] = \<const0> ;
  assign ecc_interrupt = \<const0> ;
  assign ecc_ue = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_ctrl_arready = \<const0> ;
  assign s_axi_ctrl_awready = \<const0> ;
  assign s_axi_ctrl_bresp[1] = \<const0> ;
  assign s_axi_ctrl_bresp[0] = \<const0> ;
  assign s_axi_ctrl_bvalid = \<const0> ;
  assign s_axi_ctrl_rdata[31] = \<const0> ;
  assign s_axi_ctrl_rdata[30] = \<const0> ;
  assign s_axi_ctrl_rdata[29] = \<const0> ;
  assign s_axi_ctrl_rdata[28] = \<const0> ;
  assign s_axi_ctrl_rdata[27] = \<const0> ;
  assign s_axi_ctrl_rdata[26] = \<const0> ;
  assign s_axi_ctrl_rdata[25] = \<const0> ;
  assign s_axi_ctrl_rdata[24] = \<const0> ;
  assign s_axi_ctrl_rdata[23] = \<const0> ;
  assign s_axi_ctrl_rdata[22] = \<const0> ;
  assign s_axi_ctrl_rdata[21] = \<const0> ;
  assign s_axi_ctrl_rdata[20] = \<const0> ;
  assign s_axi_ctrl_rdata[19] = \<const0> ;
  assign s_axi_ctrl_rdata[18] = \<const0> ;
  assign s_axi_ctrl_rdata[17] = \<const0> ;
  assign s_axi_ctrl_rdata[16] = \<const0> ;
  assign s_axi_ctrl_rdata[15] = \<const0> ;
  assign s_axi_ctrl_rdata[14] = \<const0> ;
  assign s_axi_ctrl_rdata[13] = \<const0> ;
  assign s_axi_ctrl_rdata[12] = \<const0> ;
  assign s_axi_ctrl_rdata[11] = \<const0> ;
  assign s_axi_ctrl_rdata[10] = \<const0> ;
  assign s_axi_ctrl_rdata[9] = \<const0> ;
  assign s_axi_ctrl_rdata[8] = \<const0> ;
  assign s_axi_ctrl_rdata[7] = \<const0> ;
  assign s_axi_ctrl_rdata[6] = \<const0> ;
  assign s_axi_ctrl_rdata[5] = \<const0> ;
  assign s_axi_ctrl_rdata[4] = \<const0> ;
  assign s_axi_ctrl_rdata[3] = \<const0> ;
  assign s_axi_ctrl_rdata[2] = \<const0> ;
  assign s_axi_ctrl_rdata[1] = \<const0> ;
  assign s_axi_ctrl_rdata[0] = \<const0> ;
  assign s_axi_ctrl_rresp[1] = \<const0> ;
  assign s_axi_ctrl_rresp[0] = \<const0> ;
  assign s_axi_ctrl_rvalid = \<const0> ;
  assign s_axi_ctrl_wready = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  zynq_bd_axi_bram_ctrl_top \gext_inst.abcv4_0_ext_inst 
       (.axi_rvalid_int_reg(s_axi_rvalid),
        .bram_addr_a(\^bram_addr_a ),
        .bram_en_a(bram_en_a),
        .bram_rddata_a(bram_rddata_a),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .\bvalid_cnt_reg[2] (s_axi_bvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[11:2]),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[11:2]),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen[3:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .\skid_buffer_reg[34] (s_axi_rlast),
        .\wrap_burst_total_reg[0] (bram_rst_a));
endmodule

(* ORIG_REF_NAME = "axi_bram_ctrl_top" *) 
module zynq_bd_axi_bram_ctrl_top
   (\wrap_burst_total_reg[0] ,
    axi_rvalid_int_reg,
    \skid_buffer_reg[34] ,
    bram_addr_a,
    \bvalid_cnt_reg[2] ,
    s_axi_bid,
    bram_wrdata_a,
    s_axi_rid,
    s_axi_rdata,
    s_axi_awready,
    s_axi_arready,
    bram_we_a,
    bram_en_a,
    s_axi_wready,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_aclk,
    s_axi_awid,
    s_axi_rready,
    s_axi_awlen,
    s_axi_wlast,
    s_axi_bready,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_arid,
    bram_rddata_a,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awburst);
  output \wrap_burst_total_reg[0] ;
  output axi_rvalid_int_reg;
  output \skid_buffer_reg[34] ;
  output [9:0]bram_addr_a;
  output \bvalid_cnt_reg[2] ;
  output [11:0]s_axi_bid;
  output [31:0]bram_wrdata_a;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output s_axi_awready;
  output s_axi_arready;
  output [3:0]bram_we_a;
  output bram_en_a;
  output s_axi_wready;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input s_axi_rready;
  input [3:0]s_axi_awlen;
  input s_axi_wlast;
  input s_axi_bready;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [11:0]s_axi_arid;
  input [31:0]bram_rddata_a;
  input s_axi_arvalid;
  input [9:0]s_axi_araddr;
  input [9:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [1:0]s_axi_awburst;

  wire axi_rvalid_int_reg;
  wire [9:0]bram_addr_a;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire \bvalid_cnt_reg[2] ;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire \skid_buffer_reg[34] ;
  wire \wrap_burst_total_reg[0] ;

  zynq_bd_full_axi \GEN_AXI4.I_FULL_AXI 
       (.axi_rvalid_int_reg(axi_rvalid_int_reg),
        .bram_addr_a(bram_addr_a),
        .bram_en_a(bram_en_a),
        .bram_rddata_a(bram_rddata_a),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .\bvalid_cnt_reg[2] (\bvalid_cnt_reg[2] ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .\skid_buffer_reg[34] (\skid_buffer_reg[34] ),
        .\wrap_burst_total_reg[0] (\wrap_burst_total_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_addr_arbiter" *) 
module zynq_bd_axi_crossbar_v2_1_11_addr_arbiter
   (\gen_multi_thread.accept_cnt_reg[2] ,
    aa_mi_arvalid,
    match,
    \gen_axi.s_axi_rid_i_reg[11] ,
    E,
    s_axi_rlast_i0,
    UNCONN_OUT,
    \gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ,
    ADDRESS_HIT_0,
    target_mi_enc,
    \gen_no_arbiter.m_target_hot_i_reg[1]_0 ,
    \gen_master_slots[1].r_issuing_cnt_reg[11] ,
    \gen_master_slots[0].r_issuing_cnt_reg[3] ,
    aa_mi_arready__1,
    p_49_in,
    p_31_in,
    m_axi_arvalid,
    \gen_master_slots[2].r_issuing_cnt_reg[16] ,
    s_ready_i0,
    aclk,
    SR,
    \gen_no_arbiter.m_valid_i_reg_0 ,
    \gen_master_slots[2].r_issuing_cnt_reg[16]_0 ,
    \gen_multi_thread.accept_cnt_reg[3] ,
    aresetn_d,
    mi_arready_2,
    p_15_in,
    read_cs__0,
    D,
    s_axi_arvalid,
    r_issuing_cnt,
    r_cmd_pop_1__1,
    m_axi_arready,
    r_cmd_pop_0__1,
    r_cmd_pop_2__1);
  output \gen_multi_thread.accept_cnt_reg[2] ;
  output aa_mi_arvalid;
  output match;
  output [0:0]\gen_axi.s_axi_rid_i_reg[11] ;
  output [0:0]E;
  output s_axi_rlast_i0;
  output [68:0]UNCONN_OUT;
  output [0:0]\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ;
  output ADDRESS_HIT_0;
  output target_mi_enc;
  output \gen_no_arbiter.m_target_hot_i_reg[1]_0 ;
  output [2:0]\gen_master_slots[1].r_issuing_cnt_reg[11] ;
  output [2:0]\gen_master_slots[0].r_issuing_cnt_reg[3] ;
  output aa_mi_arready__1;
  output p_49_in;
  output p_31_in;
  output [1:0]m_axi_arvalid;
  output \gen_master_slots[2].r_issuing_cnt_reg[16] ;
  input s_ready_i0;
  input aclk;
  input [0:0]SR;
  input \gen_no_arbiter.m_valid_i_reg_0 ;
  input \gen_master_slots[2].r_issuing_cnt_reg[16]_0 ;
  input \gen_multi_thread.accept_cnt_reg[3] ;
  input aresetn_d;
  input mi_arready_2;
  input p_15_in;
  input read_cs__0;
  input [68:0]D;
  input [0:0]s_axi_arvalid;
  input [8:0]r_issuing_cnt;
  input r_cmd_pop_1__1;
  input [1:0]m_axi_arready;
  input r_cmd_pop_0__1;
  input r_cmd_pop_2__1;

  wire ADDRESS_HIT_0;
  wire [68:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [68:0]UNCONN_OUT;
  wire aa_mi_arready__1;
  wire [1:0]aa_mi_artarget_hot;
  wire aa_mi_arvalid;
  wire aclk;
  wire aresetn_d;
  wire [0:0]\gen_axi.s_axi_rid_i_reg[11] ;
  wire \gen_axi.s_axi_rlast_i_i_5_n_0 ;
  wire \gen_master_slots[0].r_issuing_cnt[3]_i_5_n_0 ;
  wire [2:0]\gen_master_slots[0].r_issuing_cnt_reg[3] ;
  wire \gen_master_slots[1].r_issuing_cnt[11]_i_5_n_0 ;
  wire [2:0]\gen_master_slots[1].r_issuing_cnt_reg[11] ;
  wire \gen_master_slots[2].r_issuing_cnt_reg[16] ;
  wire \gen_master_slots[2].r_issuing_cnt_reg[16]_0 ;
  wire \gen_multi_thread.accept_cnt_reg[2] ;
  wire \gen_multi_thread.accept_cnt_reg[3] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_3__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12__0_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[0]_i_1_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[1]_i_1_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_1__0_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i_reg[1]_0 ;
  wire \gen_no_arbiter.m_valid_i_reg_0 ;
  wire \gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ;
  wire [1:0]m_axi_arready;
  wire [1:0]m_axi_arvalid;
  wire match;
  wire mi_arready_2;
  wire p_15_in;
  wire p_31_in;
  wire p_49_in;
  wire r_cmd_pop_0__1;
  wire r_cmd_pop_1__1;
  wire r_cmd_pop_2__1;
  wire [8:0]r_issuing_cnt;
  wire read_cs__0;
  wire [0:0]s_axi_arvalid;
  wire s_axi_rlast_i0;
  wire s_ready_i0;
  wire s_ready_i2;
  wire [0:0]st_aa_artarget_hot;
  wire target_mi_enc;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_axi.s_axi_rid_i[11]_i_1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] ),
        .I1(aa_mi_arvalid),
        .I2(mi_arready_2),
        .I3(p_15_in),
        .O(E));
  LUT5 #(
    .INIT(32'h55035500)) 
    \gen_axi.s_axi_rlast_i_i_2 
       (.I0(read_cs__0),
        .I1(UNCONN_OUT[45]),
        .I2(UNCONN_OUT[44]),
        .I3(p_15_in),
        .I4(\gen_axi.s_axi_rlast_i_i_5_n_0 ),
        .O(s_axi_rlast_i0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_axi.s_axi_rlast_i_i_5 
       (.I0(UNCONN_OUT[46]),
        .I1(UNCONN_OUT[47]),
        .I2(UNCONN_OUT[48]),
        .I3(UNCONN_OUT[49]),
        .I4(UNCONN_OUT[51]),
        .I5(UNCONN_OUT[50]),
        .O(\gen_axi.s_axi_rlast_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \gen_master_slots[0].r_issuing_cnt[1]_i_1 
       (.I0(r_issuing_cnt[0]),
        .I1(r_cmd_pop_0__1),
        .I2(m_axi_arready[0]),
        .I3(aa_mi_arvalid),
        .I4(aa_mi_artarget_hot[0]),
        .I5(r_issuing_cnt[1]),
        .O(\gen_master_slots[0].r_issuing_cnt_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_master_slots[0].r_issuing_cnt[2]_i_1 
       (.I0(\gen_master_slots[0].r_issuing_cnt[3]_i_5_n_0 ),
        .I1(r_issuing_cnt[1]),
        .I2(r_issuing_cnt[2]),
        .O(\gen_master_slots[0].r_issuing_cnt_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_master_slots[0].r_issuing_cnt[3]_i_2 
       (.I0(r_issuing_cnt[1]),
        .I1(\gen_master_slots[0].r_issuing_cnt[3]_i_5_n_0 ),
        .I2(r_issuing_cnt[3]),
        .I3(r_issuing_cnt[2]),
        .O(\gen_master_slots[0].r_issuing_cnt_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_master_slots[0].r_issuing_cnt[3]_i_4 
       (.I0(m_axi_arready[0]),
        .I1(aa_mi_arvalid),
        .I2(aa_mi_artarget_hot[0]),
        .O(p_49_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \gen_master_slots[0].r_issuing_cnt[3]_i_5 
       (.I0(r_issuing_cnt[0]),
        .I1(r_cmd_pop_0__1),
        .I2(m_axi_arready[0]),
        .I3(aa_mi_arvalid),
        .I4(aa_mi_artarget_hot[0]),
        .I5(r_issuing_cnt[1]),
        .O(\gen_master_slots[0].r_issuing_cnt[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_master_slots[1].r_issuing_cnt[10]_i_1 
       (.I0(\gen_master_slots[1].r_issuing_cnt[11]_i_5_n_0 ),
        .I1(r_issuing_cnt[5]),
        .I2(r_issuing_cnt[6]),
        .O(\gen_master_slots[1].r_issuing_cnt_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_master_slots[1].r_issuing_cnt[11]_i_2 
       (.I0(r_issuing_cnt[5]),
        .I1(\gen_master_slots[1].r_issuing_cnt[11]_i_5_n_0 ),
        .I2(r_issuing_cnt[7]),
        .I3(r_issuing_cnt[6]),
        .O(\gen_master_slots[1].r_issuing_cnt_reg[11] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_master_slots[1].r_issuing_cnt[11]_i_4 
       (.I0(m_axi_arready[1]),
        .I1(aa_mi_arvalid),
        .I2(aa_mi_artarget_hot[1]),
        .O(p_31_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \gen_master_slots[1].r_issuing_cnt[11]_i_5 
       (.I0(r_issuing_cnt[4]),
        .I1(r_cmd_pop_1__1),
        .I2(m_axi_arready[1]),
        .I3(aa_mi_arvalid),
        .I4(aa_mi_artarget_hot[1]),
        .I5(r_issuing_cnt[5]),
        .O(\gen_master_slots[1].r_issuing_cnt[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \gen_master_slots[1].r_issuing_cnt[9]_i_1 
       (.I0(r_issuing_cnt[4]),
        .I1(r_cmd_pop_1__1),
        .I2(m_axi_arready[1]),
        .I3(aa_mi_arvalid),
        .I4(aa_mi_artarget_hot[1]),
        .I5(r_issuing_cnt[5]),
        .O(\gen_master_slots[1].r_issuing_cnt_reg[11] [0]));
  LUT5 #(
    .INIT(32'h807F0080)) 
    \gen_master_slots[2].r_issuing_cnt[16]_i_1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] ),
        .I1(aa_mi_arvalid),
        .I2(mi_arready_2),
        .I3(r_cmd_pop_2__1),
        .I4(r_issuing_cnt[8]),
        .O(\gen_master_slots[2].r_issuing_cnt_reg[16] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1__0 
       (.I0(\gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_3__0_n_0 ),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4__0_n_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5__0_n_0 ),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6__0_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2__0 
       (.I0(D[40]),
        .I1(D[41]),
        .I2(D[38]),
        .I3(D[39]),
        .I4(D[43]),
        .I5(D[42]),
        .O(\gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_3__0 
       (.I0(D[30]),
        .I1(D[31]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4__0 
       (.I0(D[28]),
        .I1(D[29]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5__0 
       (.I0(D[25]),
        .I1(D[24]),
        .I2(D[27]),
        .I3(D[26]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6__0 
       (.I0(D[32]),
        .I1(D[33]),
        .I2(D[34]),
        .I3(D[35]),
        .I4(D[37]),
        .I5(D[36]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12__0 
       (.I0(D[33]),
        .I1(D[32]),
        .I2(D[34]),
        .I3(D[35]),
        .I4(D[37]),
        .I5(D[36]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hF080000000000000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_7__0 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5__0_n_0 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6__0_n_0 ),
        .I2(\gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12__0_n_0 ),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_3__0_n_0 ),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4__0_n_0 ),
        .O(match));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_mesg_i[11]_i_1__0 
       (.I0(aa_mi_arvalid),
        .O(s_ready_i2));
  FDRE \gen_no_arbiter.m_mesg_i_reg[0] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[0]),
        .Q(UNCONN_OUT[0]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[10] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[10]),
        .Q(UNCONN_OUT[10]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[11] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[11]),
        .Q(UNCONN_OUT[11]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[12] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[12]),
        .Q(UNCONN_OUT[12]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[13] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[13]),
        .Q(UNCONN_OUT[13]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[14] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[14]),
        .Q(UNCONN_OUT[14]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[15] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[15]),
        .Q(UNCONN_OUT[15]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[16] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[16]),
        .Q(UNCONN_OUT[16]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[17] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[17]),
        .Q(UNCONN_OUT[17]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[18] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[18]),
        .Q(UNCONN_OUT[18]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[19] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[19]),
        .Q(UNCONN_OUT[19]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[1] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[1]),
        .Q(UNCONN_OUT[1]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[20] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[20]),
        .Q(UNCONN_OUT[20]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[21] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[21]),
        .Q(UNCONN_OUT[21]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[22] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[22]),
        .Q(UNCONN_OUT[22]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[23] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[23]),
        .Q(UNCONN_OUT[23]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[24] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[24]),
        .Q(UNCONN_OUT[24]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[25] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[25]),
        .Q(UNCONN_OUT[25]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[26] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[26]),
        .Q(UNCONN_OUT[26]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[27] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[27]),
        .Q(UNCONN_OUT[27]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[28] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[28]),
        .Q(UNCONN_OUT[28]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[29] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[29]),
        .Q(UNCONN_OUT[29]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[2] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[2]),
        .Q(UNCONN_OUT[2]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[30] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[30]),
        .Q(UNCONN_OUT[30]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[31] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[31]),
        .Q(UNCONN_OUT[31]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[32] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[32]),
        .Q(UNCONN_OUT[32]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[33] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[33]),
        .Q(UNCONN_OUT[33]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[34] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[34]),
        .Q(UNCONN_OUT[34]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[35] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[35]),
        .Q(UNCONN_OUT[35]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[36] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[36]),
        .Q(UNCONN_OUT[36]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[37] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[37]),
        .Q(UNCONN_OUT[37]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[38] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[38]),
        .Q(UNCONN_OUT[38]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[39] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[39]),
        .Q(UNCONN_OUT[39]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[3] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[3]),
        .Q(UNCONN_OUT[3]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[40] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[40]),
        .Q(UNCONN_OUT[40]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[41] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[41]),
        .Q(UNCONN_OUT[41]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[42] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[42]),
        .Q(UNCONN_OUT[42]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[43] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[43]),
        .Q(UNCONN_OUT[43]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[44] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[44]),
        .Q(UNCONN_OUT[44]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[45] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[45]),
        .Q(UNCONN_OUT[45]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[46] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[46]),
        .Q(UNCONN_OUT[46]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[47] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[47]),
        .Q(UNCONN_OUT[47]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[48] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[48]),
        .Q(UNCONN_OUT[48]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[49] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[49]),
        .Q(UNCONN_OUT[49]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[4] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[4]),
        .Q(UNCONN_OUT[4]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[50] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[50]),
        .Q(UNCONN_OUT[50]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[51] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[51]),
        .Q(UNCONN_OUT[51]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[52] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[52]),
        .Q(UNCONN_OUT[52]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[53] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[53]),
        .Q(UNCONN_OUT[53]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[54] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[54]),
        .Q(UNCONN_OUT[54]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[55] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[55]),
        .Q(UNCONN_OUT[55]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[57] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[56]),
        .Q(UNCONN_OUT[56]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[58] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[57]),
        .Q(UNCONN_OUT[57]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[59] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[58]),
        .Q(UNCONN_OUT[58]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[5] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[5]),
        .Q(UNCONN_OUT[5]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[64] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[59]),
        .Q(UNCONN_OUT[59]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[65] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[60]),
        .Q(UNCONN_OUT[60]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[66] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[61]),
        .Q(UNCONN_OUT[61]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[67] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[62]),
        .Q(UNCONN_OUT[62]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[68] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[63]),
        .Q(UNCONN_OUT[63]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[69] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[64]),
        .Q(UNCONN_OUT[64]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[6] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[6]),
        .Q(UNCONN_OUT[6]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[70] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[65]),
        .Q(UNCONN_OUT[65]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[71] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[66]),
        .Q(UNCONN_OUT[66]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[72] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[67]),
        .Q(UNCONN_OUT[67]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[73] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[68]),
        .Q(UNCONN_OUT[68]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[7] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[7]),
        .Q(UNCONN_OUT[7]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[8] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[8]),
        .Q(UNCONN_OUT[8]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[9] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[9]),
        .Q(UNCONN_OUT[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \gen_no_arbiter.m_target_hot_i[0]_i_1 
       (.I0(st_aa_artarget_hot),
        .I1(aa_mi_arvalid),
        .I2(\gen_master_slots[2].r_issuing_cnt_reg[16]_0 ),
        .I3(\gen_multi_thread.accept_cnt_reg[3] ),
        .I4(aresetn_d),
        .I5(aa_mi_artarget_hot[0]),
        .O(\gen_no_arbiter.m_target_hot_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_no_arbiter.m_target_hot_i[0]_i_2__0 
       (.I0(ADDRESS_HIT_0),
        .I1(match),
        .O(st_aa_artarget_hot));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \gen_no_arbiter.m_target_hot_i[1]_i_1 
       (.I0(\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ),
        .I1(aa_mi_arvalid),
        .I2(\gen_master_slots[2].r_issuing_cnt_reg[16]_0 ),
        .I3(\gen_multi_thread.accept_cnt_reg[3] ),
        .I4(aresetn_d),
        .I5(aa_mi_artarget_hot[1]),
        .O(\gen_no_arbiter.m_target_hot_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF10000000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_1__0 
       (.I0(match),
        .I1(aa_mi_arvalid),
        .I2(\gen_master_slots[2].r_issuing_cnt_reg[16]_0 ),
        .I3(\gen_multi_thread.accept_cnt_reg[3] ),
        .I4(aresetn_d),
        .I5(\gen_axi.s_axi_rid_i_reg[11] ),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_6__0 
       (.I0(s_axi_arvalid),
        .I1(\gen_multi_thread.accept_cnt_reg[2] ),
        .O(\gen_no_arbiter.m_target_hot_i_reg[1]_0 ));
  FDRE \gen_no_arbiter.m_target_hot_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_target_hot_i[0]_i_1_n_0 ),
        .Q(aa_mi_artarget_hot[0]),
        .R(1'b0));
  FDRE \gen_no_arbiter.m_target_hot_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_target_hot_i[1]_i_1_n_0 ),
        .Q(aa_mi_artarget_hot[1]),
        .R(1'b0));
  FDRE \gen_no_arbiter.m_target_hot_i_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_target_hot_i[2]_i_1__0_n_0 ),
        .Q(\gen_axi.s_axi_rid_i_reg[11] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \gen_no_arbiter.m_valid_i_i_2__0 
       (.I0(aa_mi_artarget_hot[0]),
        .I1(m_axi_arready[0]),
        .I2(aa_mi_artarget_hot[1]),
        .I3(m_axi_arready[1]),
        .I4(mi_arready_2),
        .I5(\gen_axi.s_axi_rid_i_reg[11] ),
        .O(aa_mi_arready__1));
  FDRE \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_valid_i_reg_0 ),
        .Q(aa_mi_arvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_14__0 
       (.I0(D[29]),
        .I1(D[28]),
        .I2(D[31]),
        .I3(D[30]),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12__0_n_0 ),
        .I5(\gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .O(ADDRESS_HIT_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_15__0 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6__0_n_0 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5__0_n_0 ),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4__0_n_0 ),
        .I3(D[30]),
        .I4(D[31]),
        .I5(\gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .O(target_mi_enc));
  FDRE \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(\gen_multi_thread.accept_cnt_reg[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_arvalid[0]_INST_0 
       (.I0(aa_mi_artarget_hot[0]),
        .I1(aa_mi_arvalid),
        .O(m_axi_arvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_arvalid[1]_INST_0 
       (.I0(aa_mi_artarget_hot[1]),
        .I1(aa_mi_arvalid),
        .O(m_axi_arvalid[1]));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_addr_arbiter" *) 
module zynq_bd_axi_crossbar_v2_1_11_addr_arbiter_65
   (ss_aa_awready,
    aa_sa_awvalid,
    match,
    aa_mi_awtarget_hot,
    m_axi_awvalid,
    p_40_in,
    p_57_in,
    write_cs01_out,
    \m_ready_d_reg[0] ,
    aa_sa_awready,
    mi_awready_mux__1,
    \gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ,
    ADDRESS_HIT_0,
    target_mi_enc,
    s_ready_i0__1,
    \gen_master_slots[2].w_issuing_cnt_reg[16] ,
    Q,
    s_ready_i0,
    aclk,
    SR,
    \gen_no_arbiter.m_valid_i_reg_0 ,
    \gen_master_slots[2].w_issuing_cnt_reg[16]_0 ,
    \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ,
    aresetn_d,
    m_ready_d,
    m_axi_awready,
    mi_awready_2,
    D,
    s_axi_bready,
    p_38_out,
    chosen,
    w_issuing_cnt);
  output ss_aa_awready;
  output aa_sa_awvalid;
  output match;
  output [2:0]aa_mi_awtarget_hot;
  output [1:0]m_axi_awvalid;
  output p_40_in;
  output p_57_in;
  output write_cs01_out;
  output \m_ready_d_reg[0] ;
  output aa_sa_awready;
  output mi_awready_mux__1;
  output [0:0]\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ;
  output ADDRESS_HIT_0;
  output target_mi_enc;
  output [0:0]s_ready_i0__1;
  output \gen_master_slots[2].w_issuing_cnt_reg[16] ;
  output [68:0]Q;
  input s_ready_i0;
  input aclk;
  input [0:0]SR;
  input \gen_no_arbiter.m_valid_i_reg_0 ;
  input \gen_master_slots[2].w_issuing_cnt_reg[16]_0 ;
  input \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ;
  input aresetn_d;
  input [1:0]m_ready_d;
  input [1:0]m_axi_awready;
  input mi_awready_2;
  input [68:0]D;
  input [0:0]s_axi_bready;
  input p_38_out;
  input [0:0]chosen;
  input [0:0]w_issuing_cnt;

  wire ADDRESS_HIT_0;
  wire [68:0]D;
  wire [68:0]Q;
  wire [0:0]SR;
  wire [2:0]aa_mi_awtarget_hot;
  wire aa_sa_awready;
  wire aa_sa_awvalid;
  wire aclk;
  wire aresetn_d;
  wire [0:0]chosen;
  wire \gen_master_slots[2].w_issuing_cnt_reg[16] ;
  wire \gen_master_slots[2].w_issuing_cnt_reg[16]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ;
  wire \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_3_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[0]_i_1_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[1]_i_1_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_1_n_0 ;
  wire \gen_no_arbiter.m_valid_i_reg_0 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ;
  wire [1:0]m_axi_awready;
  wire [1:0]m_axi_awvalid;
  wire [1:0]m_ready_d;
  wire \m_ready_d_reg[0] ;
  wire match;
  wire mi_awready_2;
  wire mi_awready_mux__1;
  wire p_38_out;
  wire p_40_in;
  wire p_57_in;
  wire [0:0]s_axi_bready;
  wire s_ready_i0;
  wire [0:0]s_ready_i0__1;
  wire s_ready_i2;
  wire ss_aa_awready;
  wire [0:0]st_aa_awtarget_hot;
  wire target_mi_enc;
  wire [0:0]w_issuing_cnt;
  wire write_cs01_out;

  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_axi.s_axi_awready_i_i_2 
       (.I0(mi_awready_2),
        .I1(aa_mi_awtarget_hot[2]),
        .I2(aa_sa_awvalid),
        .I3(m_ready_d[1]),
        .O(write_cs01_out));
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_master_slots[0].w_issuing_cnt[3]_i_4 
       (.I0(m_axi_awready[0]),
        .I1(aa_mi_awtarget_hot[0]),
        .I2(aa_sa_awvalid),
        .I3(m_ready_d[1]),
        .O(p_57_in));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_master_slots[1].w_issuing_cnt[11]_i_4 
       (.I0(m_axi_awready[1]),
        .I1(aa_mi_awtarget_hot[1]),
        .I2(aa_sa_awvalid),
        .I3(m_ready_d[1]),
        .O(p_40_in));
  LUT5 #(
    .INIT(32'h95552AAA)) 
    \gen_master_slots[2].w_issuing_cnt[16]_i_1 
       (.I0(write_cs01_out),
        .I1(s_axi_bready),
        .I2(p_38_out),
        .I3(chosen),
        .I4(w_issuing_cnt),
        .O(\gen_master_slots[2].w_issuing_cnt_reg[16] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1 
       (.I0(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_3_n_0 ),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4_n_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5_n_0 ),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_2 
       (.I0(D[40]),
        .I1(D[41]),
        .I2(D[38]),
        .I3(D[39]),
        .I4(D[43]),
        .I5(D[42]),
        .O(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_3 
       (.I0(D[30]),
        .I1(D[31]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4 
       (.I0(D[28]),
        .I1(D[29]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5 
       (.I0(D[25]),
        .I1(D[24]),
        .I2(D[27]),
        .I3(D[26]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6 
       (.I0(D[32]),
        .I1(D[33]),
        .I2(D[34]),
        .I3(D[35]),
        .I4(D[37]),
        .I5(D[36]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12 
       (.I0(D[33]),
        .I1(D[32]),
        .I2(D[34]),
        .I3(D[35]),
        .I4(D[37]),
        .I5(D[36]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF080000000000000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_7 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5_n_0 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6_n_0 ),
        .I2(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0 ),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_3_n_0 ),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4_n_0 ),
        .O(match));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_mesg_i[11]_i_2 
       (.I0(aa_sa_awvalid),
        .O(s_ready_i2));
  FDRE \gen_no_arbiter.m_mesg_i_reg[0] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[10] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[11] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[12] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[13] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[14] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[15] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[16] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[17] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[18] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[19] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[1] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[20] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[21] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[22] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[23] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[24] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[25] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[26] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[27] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[28] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[29] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[2] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[30] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[31] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[32] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[33] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[34] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[35] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[36] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[37] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[38] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[39] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[3] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[40] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[41] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[42] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[43] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[44] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[45] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[46] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[47] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[48] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[49] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[4] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[50] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[51] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[52] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[53] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[54] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[55] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[57] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[58] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[59] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[5] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[64] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[59]),
        .Q(Q[59]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[65] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[60]),
        .Q(Q[60]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[66] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[61]),
        .Q(Q[61]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[67] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[62]),
        .Q(Q[62]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[68] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[63]),
        .Q(Q[63]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[69] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[64]),
        .Q(Q[64]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[6] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[70] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[65]),
        .Q(Q[65]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[71] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[66]),
        .Q(Q[66]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[72] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[67]),
        .Q(Q[67]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[73] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[68]),
        .Q(Q[68]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[7] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[8] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[9] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \gen_no_arbiter.m_target_hot_i[0]_i_1 
       (.I0(st_aa_awtarget_hot),
        .I1(aa_sa_awvalid),
        .I2(\gen_master_slots[2].w_issuing_cnt_reg[16]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ),
        .I4(aresetn_d),
        .I5(aa_mi_awtarget_hot[0]),
        .O(\gen_no_arbiter.m_target_hot_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_no_arbiter.m_target_hot_i[0]_i_2 
       (.I0(ADDRESS_HIT_0),
        .I1(match),
        .O(st_aa_awtarget_hot));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \gen_no_arbiter.m_target_hot_i[1]_i_1 
       (.I0(\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ),
        .I1(aa_sa_awvalid),
        .I2(\gen_master_slots[2].w_issuing_cnt_reg[16]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ),
        .I4(aresetn_d),
        .I5(aa_mi_awtarget_hot[1]),
        .O(\gen_no_arbiter.m_target_hot_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF10000000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_1 
       (.I0(match),
        .I1(aa_sa_awvalid),
        .I2(\gen_master_slots[2].w_issuing_cnt_reg[16]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ),
        .I4(aresetn_d),
        .I5(aa_mi_awtarget_hot[2]),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_1_n_0 ));
  FDRE \gen_no_arbiter.m_target_hot_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_target_hot_i[0]_i_1_n_0 ),
        .Q(aa_mi_awtarget_hot[0]),
        .R(1'b0));
  FDRE \gen_no_arbiter.m_target_hot_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_target_hot_i[1]_i_1_n_0 ),
        .Q(aa_mi_awtarget_hot[1]),
        .R(1'b0));
  FDRE \gen_no_arbiter.m_target_hot_i_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_target_hot_i[2]_i_1_n_0 ),
        .Q(aa_mi_awtarget_hot[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEE0)) 
    \gen_no_arbiter.m_valid_i_i_2 
       (.I0(m_ready_d[1]),
        .I1(mi_awready_mux__1),
        .I2(m_ready_d[0]),
        .I3(aa_mi_awtarget_hot[1]),
        .I4(aa_mi_awtarget_hot[0]),
        .I5(aa_mi_awtarget_hot[2]),
        .O(aa_sa_awready));
  FDRE \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_valid_i_reg_0 ),
        .Q(aa_sa_awvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_15 
       (.I0(D[29]),
        .I1(D[28]),
        .I2(D[31]),
        .I3(D[30]),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0 ),
        .I5(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .O(ADDRESS_HIT_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_16 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_6_n_0 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_5_n_0 ),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target[56]_i_4_n_0 ),
        .I3(D[30]),
        .I4(D[31]),
        .I5(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4 ),
        .O(target_mi_enc));
  FDRE \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(ss_aa_awready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_axi_awvalid[0]_INST_0 
       (.I0(aa_mi_awtarget_hot[0]),
        .I1(aa_sa_awvalid),
        .I2(m_ready_d[1]),
        .O(m_axi_awvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_axi_awvalid[1]_INST_0 
       (.I0(aa_mi_awtarget_hot[1]),
        .I1(aa_sa_awvalid),
        .I2(m_ready_d[1]),
        .O(m_axi_awvalid[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \m_ready_d[0]_i_2 
       (.I0(aa_sa_awready),
        .I1(aresetn_d),
        .O(\m_ready_d_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_ready_d[1]_i_2 
       (.I0(aa_mi_awtarget_hot[0]),
        .I1(m_axi_awready[0]),
        .I2(aa_mi_awtarget_hot[1]),
        .I3(m_axi_awready[1]),
        .I4(mi_awready_2),
        .I5(aa_mi_awtarget_hot[2]),
        .O(mi_awready_mux__1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_ready_d[1]_i_3 
       (.I0(m_ready_d[0]),
        .I1(aa_mi_awtarget_hot[1]),
        .I2(aa_mi_awtarget_hot[0]),
        .I3(aa_mi_awtarget_hot[2]),
        .O(s_ready_i0__1));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_arbiter_resp" *) 
module zynq_bd_axi_crossbar_v2_1_11_arbiter_resp
   (E,
    \gen_master_slots[0].w_issuing_cnt_reg[0] ,
    s_ready_i0,
    \gen_no_arbiter.m_target_hot_i_reg[1] ,
    \gen_no_arbiter.m_target_hot_i_reg[1]_0 ,
    \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ,
    \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ,
    \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ,
    \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ,
    \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ,
    \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ,
    \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ,
    \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ,
    D,
    \gen_multi_thread.accept_cnt_reg[0] ,
    \chosen_reg[1]_0 ,
    \chosen_reg[0]_0 ,
    \chosen_reg[2]_0 ,
    s_axi_bvalid,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ,
    \gen_no_arbiter.m_valid_i_reg ,
    w_issuing_cnt,
    p_40_in,
    p_57_in,
    aa_sa_awvalid,
    \gen_multi_thread.gen_thread_loop[3].active_target_reg[25] ,
    \gen_multi_thread.gen_thread_loop[5].active_target_reg[40] ,
    aresetn_d,
    \gen_multi_thread.gen_thread_loop[2].active_target_reg[17] ,
    \gen_multi_thread.gen_thread_loop[1].active_target_reg[8] ,
    \gen_multi_thread.gen_thread_loop[3].active_target_reg[24] ,
    \gen_multi_thread.gen_thread_loop[1].active_target_reg[9] ,
    \gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_0 ,
    ADDRESS_HIT_0,
    target_mi_enc,
    \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ,
    \gen_multi_thread.gen_thread_loop[6].active_target_reg[48] ,
    \gen_multi_thread.gen_thread_loop[7].active_target_reg[56] ,
    \gen_multi_thread.gen_thread_loop[4].active_target_reg[32] ,
    \gen_multi_thread.gen_thread_loop[5].active_target_reg[41] ,
    thread_valid_4__2,
    CO,
    cmd_push_4,
    thread_valid_5__2,
    \gen_multi_thread.gen_thread_loop[5].active_id_reg[70] ,
    cmd_push_5,
    thread_valid_6__2,
    \gen_multi_thread.gen_thread_loop[6].active_id_reg[82] ,
    cmd_push_6,
    thread_valid_7__2,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[94] ,
    cmd_push_7,
    thread_valid_0__2,
    \gen_multi_thread.gen_thread_loop[0].active_id_reg[10] ,
    cmd_push_0,
    thread_valid_1__2,
    \gen_multi_thread.gen_thread_loop[1].active_id_reg[22] ,
    cmd_push_1,
    thread_valid_2__2,
    \gen_multi_thread.gen_thread_loop[2].active_id_reg[34] ,
    cmd_push_2,
    thread_valid_3__2,
    \gen_multi_thread.gen_thread_loop[3].active_id_reg[46] ,
    cmd_push_3,
    \m_ready_d_reg[1] ,
    Q,
    m_ready_d,
    s_axi_awvalid,
    ss_aa_awready,
    \gen_multi_thread.accept_cnt_reg[0]_0 ,
    p_60_out,
    s_axi_bready,
    p_80_out,
    p_38_out,
    aa_sa_awready,
    SR,
    aclk);
  output [0:0]E;
  output [0:0]\gen_master_slots[0].w_issuing_cnt_reg[0] ;
  output s_ready_i0;
  output \gen_no_arbiter.m_target_hot_i_reg[1] ;
  output \gen_no_arbiter.m_target_hot_i_reg[1]_0 ;
  output [0:0]\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ;
  output [2:0]D;
  output [0:0]\gen_multi_thread.accept_cnt_reg[0] ;
  output \chosen_reg[1]_0 ;
  output \chosen_reg[0]_0 ;
  output \chosen_reg[2]_0 ;
  output [0:0]s_axi_bvalid;
  output [0:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  output \gen_no_arbiter.m_valid_i_reg ;
  input [8:0]w_issuing_cnt;
  input p_40_in;
  input p_57_in;
  input aa_sa_awvalid;
  input \gen_multi_thread.gen_thread_loop[3].active_target_reg[25] ;
  input \gen_multi_thread.gen_thread_loop[5].active_target_reg[40] ;
  input aresetn_d;
  input \gen_multi_thread.gen_thread_loop[2].active_target_reg[17] ;
  input \gen_multi_thread.gen_thread_loop[1].active_target_reg[8] ;
  input \gen_multi_thread.gen_thread_loop[3].active_target_reg[24] ;
  input \gen_multi_thread.gen_thread_loop[1].active_target_reg[9] ;
  input \gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_0 ;
  input ADDRESS_HIT_0;
  input target_mi_enc;
  input \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ;
  input \gen_multi_thread.gen_thread_loop[6].active_target_reg[48] ;
  input \gen_multi_thread.gen_thread_loop[7].active_target_reg[56] ;
  input \gen_multi_thread.gen_thread_loop[4].active_target_reg[32] ;
  input \gen_multi_thread.gen_thread_loop[5].active_target_reg[41] ;
  input thread_valid_4__2;
  input [0:0]CO;
  input cmd_push_4;
  input thread_valid_5__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[70] ;
  input cmd_push_5;
  input thread_valid_6__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[82] ;
  input cmd_push_6;
  input thread_valid_7__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[94] ;
  input cmd_push_7;
  input thread_valid_0__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[10] ;
  input cmd_push_0;
  input thread_valid_1__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[22] ;
  input cmd_push_1;
  input thread_valid_2__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[34] ;
  input cmd_push_2;
  input thread_valid_3__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[46] ;
  input cmd_push_3;
  input \m_ready_d_reg[1] ;
  input [3:0]Q;
  input [0:0]m_ready_d;
  input [0:0]s_axi_awvalid;
  input ss_aa_awready;
  input \gen_multi_thread.accept_cnt_reg[0]_0 ;
  input p_60_out;
  input [0:0]s_axi_bready;
  input p_80_out;
  input p_38_out;
  input aa_sa_awready;
  input [0:0]SR;
  input aclk;

  wire ADDRESS_HIT_0;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aa_sa_awready;
  wire aa_sa_awvalid;
  wire aclk;
  wire \addr_arbiter_aw/valid_qual_i0__1 ;
  wire any_pop__1;
  wire aresetn_d;
  wire \chosen[0]_i_1__0_n_0 ;
  wire \chosen[1]_i_1__0_n_0 ;
  wire \chosen[2]_i_1__0_n_0 ;
  wire \chosen_reg[0]_0 ;
  wire \chosen_reg[1]_0 ;
  wire \chosen_reg[2]_0 ;
  wire cmd_push_0;
  wire cmd_push_1;
  wire cmd_push_2;
  wire cmd_push_3;
  wire cmd_push_4;
  wire cmd_push_5;
  wire cmd_push_6;
  wire cmd_push_7;
  wire [0:0]\gen_master_slots[0].w_issuing_cnt_reg[0] ;
  wire [0:0]\gen_multi_thread.accept_cnt_reg[0] ;
  wire \gen_multi_thread.accept_cnt_reg[0]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[10] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[22] ;
  wire \gen_multi_thread.gen_thread_loop[1].active_target_reg[8] ;
  wire \gen_multi_thread.gen_thread_loop[1].active_target_reg[9] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[34] ;
  wire \gen_multi_thread.gen_thread_loop[2].active_target_reg[17] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[46] ;
  wire \gen_multi_thread.gen_thread_loop[3].active_target_reg[24] ;
  wire \gen_multi_thread.gen_thread_loop[3].active_target_reg[25] ;
  wire \gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ;
  wire \gen_multi_thread.gen_thread_loop[4].active_target_reg[32] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[70] ;
  wire \gen_multi_thread.gen_thread_loop[5].active_target_reg[40] ;
  wire \gen_multi_thread.gen_thread_loop[5].active_target_reg[41] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[82] ;
  wire \gen_multi_thread.gen_thread_loop[6].active_target_reg[48] ;
  wire \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[94] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target_reg[56] ;
  wire \gen_no_arbiter.m_target_hot_i_reg[1] ;
  wire \gen_no_arbiter.m_target_hot_i_reg[1]_0 ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire \gen_no_arbiter.s_ready_i[0]_i_12_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_13_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_21_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_5_n_0 ;
  wire \last_rr_hot[0]_i_1_n_0 ;
  wire \last_rr_hot[1]_i_1_n_0 ;
  wire \last_rr_hot[2]_i_1_n_0 ;
  wire \last_rr_hot_reg_n_0_[0] ;
  wire [0:0]m_ready_d;
  wire \m_ready_d_reg[1] ;
  wire need_arbitration;
  wire [2:0]next_rr_hot;
  wire p_38_out;
  wire p_3_in;
  wire p_40_in;
  wire p_4_in;
  wire p_57_in;
  wire p_60_out;
  wire p_80_out;
  wire [0:0]resp_select;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_bvalid;
  wire s_ready_i0;
  wire ss_aa_awready;
  wire target_mi_enc;
  wire thread_valid_0__2;
  wire thread_valid_1__2;
  wire thread_valid_2__2;
  wire thread_valid_3__2;
  wire thread_valid_4__2;
  wire thread_valid_5__2;
  wire thread_valid_6__2;
  wire thread_valid_7__2;
  wire w_cmd_pop_0__0;
  wire w_cmd_pop_1__0;
  wire w_cmd_pop_2__0;
  wire [8:0]w_issuing_cnt;

  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \chosen[0]_i_1__0 
       (.I0(next_rr_hot[0]),
        .I1(need_arbitration),
        .I2(\chosen_reg[0]_0 ),
        .O(\chosen[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \chosen[1]_i_1__0 
       (.I0(next_rr_hot[1]),
        .I1(need_arbitration),
        .I2(\chosen_reg[1]_0 ),
        .O(\chosen[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \chosen[2]_i_1__0 
       (.I0(next_rr_hot[2]),
        .I1(need_arbitration),
        .I2(\chosen_reg[2]_0 ),
        .O(\chosen[2]_i_1__0_n_0 ));
  (* use_clock_enable = "yes" *) 
  FDRE \chosen_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\chosen[0]_i_1__0_n_0 ),
        .Q(\chosen_reg[0]_0 ),
        .R(SR));
  (* use_clock_enable = "yes" *) 
  FDRE \chosen_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\chosen[1]_i_1__0_n_0 ),
        .Q(\chosen_reg[1]_0 ),
        .R(SR));
  (* use_clock_enable = "yes" *) 
  FDRE \chosen_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\chosen[2]_i_1__0_n_0 ),
        .Q(\chosen_reg[2]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \gen_master_slots[0].w_issuing_cnt[3]_i_1 
       (.I0(w_issuing_cnt[1]),
        .I1(w_issuing_cnt[2]),
        .I2(w_issuing_cnt[0]),
        .I3(w_issuing_cnt[3]),
        .I4(w_cmd_pop_0__0),
        .I5(p_57_in),
        .O(\gen_master_slots[0].w_issuing_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_master_slots[0].w_issuing_cnt[3]_i_3 
       (.I0(\chosen_reg[0]_0 ),
        .I1(p_80_out),
        .I2(s_axi_bready),
        .O(w_cmd_pop_0__0));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \gen_master_slots[1].w_issuing_cnt[11]_i_1 
       (.I0(w_issuing_cnt[5]),
        .I1(w_issuing_cnt[6]),
        .I2(w_issuing_cnt[4]),
        .I3(w_issuing_cnt[7]),
        .I4(w_cmd_pop_1__0),
        .I5(p_40_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_master_slots[1].w_issuing_cnt[11]_i_3 
       (.I0(\chosen_reg[1]_0 ),
        .I1(p_60_out),
        .I2(s_axi_bready),
        .O(w_cmd_pop_1__0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h9A65)) 
    \gen_multi_thread.accept_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(any_pop__1),
        .I2(\m_ready_d_reg[1] ),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hDFF2200D)) 
    \gen_multi_thread.accept_cnt[2]_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(any_pop__1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \gen_multi_thread.accept_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(any_pop__1),
        .I5(\m_ready_d_reg[1] ),
        .O(\gen_multi_thread.accept_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hF7FF0800FFAE0051)) 
    \gen_multi_thread.accept_cnt[3]_i_2 
       (.I0(Q[1]),
        .I1(\m_ready_d_reg[1] ),
        .I2(any_pop__1),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1 
       (.I0(any_pop__1),
        .I1(thread_valid_0__2),
        .I2(\gen_multi_thread.gen_thread_loop[0].active_id_reg[10] ),
        .I3(cmd_push_0),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1 
       (.I0(any_pop__1),
        .I1(thread_valid_1__2),
        .I2(\gen_multi_thread.gen_thread_loop[1].active_id_reg[22] ),
        .I3(cmd_push_1),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_1 
       (.I0(any_pop__1),
        .I1(thread_valid_2__2),
        .I2(\gen_multi_thread.gen_thread_loop[2].active_id_reg[34] ),
        .I3(cmd_push_2),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1 
       (.I0(any_pop__1),
        .I1(thread_valid_3__2),
        .I2(\gen_multi_thread.gen_thread_loop[3].active_id_reg[46] ),
        .I3(cmd_push_3),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1 
       (.I0(any_pop__1),
        .I1(thread_valid_4__2),
        .I2(CO),
        .I3(cmd_push_4),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1 
       (.I0(any_pop__1),
        .I1(thread_valid_5__2),
        .I2(\gen_multi_thread.gen_thread_loop[5].active_id_reg[70] ),
        .I3(cmd_push_5),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1 
       (.I0(any_pop__1),
        .I1(thread_valid_6__2),
        .I2(\gen_multi_thread.gen_thread_loop[6].active_id_reg[82] ),
        .I3(cmd_push_6),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1 
       (.I0(any_pop__1),
        .I1(thread_valid_7__2),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[94] ),
        .I3(cmd_push_7),
        .O(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ));
  LUT6 #(
    .INIT(64'h00AAAAAAAA808080)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3 
       (.I0(s_axi_bready),
        .I1(\chosen_reg[0]_0 ),
        .I2(p_80_out),
        .I3(p_38_out),
        .I4(\chosen_reg[2]_0 ),
        .I5(resp_select),
        .O(any_pop__1));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_5 
       (.I0(\chosen_reg[1]_0 ),
        .I1(p_60_out),
        .O(resp_select));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_2 
       (.I0(\addr_arbiter_aw/valid_qual_i0__1 ),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_target_reg[17] ),
        .I2(\gen_multi_thread.gen_thread_loop[1].active_target_reg[8] ),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_target_reg[24] ),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_target_reg[9] ),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_0 ),
        .O(\gen_no_arbiter.m_target_hot_i_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_3 
       (.I0(\gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_target_reg[48] ),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target_reg[56] ),
        .I3(\gen_no_arbiter.s_ready_i[0]_i_21_n_0 ),
        .I4(\gen_multi_thread.gen_thread_loop[4].active_target_reg[32] ),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_target_reg[41] ),
        .O(\gen_no_arbiter.m_target_hot_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h4444474444444444)) 
    \gen_no_arbiter.m_valid_i_i_1 
       (.I0(aa_sa_awready),
        .I1(aa_sa_awvalid),
        .I2(\gen_multi_thread.gen_thread_loop[3].active_target_reg[25] ),
        .I3(\addr_arbiter_aw/valid_qual_i0__1 ),
        .I4(\gen_multi_thread.gen_thread_loop[5].active_target_reg[40] ),
        .I5(\gen_no_arbiter.s_ready_i[0]_i_5_n_0 ),
        .O(\gen_no_arbiter.m_valid_i_reg ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_1 
       (.I0(aa_sa_awvalid),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_target_reg[25] ),
        .I2(\addr_arbiter_aw/valid_qual_i0__1 ),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_target_reg[40] ),
        .I4(\gen_no_arbiter.s_ready_i[0]_i_5_n_0 ),
        .I5(aresetn_d),
        .O(s_ready_i0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \gen_no_arbiter.s_ready_i[0]_i_12 
       (.I0(w_cmd_pop_0__0),
        .I1(w_issuing_cnt[0]),
        .I2(w_issuing_cnt[3]),
        .I3(w_issuing_cnt[1]),
        .I4(w_issuing_cnt[2]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \gen_no_arbiter.s_ready_i[0]_i_13 
       (.I0(w_cmd_pop_1__0),
        .I1(w_issuing_cnt[4]),
        .I2(w_issuing_cnt[7]),
        .I3(w_issuing_cnt[5]),
        .I4(w_issuing_cnt[6]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_no_arbiter.s_ready_i[0]_i_14 
       (.I0(\chosen_reg[2]_0 ),
        .I1(p_38_out),
        .I2(s_axi_bready),
        .O(w_cmd_pop_2__0));
  LUT6 #(
    .INIT(64'h0404040004040404)) 
    \gen_no_arbiter.s_ready_i[0]_i_21 
       (.I0(m_ready_d),
        .I1(s_axi_awvalid),
        .I2(ss_aa_awready),
        .I3(\gen_multi_thread.accept_cnt_reg[0]_0 ),
        .I4(any_pop__1),
        .I5(Q[3]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hEECCAAF0EECCAAFF)) 
    \gen_no_arbiter.s_ready_i[0]_i_3 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_12_n_0 ),
        .I1(\gen_no_arbiter.s_ready_i[0]_i_13_n_0 ),
        .I2(w_cmd_pop_2__0),
        .I3(ADDRESS_HIT_0),
        .I4(target_mi_enc),
        .I5(w_issuing_cnt[8]),
        .O(\addr_arbiter_aw/valid_qual_i0__1 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_no_arbiter.s_ready_i[0]_i_5 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_21_n_0 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target_reg[56] ),
        .I2(\gen_multi_thread.gen_thread_loop[6].active_target_reg[48] ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ),
        .O(\gen_no_arbiter.s_ready_i[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF57AA00)) 
    \last_rr_hot[0]_i_1 
       (.I0(need_arbitration),
        .I1(next_rr_hot[1]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[0]),
        .I4(\last_rr_hot_reg_n_0_[0] ),
        .O(\last_rr_hot[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDDF8888)) 
    \last_rr_hot[1]_i_1 
       (.I0(need_arbitration),
        .I1(next_rr_hot[1]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[0]),
        .I4(p_3_in),
        .O(\last_rr_hot[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF5F7A0A0)) 
    \last_rr_hot[2]_i_1 
       (.I0(need_arbitration),
        .I1(next_rr_hot[1]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[0]),
        .I4(p_4_in),
        .O(\last_rr_hot[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    \last_rr_hot[2]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid),
        .I2(p_38_out),
        .I3(p_80_out),
        .I4(p_60_out),
        .O(need_arbitration));
  LUT6 #(
    .INIT(64'hAAAAAAAA00AA0020)) 
    \last_rr_hot[2]_i_3__0 
       (.I0(p_60_out),
        .I1(p_38_out),
        .I2(p_3_in),
        .I3(p_80_out),
        .I4(p_4_in),
        .I5(\last_rr_hot_reg_n_0_[0] ),
        .O(next_rr_hot[1]));
  LUT6 #(
    .INIT(64'hAA20AA20AA22AA20)) 
    \last_rr_hot[2]_i_4__0 
       (.I0(p_38_out),
        .I1(p_60_out),
        .I2(\last_rr_hot_reg_n_0_[0] ),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(p_80_out),
        .O(next_rr_hot[2]));
  LUT6 #(
    .INIT(64'h88888888A8A8AAA8)) 
    \last_rr_hot[2]_i_5__0 
       (.I0(p_80_out),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(\last_rr_hot_reg_n_0_[0] ),
        .I4(p_60_out),
        .I5(p_38_out),
        .O(next_rr_hot[0]));
  FDRE \last_rr_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\last_rr_hot[0]_i_1_n_0 ),
        .Q(\last_rr_hot_reg_n_0_[0] ),
        .R(SR));
  FDRE \last_rr_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\last_rr_hot[1]_i_1_n_0 ),
        .Q(p_3_in),
        .R(SR));
  FDSE \last_rr_hot_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\last_rr_hot[2]_i_1_n_0 ),
        .Q(p_4_in),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_bid[11]_INST_0_i_1 
       (.I0(\chosen_reg[2]_0 ),
        .I1(p_38_out),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_bvalid[0]_INST_0 
       (.I0(\chosen_reg[2]_0 ),
        .I1(p_38_out),
        .I2(\chosen_reg[0]_0 ),
        .I3(p_80_out),
        .I4(p_60_out),
        .I5(\chosen_reg[1]_0 ),
        .O(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_arbiter_resp" *) 
module zynq_bd_axi_crossbar_v2_1_11_arbiter_resp_67
   (s_axi_rvalid,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[34] ,
    \m_payload_i_reg[0]_0 ,
    SR,
    s_ready_i0,
    \gen_no_arbiter.m_target_hot_i_reg[1] ,
    E,
    \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ,
    \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ,
    \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ,
    \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ,
    \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ,
    \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ,
    \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ,
    D,
    \gen_multi_thread.accept_cnt_reg[0] ,
    \m_payload_i_reg[34]_0 ,
    S,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ,
    \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]_0 ,
    \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_0 ,
    \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]_0 ,
    \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]_0 ,
    \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]_0 ,
    \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]_0 ,
    \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]_0 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ,
    s_axi_rlast,
    \m_payload_i_reg[0]_1 ,
    \m_payload_i_reg[0]_2 ,
    \gen_no_arbiter.m_valid_i_reg ,
    p_74_out,
    p_32_out,
    p_54_out,
    aresetn_d,
    aa_mi_arvalid,
    \gen_multi_thread.gen_thread_loop[3].active_target_reg[25] ,
    valid_qual_i0__1,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    \gen_multi_thread.gen_thread_loop[5].active_target_reg[41] ,
    \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ,
    \gen_multi_thread.gen_thread_loop[6].active_target_reg[48] ,
    \gen_multi_thread.gen_thread_loop[7].active_target_reg[56] ,
    \gen_no_arbiter.s_ready_i_reg[0]_0 ,
    \gen_multi_thread.gen_thread_loop[4].active_target_reg[32] ,
    \gen_multi_thread.gen_thread_loop[5].active_target_reg[40] ,
    \gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_0 ,
    thread_valid_7__2,
    CO,
    cmd_push_7,
    thread_valid_0__2,
    \gen_multi_thread.gen_thread_loop[0].active_id_reg[10] ,
    cmd_push_0,
    thread_valid_1__2,
    \gen_multi_thread.gen_thread_loop[1].active_id_reg[22] ,
    cmd_push_1,
    thread_valid_2__2,
    \gen_multi_thread.gen_thread_loop[2].active_id_reg[34] ,
    cmd_push_2,
    thread_valid_3__2,
    \gen_multi_thread.gen_thread_loop[3].active_id_reg[46] ,
    cmd_push_3,
    thread_valid_4__2,
    \gen_multi_thread.gen_thread_loop[4].active_id_reg[58] ,
    cmd_push_4,
    thread_valid_5__2,
    \gen_multi_thread.gen_thread_loop[5].active_id_reg[70] ,
    cmd_push_5,
    thread_valid_6__2,
    \gen_multi_thread.gen_thread_loop[6].active_id_reg[82] ,
    cmd_push_6,
    \gen_no_arbiter.s_ready_i_reg[0]_1 ,
    Q,
    s_axi_rready,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ,
    \gen_multi_thread.gen_thread_loop[6].active_id_reg[83] ,
    \gen_multi_thread.gen_thread_loop[5].active_id_reg[71] ,
    \gen_multi_thread.gen_thread_loop[4].active_id_reg[59] ,
    \gen_multi_thread.gen_thread_loop[3].active_id_reg[47] ,
    \gen_multi_thread.gen_thread_loop[2].active_id_reg[35] ,
    \gen_multi_thread.gen_thread_loop[1].active_id_reg[23] ,
    \gen_multi_thread.gen_thread_loop[0].active_id_reg[11] ,
    st_mr_rid,
    \m_payload_i_reg[34]_1 ,
    \m_payload_i_reg[34]_2 ,
    \m_payload_i_reg[34]_3 ,
    aa_mi_arready__1,
    aclk);
  output [0:0]s_axi_rvalid;
  output \m_payload_i_reg[0] ;
  output \m_payload_i_reg[34] ;
  output \m_payload_i_reg[0]_0 ;
  output [0:0]SR;
  output s_ready_i0;
  output \gen_no_arbiter.m_target_hot_i_reg[1] ;
  output [0:0]E;
  output [0:0]\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ;
  output [0:0]\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ;
  output [2:0]D;
  output [0:0]\gen_multi_thread.accept_cnt_reg[0] ;
  output [0:0]\m_payload_i_reg[34]_0 ;
  output [3:0]S;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ;
  output [3:0]\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]_0 ;
  output [3:0]\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_0 ;
  output [3:0]\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]_0 ;
  output [3:0]\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]_0 ;
  output [3:0]\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]_0 ;
  output [3:0]\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]_0 ;
  output [3:0]\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]_0 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ;
  output [0:0]s_axi_rlast;
  output [0:0]\m_payload_i_reg[0]_1 ;
  output [0:0]\m_payload_i_reg[0]_2 ;
  output \gen_no_arbiter.m_valid_i_reg ;
  input p_74_out;
  input p_32_out;
  input p_54_out;
  input aresetn_d;
  input aa_mi_arvalid;
  input \gen_multi_thread.gen_thread_loop[3].active_target_reg[25] ;
  input valid_qual_i0__1;
  input \gen_no_arbiter.s_ready_i_reg[0] ;
  input \gen_multi_thread.gen_thread_loop[5].active_target_reg[41] ;
  input \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ;
  input \gen_multi_thread.gen_thread_loop[6].active_target_reg[48] ;
  input \gen_multi_thread.gen_thread_loop[7].active_target_reg[56] ;
  input \gen_no_arbiter.s_ready_i_reg[0]_0 ;
  input \gen_multi_thread.gen_thread_loop[4].active_target_reg[32] ;
  input \gen_multi_thread.gen_thread_loop[5].active_target_reg[40] ;
  input \gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_0 ;
  input thread_valid_7__2;
  input [0:0]CO;
  input cmd_push_7;
  input thread_valid_0__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[10] ;
  input cmd_push_0;
  input thread_valid_1__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[22] ;
  input cmd_push_1;
  input thread_valid_2__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[34] ;
  input cmd_push_2;
  input thread_valid_3__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[46] ;
  input cmd_push_3;
  input thread_valid_4__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[58] ;
  input cmd_push_4;
  input thread_valid_5__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[70] ;
  input cmd_push_5;
  input thread_valid_6__2;
  input [0:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[82] ;
  input cmd_push_6;
  input \gen_no_arbiter.s_ready_i_reg[0]_1 ;
  input [3:0]Q;
  input [0:0]s_axi_rready;
  input [11:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ;
  input [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] ;
  input [35:0]st_mr_rid;
  input [0:0]\m_payload_i_reg[34]_1 ;
  input [0:0]\m_payload_i_reg[34]_2 ;
  input [0:0]\m_payload_i_reg[34]_3 ;
  input aa_mi_arready__1;
  input aclk;

  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aa_mi_arready__1;
  wire aa_mi_arvalid;
  wire aclk;
  wire any_pop__1;
  wire aresetn_d;
  wire \chosen[0]_i_1_n_0 ;
  wire \chosen[1]_i_1_n_0 ;
  wire \chosen[2]_i_1_n_0 ;
  wire cmd_push_0;
  wire cmd_push_1;
  wire cmd_push_2;
  wire cmd_push_3;
  wire cmd_push_4;
  wire cmd_push_5;
  wire cmd_push_6;
  wire cmd_push_7;
  wire [0:0]\gen_multi_thread.accept_cnt_reg[0] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[10] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[22] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[34] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[46] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] ;
  wire \gen_multi_thread.gen_thread_loop[3].active_target_reg[25] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[58] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] ;
  wire \gen_multi_thread.gen_thread_loop[4].active_target_reg[32] ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[70] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] ;
  wire \gen_multi_thread.gen_thread_loop[5].active_target_reg[40] ;
  wire \gen_multi_thread.gen_thread_loop[5].active_target_reg[41] ;
  wire \gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[82] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] ;
  wire \gen_multi_thread.gen_thread_loop[6].active_target_reg[48] ;
  wire \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target_reg[56] ;
  wire \gen_no_arbiter.m_target_hot_i_reg[1] ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire \gen_no_arbiter.s_ready_i[0]_i_19__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_5__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i_reg[0] ;
  wire \gen_no_arbiter.s_ready_i_reg[0]_0 ;
  wire \gen_no_arbiter.s_ready_i_reg[0]_1 ;
  wire \last_rr_hot[0]_i_1__0_n_0 ;
  wire \last_rr_hot[1]_i_1__0_n_0 ;
  wire \last_rr_hot[2]_i_1__0_n_0 ;
  wire \last_rr_hot_reg_n_0_[0] ;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [0:0]\m_payload_i_reg[0]_1 ;
  wire [0:0]\m_payload_i_reg[0]_2 ;
  wire \m_payload_i_reg[34] ;
  wire [0:0]\m_payload_i_reg[34]_0 ;
  wire [0:0]\m_payload_i_reg[34]_1 ;
  wire [0:0]\m_payload_i_reg[34]_2 ;
  wire [0:0]\m_payload_i_reg[34]_3 ;
  wire need_arbitration;
  wire [2:0]next_rr_hot;
  wire p_32_out;
  wire p_3_in;
  wire p_4_in;
  wire p_54_out;
  wire p_74_out;
  wire \s_axi_rid[11]_INST_0_i_1_n_0 ;
  wire \s_axi_rid[11]_INST_0_i_2_n_0 ;
  wire \s_axi_rid[11]_INST_0_i_3_n_0 ;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire s_ready_i0;
  wire [35:0]st_mr_rid;
  wire thread_valid_0__2;
  wire thread_valid_1__2;
  wire thread_valid_2__2;
  wire thread_valid_3__2;
  wire thread_valid_4__2;
  wire thread_valid_5__2;
  wire thread_valid_6__2;
  wire thread_valid_7__2;
  wire valid_qual_i0__1;

  LUT3 #(
    .INIT(8'hB8)) 
    \chosen[0]_i_1 
       (.I0(next_rr_hot[0]),
        .I1(need_arbitration),
        .I2(\m_payload_i_reg[0] ),
        .O(\chosen[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \chosen[1]_i_1 
       (.I0(next_rr_hot[1]),
        .I1(need_arbitration),
        .I2(\m_payload_i_reg[0]_0 ),
        .O(\chosen[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \chosen[2]_i_1 
       (.I0(next_rr_hot[2]),
        .I1(need_arbitration),
        .I2(\m_payload_i_reg[34] ),
        .O(\chosen[2]_i_1_n_0 ));
  (* use_clock_enable = "yes" *) 
  FDRE \chosen_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\chosen[0]_i_1_n_0 ),
        .Q(\m_payload_i_reg[0] ),
        .R(SR));
  (* use_clock_enable = "yes" *) 
  FDRE \chosen_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\chosen[1]_i_1_n_0 ),
        .Q(\m_payload_i_reg[0]_0 ),
        .R(SR));
  (* use_clock_enable = "yes" *) 
  FDRE \chosen_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\chosen[2]_i_1_n_0 ),
        .Q(\m_payload_i_reg[34] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h9A65)) 
    \gen_multi_thread.accept_cnt[1]_i_1__0 
       (.I0(Q[0]),
        .I1(any_pop__1),
        .I2(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hDFF2200D)) 
    \gen_multi_thread.accept_cnt[2]_i_1__0 
       (.I0(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .I1(any_pop__1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \gen_multi_thread.accept_cnt[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(any_pop__1),
        .I5(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .O(\gen_multi_thread.accept_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hF7FF0800FFAE0051)) 
    \gen_multi_thread.accept_cnt[3]_i_2__0 
       (.I0(Q[1]),
        .I1(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .I2(any_pop__1),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0 
       (.I0(any_pop__1),
        .I1(thread_valid_0__2),
        .I2(\gen_multi_thread.gen_thread_loop[0].active_id_reg[10] ),
        .I3(cmd_push_0),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1__0 
       (.I0(any_pop__1),
        .I1(thread_valid_1__2),
        .I2(\gen_multi_thread.gen_thread_loop[1].active_id_reg[22] ),
        .I3(cmd_push_1),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_1__0 
       (.I0(any_pop__1),
        .I1(thread_valid_2__2),
        .I2(\gen_multi_thread.gen_thread_loop[2].active_id_reg[34] ),
        .I3(cmd_push_2),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0 
       (.I0(any_pop__1),
        .I1(thread_valid_3__2),
        .I2(\gen_multi_thread.gen_thread_loop[3].active_id_reg[46] ),
        .I3(cmd_push_3),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1__0 
       (.I0(any_pop__1),
        .I1(thread_valid_4__2),
        .I2(\gen_multi_thread.gen_thread_loop[4].active_id_reg[58] ),
        .I3(cmd_push_4),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1__0 
       (.I0(any_pop__1),
        .I1(thread_valid_5__2),
        .I2(\gen_multi_thread.gen_thread_loop[5].active_id_reg[70] ),
        .I3(cmd_push_5),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1__0 
       (.I0(any_pop__1),
        .I1(thread_valid_6__2),
        .I2(\gen_multi_thread.gen_thread_loop[6].active_id_reg[82] ),
        .I3(cmd_push_6),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1__0 
       (.I0(any_pop__1),
        .I1(thread_valid_7__2),
        .I2(CO),
        .I3(cmd_push_7),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3__0 
       (.I0(s_axi_rready),
        .I1(p_74_out),
        .I2(\m_payload_i_reg[0] ),
        .I3(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .I4(s_axi_rlast),
        .O(any_pop__1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_mesg_i[11]_i_1 
       (.I0(aresetn_d),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_3__0 
       (.I0(\gen_multi_thread.gen_thread_loop[5].active_target_reg[41] ),
        .I1(\gen_no_arbiter.s_ready_i[0]_i_19__0_n_0 ),
        .I2(\gen_multi_thread.gen_thread_loop[6].active_target_reg[49] ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_target_reg[48] ),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_target_reg[56] ),
        .I5(\gen_no_arbiter.s_ready_i_reg[0]_0 ),
        .O(\gen_no_arbiter.m_target_hot_i_reg[1] ));
  LUT6 #(
    .INIT(64'h4744444444444444)) 
    \gen_no_arbiter.m_valid_i_i_1__0 
       (.I0(aa_mi_arready__1),
        .I1(aa_mi_arvalid),
        .I2(\gen_multi_thread.gen_thread_loop[3].active_target_reg[25] ),
        .I3(valid_qual_i0__1),
        .I4(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I5(\gen_no_arbiter.s_ready_i[0]_i_5__0_n_0 ),
        .O(\gen_no_arbiter.m_valid_i_reg ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \gen_no_arbiter.s_ready_i[0]_i_19__0 
       (.I0(Q[3]),
        .I1(any_pop__1),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_1__0 
       (.I0(aa_mi_arvalid),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_target_reg[25] ),
        .I2(valid_qual_i0__1),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I4(\gen_no_arbiter.s_ready_i[0]_i_5__0_n_0 ),
        .I5(aresetn_d),
        .O(s_ready_i0));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_no_arbiter.s_ready_i[0]_i_5__0 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_19__0_n_0 ),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_target_reg[32] ),
        .I2(\gen_multi_thread.gen_thread_loop[5].active_target_reg[40] ),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_0 ),
        .O(\gen_no_arbiter.s_ready_i[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [9]),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [6]),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [3]),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [0]),
        .I4(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFF57AA00)) 
    \last_rr_hot[0]_i_1__0 
       (.I0(need_arbitration),
        .I1(next_rr_hot[1]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[0]),
        .I4(\last_rr_hot_reg_n_0_[0] ),
        .O(\last_rr_hot[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hDDDF8888)) 
    \last_rr_hot[1]_i_1__0 
       (.I0(need_arbitration),
        .I1(next_rr_hot[1]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[0]),
        .I4(p_3_in),
        .O(\last_rr_hot[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF5F7A0A0)) 
    \last_rr_hot[2]_i_1__0 
       (.I0(need_arbitration),
        .I1(next_rr_hot[1]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[0]),
        .I4(p_4_in),
        .O(\last_rr_hot[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFAABFAABFAA8CAA)) 
    \last_rr_hot[2]_i_2__0 
       (.I0(s_axi_rready),
        .I1(p_74_out),
        .I2(\m_payload_i_reg[0] ),
        .I3(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .I4(p_32_out),
        .I5(p_54_out),
        .O(need_arbitration));
  LUT6 #(
    .INIT(64'hAAAAAAAA00AA0020)) 
    \last_rr_hot[2]_i_3 
       (.I0(p_54_out),
        .I1(p_32_out),
        .I2(p_3_in),
        .I3(p_74_out),
        .I4(p_4_in),
        .I5(\last_rr_hot_reg_n_0_[0] ),
        .O(next_rr_hot[1]));
  LUT6 #(
    .INIT(64'hAA20AA20AA22AA20)) 
    \last_rr_hot[2]_i_4 
       (.I0(p_32_out),
        .I1(p_54_out),
        .I2(\last_rr_hot_reg_n_0_[0] ),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(p_74_out),
        .O(next_rr_hot[2]));
  LUT6 #(
    .INIT(64'h88888888A8A8AAA8)) 
    \last_rr_hot[2]_i_5 
       (.I0(p_74_out),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(\last_rr_hot_reg_n_0_[0] ),
        .I4(p_54_out),
        .I5(p_32_out),
        .O(next_rr_hot[0]));
  FDRE \last_rr_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\last_rr_hot[0]_i_1__0_n_0 ),
        .Q(\last_rr_hot_reg_n_0_[0] ),
        .R(SR));
  FDRE \last_rr_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\last_rr_hot[1]_i_1__0_n_0 ),
        .Q(p_3_in),
        .R(SR));
  FDSE \last_rr_hot_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\last_rr_hot[2]_i_1__0_n_0 ),
        .Q(p_4_in),
        .S(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    \m_payload_i[46]_i_1 
       (.I0(\m_payload_i_reg[34] ),
        .I1(s_axi_rready),
        .I2(p_32_out),
        .O(\m_payload_i_reg[34]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \m_payload_i[46]_i_1__0 
       (.I0(\m_payload_i_reg[0]_0 ),
        .I1(s_axi_rready),
        .I2(p_54_out),
        .O(\m_payload_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \m_payload_i[46]_i_1__1 
       (.I0(\m_payload_i_reg[0] ),
        .I1(s_axi_rready),
        .I2(p_74_out),
        .O(\m_payload_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_10_out_carry_i_1__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_10_out_carry_i_2__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_10_out_carry_i_3__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_10_out_carry_i_4__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_12_out_carry_i_1__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_12_out_carry_i_2__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_12_out_carry_i_3__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_12_out_carry_i_4__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_14_out_carry_i_1__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_14_out_carry_i_2__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_14_out_carry_i_3__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_14_out_carry_i_4__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_out_carry_i_1__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_out_carry_i_2__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_out_carry_i_3__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_out_carry_i_4__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_4_out_carry_i_1__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_4_out_carry_i_2__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_4_out_carry_i_3__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_4_out_carry_i_4__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_6_out_carry_i_1__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_6_out_carry_i_2__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_6_out_carry_i_3__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_6_out_carry_i_4__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_8_out_carry_i_1__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_8_out_carry_i_2__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_8_out_carry_i_3__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_8_out_carry_i_4__0
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[0]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[24]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[12]),
        .I4(st_mr_rid[0]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[10]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[34]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[22]),
        .I4(st_mr_rid[10]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[11]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[35]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[23]),
        .I4(st_mr_rid[11]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \s_axi_rid[11]_INST_0_i_1 
       (.I0(p_32_out),
        .I1(\m_payload_i_reg[34] ),
        .I2(p_54_out),
        .I3(\m_payload_i_reg[0]_0 ),
        .O(\s_axi_rid[11]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \s_axi_rid[11]_INST_0_i_2 
       (.I0(p_54_out),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(p_32_out),
        .I3(\m_payload_i_reg[34] ),
        .O(\s_axi_rid[11]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \s_axi_rid[11]_INST_0_i_3 
       (.I0(p_54_out),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(p_32_out),
        .I3(\m_payload_i_reg[34] ),
        .O(\s_axi_rid[11]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[1]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[25]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[13]),
        .I4(st_mr_rid[1]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[2]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[26]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[14]),
        .I4(st_mr_rid[2]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[3]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[27]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[15]),
        .I4(st_mr_rid[3]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[4]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[28]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[16]),
        .I4(st_mr_rid[4]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[5]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[29]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[17]),
        .I4(st_mr_rid[5]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[6]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[30]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[18]),
        .I4(st_mr_rid[6]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[7]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[31]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[19]),
        .I4(st_mr_rid[7]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[8]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[32]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[20]),
        .I4(st_mr_rid[8]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rid[9]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(st_mr_rid[33]),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(st_mr_rid[21]),
        .I4(st_mr_rid[9]),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rlast[0]_INST_0 
       (.I0(\s_axi_rid[11]_INST_0_i_1_n_0 ),
        .I1(\m_payload_i_reg[34]_1 ),
        .I2(\s_axi_rid[11]_INST_0_i_2_n_0 ),
        .I3(\m_payload_i_reg[34]_2 ),
        .I4(\m_payload_i_reg[34]_3 ),
        .I5(\s_axi_rid[11]_INST_0_i_3_n_0 ),
        .O(s_axi_rlast));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s_axi_rvalid[0]_INST_0 
       (.I0(p_74_out),
        .I1(\m_payload_i_reg[0] ),
        .I2(\m_payload_i_reg[34] ),
        .I3(p_32_out),
        .I4(\m_payload_i_reg[0]_0 ),
        .I5(p_54_out),
        .O(s_axi_rvalid));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "12" *) 
(* C_AXI_PROTOCOL = "0" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_CONNECTIVITY_MODE = "1" *) (* C_DEBUG = "1" *) 
(* C_FAMILY = "zynq" *) (* C_M_AXI_ADDR_WIDTH = "64'b0000000000000000000000000000110000000000000000000000000000010000" *) (* C_M_AXI_BASE_ADDR = "128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001001000000000000000000000" *) 
(* C_M_AXI_READ_CONNECTIVITY = "64'b1111111111111111111111111111111111111111111111111111111111111111" *) (* C_M_AXI_READ_ISSUING = "64'b0000000000000000000000000000100000000000000000000000000000001000" *) (* C_M_AXI_SECURE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_M_AXI_WRITE_CONNECTIVITY = "64'b1111111111111111111111111111111111111111111111111111111111111111" *) (* C_M_AXI_WRITE_ISSUING = "64'b0000000000000000000000000000100000000000000000000000000000001000" *) (* C_NUM_ADDR_RANGES = "1" *) 
(* C_NUM_MASTER_SLOTS = "2" *) (* C_NUM_SLAVE_SLOTS = "1" *) (* C_R_REGISTER = "0" *) 
(* C_S_AXI_ARB_PRIORITY = "0" *) (* C_S_AXI_BASE_ID = "0" *) (* C_S_AXI_READ_ACCEPTANCE = "8" *) 
(* C_S_AXI_SINGLE_THREAD = "0" *) (* C_S_AXI_THREAD_ID_WIDTH = "12" *) (* C_S_AXI_WRITE_ACCEPTANCE = "8" *) 
(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_axi_crossbar" *) (* P_ADDR_DECODE = "1" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_FAMILY = "zynq" *) (* P_INCR = "2'b01" *) (* P_LEN = "8" *) 
(* P_LOCK = "1" *) (* P_M_AXI_ERR_MODE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_M_AXI_SUPPORTS_READ = "2'b11" *) 
(* P_M_AXI_SUPPORTS_WRITE = "2'b11" *) (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) (* P_RANGE_CHECK = "1" *) 
(* P_S_AXI_BASE_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_HIGH_ID = "64'b0000000000000000000000000000000000000000000000000000111111111111" *) (* P_S_AXI_SUPPORTS_READ = "1'b1" *) 
(* P_S_AXI_SUPPORTS_WRITE = "1'b1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_bd_axi_crossbar_v2_1_11_axi_crossbar
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [11:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input [0:0]s_axi_awvalid;
  output [0:0]s_axi_awready;
  input [11:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wuser;
  input [0:0]s_axi_wvalid;
  output [0:0]s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [0:0]s_axi_bvalid;
  input [0:0]s_axi_bready;
  input [11:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input [0:0]s_axi_arvalid;
  output [0:0]s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_rlast;
  output [0:0]s_axi_ruser;
  output [0:0]s_axi_rvalid;
  input [0:0]s_axi_rready;
  output [23:0]m_axi_awid;
  output [63:0]m_axi_awaddr;
  output [15:0]m_axi_awlen;
  output [5:0]m_axi_awsize;
  output [3:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [7:0]m_axi_awcache;
  output [5:0]m_axi_awprot;
  output [7:0]m_axi_awregion;
  output [7:0]m_axi_awqos;
  output [1:0]m_axi_awuser;
  output [1:0]m_axi_awvalid;
  input [1:0]m_axi_awready;
  output [23:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output [1:0]m_axi_wlast;
  output [1:0]m_axi_wuser;
  output [1:0]m_axi_wvalid;
  input [1:0]m_axi_wready;
  input [23:0]m_axi_bid;
  input [3:0]m_axi_bresp;
  input [1:0]m_axi_buser;
  input [1:0]m_axi_bvalid;
  output [1:0]m_axi_bready;
  output [23:0]m_axi_arid;
  output [63:0]m_axi_araddr;
  output [15:0]m_axi_arlen;
  output [5:0]m_axi_arsize;
  output [3:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [7:0]m_axi_arcache;
  output [5:0]m_axi_arprot;
  output [7:0]m_axi_arregion;
  output [7:0]m_axi_arqos;
  output [1:0]m_axi_aruser;
  output [1:0]m_axi_arvalid;
  input [1:0]m_axi_arready;
  input [23:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [3:0]m_axi_rresp;
  input [1:0]m_axi_rlast;
  input [1:0]m_axi_ruser;
  input [1:0]m_axi_rvalid;
  output [1:0]m_axi_rready;

  wire \<const0> ;
  wire aclk;
  wire aresetn;
  wire [63:32]\^m_axi_araddr ;
  wire [3:2]\^m_axi_arburst ;
  wire [7:4]\^m_axi_arcache ;
  wire [11:0]\^m_axi_arid ;
  wire [7:0]\^m_axi_arlen ;
  wire [1:1]\^m_axi_arlock ;
  wire [5:3]\^m_axi_arprot ;
  wire [7:4]\^m_axi_arqos ;
  wire [1:0]m_axi_arready;
  wire [5:3]\^m_axi_arsize ;
  wire [1:0]m_axi_arvalid;
  wire [63:32]\^m_axi_awaddr ;
  wire [3:2]\^m_axi_awburst ;
  wire [7:4]\^m_axi_awcache ;
  wire [11:0]\^m_axi_awid ;
  wire [15:8]\^m_axi_awlen ;
  wire [1:1]\^m_axi_awlock ;
  wire [5:3]\^m_axi_awprot ;
  wire [7:4]\^m_axi_awqos ;
  wire [1:0]m_axi_awready;
  wire [5:3]\^m_axi_awsize ;
  wire [1:0]m_axi_awvalid;
  wire [23:0]m_axi_bid;
  wire [1:0]m_axi_bready;
  wire [3:0]m_axi_bresp;
  wire [1:0]m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [23:0]m_axi_rid;
  wire [1:0]m_axi_rlast;
  wire [1:0]m_axi_rready;
  wire [3:0]m_axi_rresp;
  wire [1:0]m_axi_rvalid;
  wire [1:0]m_axi_wready;
  wire [1:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [0:0]s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [0:0]s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;

  assign m_axi_araddr[63:32] = \^m_axi_araddr [63:32];
  assign m_axi_araddr[31:0] = \^m_axi_araddr [63:32];
  assign m_axi_arburst[3:2] = \^m_axi_arburst [3:2];
  assign m_axi_arburst[1:0] = \^m_axi_arburst [3:2];
  assign m_axi_arcache[7:4] = \^m_axi_arcache [7:4];
  assign m_axi_arcache[3:0] = \^m_axi_arcache [7:4];
  assign m_axi_arid[23:12] = \^m_axi_arid [11:0];
  assign m_axi_arid[11:0] = \^m_axi_arid [11:0];
  assign m_axi_arlen[15:8] = \^m_axi_arlen [7:0];
  assign m_axi_arlen[7:0] = \^m_axi_arlen [7:0];
  assign m_axi_arlock[1] = \^m_axi_arlock [1];
  assign m_axi_arlock[0] = \^m_axi_arlock [1];
  assign m_axi_arprot[5:3] = \^m_axi_arprot [5:3];
  assign m_axi_arprot[2:0] = \^m_axi_arprot [5:3];
  assign m_axi_arqos[7:4] = \^m_axi_arqos [7:4];
  assign m_axi_arqos[3:0] = \^m_axi_arqos [7:4];
  assign m_axi_arregion[7] = \<const0> ;
  assign m_axi_arregion[6] = \<const0> ;
  assign m_axi_arregion[5] = \<const0> ;
  assign m_axi_arregion[4] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[5:3] = \^m_axi_arsize [5:3];
  assign m_axi_arsize[2:0] = \^m_axi_arsize [5:3];
  assign m_axi_aruser[1] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awaddr[63:32] = \^m_axi_awaddr [63:32];
  assign m_axi_awaddr[31:0] = \^m_axi_awaddr [63:32];
  assign m_axi_awburst[3:2] = \^m_axi_awburst [3:2];
  assign m_axi_awburst[1:0] = \^m_axi_awburst [3:2];
  assign m_axi_awcache[7:4] = \^m_axi_awcache [7:4];
  assign m_axi_awcache[3:0] = \^m_axi_awcache [7:4];
  assign m_axi_awid[23:12] = \^m_axi_awid [11:0];
  assign m_axi_awid[11:0] = \^m_axi_awid [11:0];
  assign m_axi_awlen[15:8] = \^m_axi_awlen [15:8];
  assign m_axi_awlen[7:0] = \^m_axi_awlen [15:8];
  assign m_axi_awlock[1] = \^m_axi_awlock [1];
  assign m_axi_awlock[0] = \^m_axi_awlock [1];
  assign m_axi_awprot[5:3] = \^m_axi_awprot [5:3];
  assign m_axi_awprot[2:0] = \^m_axi_awprot [5:3];
  assign m_axi_awqos[7:4] = \^m_axi_awqos [7:4];
  assign m_axi_awqos[3:0] = \^m_axi_awqos [7:4];
  assign m_axi_awregion[7] = \<const0> ;
  assign m_axi_awregion[6] = \<const0> ;
  assign m_axi_awregion[5] = \<const0> ;
  assign m_axi_awregion[4] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[5:3] = \^m_axi_awsize [5:3];
  assign m_axi_awsize[2:0] = \^m_axi_awsize [5:3];
  assign m_axi_awuser[1] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wdata[63:32] = s_axi_wdata;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wid[23] = \<const0> ;
  assign m_axi_wid[22] = \<const0> ;
  assign m_axi_wid[21] = \<const0> ;
  assign m_axi_wid[20] = \<const0> ;
  assign m_axi_wid[19] = \<const0> ;
  assign m_axi_wid[18] = \<const0> ;
  assign m_axi_wid[17] = \<const0> ;
  assign m_axi_wid[16] = \<const0> ;
  assign m_axi_wid[15] = \<const0> ;
  assign m_axi_wid[14] = \<const0> ;
  assign m_axi_wid[13] = \<const0> ;
  assign m_axi_wid[12] = \<const0> ;
  assign m_axi_wid[11] = \<const0> ;
  assign m_axi_wid[10] = \<const0> ;
  assign m_axi_wid[9] = \<const0> ;
  assign m_axi_wid[8] = \<const0> ;
  assign m_axi_wid[7] = \<const0> ;
  assign m_axi_wid[6] = \<const0> ;
  assign m_axi_wid[5] = \<const0> ;
  assign m_axi_wid[4] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast[1] = s_axi_wlast;
  assign m_axi_wlast[0] = s_axi_wlast;
  assign m_axi_wstrb[7:4] = s_axi_wstrb;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wuser[1] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  zynq_bd_axi_crossbar_v2_1_11_crossbar \gen_samd.crossbar_samd 
       (.D({s_axi_awqos,s_axi_awcache,s_axi_awburst,s_axi_awprot,s_axi_awlock,s_axi_awsize,s_axi_awlen,s_axi_awaddr}),
        .M_AXI_RREADY(m_axi_rready),
        .Q({\^m_axi_awqos ,\^m_axi_awcache ,\^m_axi_awburst ,\^m_axi_awprot ,\^m_axi_awlock ,\^m_axi_awsize ,\^m_axi_awlen ,\^m_axi_awaddr ,\^m_axi_awid }),
        .S_AXI_ARREADY(s_axi_arready),
        .UNCONN_OUT({\^m_axi_arqos ,\^m_axi_arcache ,\^m_axi_arburst ,\^m_axi_arprot ,\^m_axi_arlock ,\^m_axi_arsize ,\^m_axi_arlen ,\^m_axi_araddr ,\^m_axi_arid }),
        .aclk(aclk),
        .aresetn(aresetn),
        .\gen_multi_thread.accept_cnt_reg[2] (s_axi_awready),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] (s_axi_bid[10]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 (s_axi_bid[9]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 (s_axi_bid[11]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 (s_axi_bid[2]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 (s_axi_rid[10]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_12 (s_axi_rid[9]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_13 (s_axi_rid[11]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_14 (s_axi_rid[7]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_15 (s_axi_rid[6]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_16 (s_axi_rid[8]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_17 (s_axi_rid[4]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_18 (s_axi_rid[3]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_19 (s_axi_rid[5]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 (s_axi_bid[7]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_20 (s_axi_rid[1]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_21 (s_axi_rid[0]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_22 (s_axi_rid[2]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 (s_axi_bid[6]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 (s_axi_bid[8]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 (s_axi_bid[4]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 (s_axi_bid[3]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 (s_axi_bid[5]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 (s_axi_bid[1]),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 (s_axi_bid[0]),
        .\gen_no_arbiter.s_ready_i_reg[0] ({s_axi_arqos,s_axi_arcache,s_axi_arburst,s_axi_arprot,s_axi_arlock,s_axi_arsize,s_axi_arlen,s_axi_araddr}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_arid(s_axi_arid),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awid(s_axi_awid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_crossbar" *) 
module zynq_bd_axi_crossbar_v2_1_11_crossbar
   (s_axi_rvalid,
    M_AXI_RREADY,
    Q,
    UNCONN_OUT,
    m_axi_bready,
    S_AXI_ARREADY,
    m_axi_awvalid,
    \gen_multi_thread.accept_cnt_reg[2] ,
    s_axi_bvalid,
    s_axi_bresp,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ,
    s_axi_rresp,
    s_axi_rdata,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_12 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_13 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_14 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_15 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_16 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_17 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_18 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_19 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_20 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_21 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_22 ,
    s_axi_rlast,
    s_axi_wready,
    m_axi_wvalid,
    m_axi_arvalid,
    m_axi_bvalid,
    s_axi_bready,
    s_axi_rready,
    m_axi_rvalid,
    s_axi_awvalid,
    aclk,
    s_axi_arid,
    s_axi_awid,
    m_axi_bid,
    m_axi_bresp,
    m_axi_rid,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rdata,
    aresetn,
    D,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    m_axi_awready,
    s_axi_arvalid,
    m_axi_arready,
    m_axi_wready,
    s_axi_wlast,
    s_axi_wvalid);
  output [0:0]s_axi_rvalid;
  output [1:0]M_AXI_RREADY;
  output [68:0]Q;
  output [68:0]UNCONN_OUT;
  output [1:0]m_axi_bready;
  output [0:0]S_AXI_ARREADY;
  output [1:0]m_axi_awvalid;
  output \gen_multi_thread.accept_cnt_reg[2] ;
  output [0:0]s_axi_bvalid;
  output [1:0]s_axi_bresp;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ;
  output [1:0]s_axi_rresp;
  output [31:0]s_axi_rdata;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_12 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_13 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_14 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_15 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_16 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_17 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_18 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_19 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_20 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_21 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_22 ;
  output [0:0]s_axi_rlast;
  output [0:0]s_axi_wready;
  output [1:0]m_axi_wvalid;
  output [1:0]m_axi_arvalid;
  input [1:0]m_axi_bvalid;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_rready;
  input [1:0]m_axi_rvalid;
  input [0:0]s_axi_awvalid;
  input aclk;
  input [11:0]s_axi_arid;
  input [11:0]s_axi_awid;
  input [23:0]m_axi_bid;
  input [3:0]m_axi_bresp;
  input [23:0]m_axi_rid;
  input [1:0]m_axi_rlast;
  input [3:0]m_axi_rresp;
  input [63:0]m_axi_rdata;
  input aresetn;
  input [56:0]D;
  input [56:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  input [1:0]m_axi_awready;
  input [0:0]s_axi_arvalid;
  input [1:0]m_axi_arready;
  input [1:0]m_axi_wready;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wvalid;

  wire [56:0]D;
  wire [1:0]M_AXI_RREADY;
  wire [68:0]Q;
  wire [0:0]S_AXI_ARREADY;
  wire [68:0]UNCONN_OUT;
  wire aa_mi_arready__1;
  wire [2:2]aa_mi_artarget_hot;
  wire aa_mi_arvalid;
  wire [2:0]aa_mi_awtarget_hot;
  wire aa_sa_awready;
  wire aa_sa_awvalid;
  wire aclk;
  wire addr_arbiter_ar_n_78;
  wire addr_arbiter_ar_n_79;
  wire addr_arbiter_ar_n_80;
  wire addr_arbiter_ar_n_81;
  wire addr_arbiter_ar_n_82;
  wire addr_arbiter_ar_n_83;
  wire addr_arbiter_ar_n_84;
  wire addr_arbiter_ar_n_90;
  wire addr_arbiter_aw_n_11;
  wire addr_arbiter_aw_n_18;
  wire aresetn;
  wire aresetn_d;
  wire \gen_addr_decoder.addr_decoder_inst/ADDRESS_HIT_0 ;
  wire \gen_addr_decoder.addr_decoder_inst/ADDRESS_HIT_0_1 ;
  wire \gen_master_slots[0].r_issuing_cnt[0]_i_1_n_0 ;
  wire \gen_master_slots[0].reg_slice_mi_n_5 ;
  wire \gen_master_slots[0].w_issuing_cnt[0]_i_1_n_0 ;
  wire \gen_master_slots[1].r_issuing_cnt[8]_i_1_n_0 ;
  wire \gen_master_slots[1].reg_slice_mi_n_10 ;
  wire \gen_master_slots[1].reg_slice_mi_n_101 ;
  wire \gen_master_slots[1].reg_slice_mi_n_14 ;
  wire \gen_master_slots[1].reg_slice_mi_n_15 ;
  wire \gen_master_slots[1].reg_slice_mi_n_16 ;
  wire \gen_master_slots[1].reg_slice_mi_n_17 ;
  wire \gen_master_slots[1].reg_slice_mi_n_18 ;
  wire \gen_master_slots[1].reg_slice_mi_n_19 ;
  wire \gen_master_slots[1].reg_slice_mi_n_20 ;
  wire \gen_master_slots[1].reg_slice_mi_n_21 ;
  wire \gen_master_slots[1].reg_slice_mi_n_22 ;
  wire \gen_master_slots[1].reg_slice_mi_n_23 ;
  wire \gen_master_slots[1].reg_slice_mi_n_24 ;
  wire \gen_master_slots[1].reg_slice_mi_n_25 ;
  wire \gen_master_slots[1].reg_slice_mi_n_26 ;
  wire \gen_master_slots[1].reg_slice_mi_n_27 ;
  wire \gen_master_slots[1].reg_slice_mi_n_28 ;
  wire \gen_master_slots[1].reg_slice_mi_n_29 ;
  wire \gen_master_slots[1].reg_slice_mi_n_30 ;
  wire \gen_master_slots[1].reg_slice_mi_n_31 ;
  wire \gen_master_slots[1].reg_slice_mi_n_32 ;
  wire \gen_master_slots[1].reg_slice_mi_n_33 ;
  wire \gen_master_slots[1].reg_slice_mi_n_34 ;
  wire \gen_master_slots[1].reg_slice_mi_n_35 ;
  wire \gen_master_slots[1].reg_slice_mi_n_36 ;
  wire \gen_master_slots[1].reg_slice_mi_n_37 ;
  wire \gen_master_slots[1].reg_slice_mi_n_38 ;
  wire \gen_master_slots[1].reg_slice_mi_n_39 ;
  wire \gen_master_slots[1].reg_slice_mi_n_40 ;
  wire \gen_master_slots[1].reg_slice_mi_n_41 ;
  wire \gen_master_slots[1].reg_slice_mi_n_7 ;
  wire \gen_master_slots[1].reg_slice_mi_n_8 ;
  wire \gen_master_slots[1].reg_slice_mi_n_85 ;
  wire \gen_master_slots[1].reg_slice_mi_n_87 ;
  wire \gen_master_slots[1].reg_slice_mi_n_9 ;
  wire \gen_master_slots[1].w_issuing_cnt[8]_i_1_n_0 ;
  wire \gen_master_slots[2].reg_slice_mi_n_1 ;
  wire \gen_master_slots[2].reg_slice_mi_n_5 ;
  wire \gen_multi_thread.accept_cnt_reg[2] ;
  wire [2:0]\gen_multi_thread.arbiter_resp_inst/chosen ;
  wire [2:0]\gen_multi_thread.arbiter_resp_inst/chosen_5 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_12 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_13 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_14 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_15 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_16 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_17 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_18 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_19 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_20 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_21 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_22 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ;
  wire [56:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  wire \gen_slave_slots[0].gen_si_read.si_transactor_ar_n_24 ;
  wire \gen_slave_slots[0].gen_si_read.si_transactor_ar_n_6 ;
  wire \gen_slave_slots[0].gen_si_read.si_transactor_ar_n_7 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_0 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_1 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_107 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_3 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_4 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_5 ;
  wire \gen_slave_slots[0].gen_si_write.wdata_router_w_n_4 ;
  wire [1:0]m_axi_arready;
  wire [1:0]m_axi_arvalid;
  wire [1:0]m_axi_awready;
  wire [1:0]m_axi_awvalid;
  wire [23:0]m_axi_bid;
  wire [1:0]m_axi_bready;
  wire [3:0]m_axi_bresp;
  wire [1:0]m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [23:0]m_axi_rid;
  wire [1:0]m_axi_rlast;
  wire [3:0]m_axi_rresp;
  wire [1:0]m_axi_rvalid;
  wire [1:0]m_axi_wready;
  wire [1:0]m_axi_wvalid;
  wire [1:0]m_ready_d;
  wire [1:0]m_ready_d_7;
  wire match;
  wire match_2;
  wire mi_arready_2;
  wire mi_awready_2;
  wire mi_awready_mux__1;
  wire mi_bready_2;
  wire mi_rready_2;
  wire p_14_in;
  wire p_15_in;
  wire p_17_in;
  wire p_1_in;
  wire [11:0]p_20_in;
  wire p_21_in;
  wire [11:0]p_24_in;
  wire p_31_in;
  wire p_32_out;
  wire p_34_out;
  wire p_38_out;
  wire p_40_in;
  wire p_49_in;
  wire p_54_out;
  wire p_56_out;
  wire p_57_in;
  wire p_60_out;
  wire p_74_out;
  wire p_76_out;
  wire p_80_out;
  wire r_cmd_pop_0__1;
  wire r_cmd_pop_1__1;
  wire r_cmd_pop_2__1;
  wire [16:0]r_issuing_cnt;
  wire \r_pipe/p_1_in ;
  wire \r_pipe/p_1_in_3 ;
  wire \r_pipe/p_1_in_4 ;
  wire read_cs__0;
  wire reset;
  wire [1:1]resp_select;
  wire [11:0]s_axi_arid;
  wire [0:0]s_axi_arvalid;
  wire [11:0]s_axi_awid;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rlast;
  wire s_axi_rlast_i0;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire s_axi_rvalid_i;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i0;
  wire s_ready_i0_6;
  wire [0:0]s_ready_i0__1;
  wire splitter_aw_mi_n_0;
  wire splitter_aw_mi_n_1;
  wire splitter_aw_mi_n_2;
  wire splitter_aw_mi_n_3;
  wire splitter_aw_mi_n_4;
  wire splitter_aw_mi_n_5;
  wire ss_aa_awready;
  wire ss_wr_awready;
  wire ss_wr_awvalid;
  wire [1:1]st_aa_artarget_hot;
  wire [1:1]st_aa_awtarget_hot;
  wire [35:0]st_mr_bid;
  wire [1:0]st_mr_bmesg;
  wire [35:0]st_mr_rid;
  wire [34:0]st_mr_rmesg;
  wire target_mi_enc;
  wire target_mi_enc_0;
  wire valid_qual_i0__1;
  wire [16:0]w_issuing_cnt;
  wire [1:1]write_cs;
  wire write_cs01_out;
  wire write_cs0__0;

  zynq_bd_axi_crossbar_v2_1_11_addr_arbiter addr_arbiter_ar
       (.ADDRESS_HIT_0(\gen_addr_decoder.addr_decoder_inst/ADDRESS_HIT_0 ),
        .D({\gen_no_arbiter.s_ready_i_reg[0] ,s_axi_arid}),
        .E(s_axi_rvalid_i),
        .SR(reset),
        .UNCONN_OUT(UNCONN_OUT),
        .aa_mi_arready__1(aa_mi_arready__1),
        .aa_mi_arvalid(aa_mi_arvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_axi.s_axi_rid_i_reg[11] (aa_mi_artarget_hot),
        .\gen_master_slots[0].r_issuing_cnt_reg[3] ({addr_arbiter_ar_n_82,addr_arbiter_ar_n_83,addr_arbiter_ar_n_84}),
        .\gen_master_slots[1].r_issuing_cnt_reg[11] ({addr_arbiter_ar_n_79,addr_arbiter_ar_n_80,addr_arbiter_ar_n_81}),
        .\gen_master_slots[2].r_issuing_cnt_reg[16] (addr_arbiter_ar_n_90),
        .\gen_master_slots[2].r_issuing_cnt_reg[16]_0 (\gen_slave_slots[0].gen_si_read.si_transactor_ar_n_6 ),
        .\gen_multi_thread.accept_cnt_reg[2] (S_AXI_ARREADY),
        .\gen_multi_thread.accept_cnt_reg[3] (\gen_slave_slots[0].gen_si_read.si_transactor_ar_n_7 ),
        .\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] (st_aa_artarget_hot),
        .\gen_no_arbiter.m_target_hot_i_reg[1]_0 (addr_arbiter_ar_n_78),
        .\gen_no_arbiter.m_valid_i_reg_0 (\gen_slave_slots[0].gen_si_read.si_transactor_ar_n_24 ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .match(match),
        .mi_arready_2(mi_arready_2),
        .p_15_in(p_15_in),
        .p_31_in(p_31_in),
        .p_49_in(p_49_in),
        .r_cmd_pop_0__1(r_cmd_pop_0__1),
        .r_cmd_pop_1__1(r_cmd_pop_1__1),
        .r_cmd_pop_2__1(r_cmd_pop_2__1),
        .r_issuing_cnt({r_issuing_cnt[16],r_issuing_cnt[11:8],r_issuing_cnt[3:0]}),
        .read_cs__0(read_cs__0),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rlast_i0(s_axi_rlast_i0),
        .s_ready_i0(s_ready_i0),
        .target_mi_enc(target_mi_enc));
  zynq_bd_axi_crossbar_v2_1_11_addr_arbiter_65 addr_arbiter_aw
       (.ADDRESS_HIT_0(\gen_addr_decoder.addr_decoder_inst/ADDRESS_HIT_0_1 ),
        .D({D,s_axi_awid}),
        .Q(Q),
        .SR(reset),
        .aa_mi_awtarget_hot(aa_mi_awtarget_hot),
        .aa_sa_awready(aa_sa_awready),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen_5 [2]),
        .\gen_master_slots[2].w_issuing_cnt_reg[16] (addr_arbiter_aw_n_18),
        .\gen_master_slots[2].w_issuing_cnt_reg[16]_0 (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_3 ),
        .\gen_multi_thread.gen_thread_loop[0].active_target_reg[0] (st_aa_awtarget_hot),
        .\gen_multi_thread.gen_thread_loop[6].active_target_reg[49] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_5 ),
        .\gen_no_arbiter.m_valid_i_reg_0 (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_107 ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_ready_d(m_ready_d_7),
        .\m_ready_d_reg[0] (addr_arbiter_aw_n_11),
        .match(match_2),
        .mi_awready_2(mi_awready_2),
        .mi_awready_mux__1(mi_awready_mux__1),
        .p_38_out(p_38_out),
        .p_40_in(p_40_in),
        .p_57_in(p_57_in),
        .s_axi_bready(s_axi_bready),
        .s_ready_i0(s_ready_i0_6),
        .s_ready_i0__1(s_ready_i0__1),
        .ss_aa_awready(ss_aa_awready),
        .target_mi_enc(target_mi_enc_0),
        .w_issuing_cnt(w_issuing_cnt[16]),
        .write_cs01_out(write_cs01_out));
  FDRE #(
    .INIT(1'b0)) 
    aresetn_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(aresetn_d),
        .R(1'b0));
  zynq_bd_axi_crossbar_v2_1_11_decerr_slave \gen_decerr_slave.decerr_slave_inst 
       (.E(s_axi_rvalid_i),
        .Q(p_24_in),
        .SR(reset),
        .aa_mi_arvalid(aa_mi_arvalid),
        .aa_mi_awtarget_hot(aa_mi_awtarget_hot[2]),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_axi.write_cs_reg[1]_0 (write_cs),
        .\gen_no_arbiter.m_mesg_i_reg[11] (Q[11:0]),
        .\gen_no_arbiter.m_mesg_i_reg[51] ({UNCONN_OUT[51:44],UNCONN_OUT[11:0]}),
        .\gen_no_arbiter.m_target_hot_i_reg[2] (aa_mi_artarget_hot),
        .m_ready_d(m_ready_d_7[1]),
        .m_valid_i_reg(\gen_slave_slots[0].gen_si_write.wdata_router_w_n_4 ),
        .mi_arready_2(mi_arready_2),
        .mi_awready_2(mi_awready_2),
        .mi_bready_2(mi_bready_2),
        .mi_rready_2(mi_rready_2),
        .p_14_in(p_14_in),
        .p_15_in(p_15_in),
        .p_17_in(p_17_in),
        .p_21_in(p_21_in),
        .read_cs__0(read_cs__0),
        .s_axi_rlast_i0(s_axi_rlast_i0),
        .\skid_buffer_reg[46] (p_20_in),
        .write_cs01_out(write_cs01_out),
        .write_cs0__0(write_cs0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_master_slots[0].r_issuing_cnt[0]_i_1 
       (.I0(r_issuing_cnt[0]),
        .O(\gen_master_slots[0].r_issuing_cnt[0]_i_1_n_0 ));
  FDRE \gen_master_slots[0].r_issuing_cnt_reg[0] 
       (.C(aclk),
        .CE(\gen_master_slots[0].reg_slice_mi_n_5 ),
        .D(\gen_master_slots[0].r_issuing_cnt[0]_i_1_n_0 ),
        .Q(r_issuing_cnt[0]),
        .R(reset));
  FDRE \gen_master_slots[0].r_issuing_cnt_reg[1] 
       (.C(aclk),
        .CE(\gen_master_slots[0].reg_slice_mi_n_5 ),
        .D(addr_arbiter_ar_n_84),
        .Q(r_issuing_cnt[1]),
        .R(reset));
  FDRE \gen_master_slots[0].r_issuing_cnt_reg[2] 
       (.C(aclk),
        .CE(\gen_master_slots[0].reg_slice_mi_n_5 ),
        .D(addr_arbiter_ar_n_83),
        .Q(r_issuing_cnt[2]),
        .R(reset));
  FDRE \gen_master_slots[0].r_issuing_cnt_reg[3] 
       (.C(aclk),
        .CE(\gen_master_slots[0].reg_slice_mi_n_5 ),
        .D(addr_arbiter_ar_n_82),
        .Q(r_issuing_cnt[3]),
        .R(reset));
  zynq_bd_axi_register_slice_v2_1_10_axi_register_slice__parameterized1 \gen_master_slots[0].reg_slice_mi 
       (.ADDRESS_HIT_0(\gen_addr_decoder.addr_decoder_inst/ADDRESS_HIT_0 ),
        .D({m_axi_bid[11:0],m_axi_bresp[1:0]}),
        .E(\gen_master_slots[0].reg_slice_mi_n_5 ),
        .Q({st_mr_rid[11:0],p_76_out,st_mr_rmesg[1:0],st_mr_rmesg[34:3]}),
        .aclk(aclk),
        .\aresetn_d_reg[1] (\gen_master_slots[2].reg_slice_mi_n_1 ),
        .\aresetn_d_reg[1]_0 (\gen_master_slots[2].reg_slice_mi_n_5 ),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen_5 [0]),
        .chosen_0(\gen_multi_thread.arbiter_resp_inst/chosen [0]),
        .\chosen_reg[0] (\r_pipe/p_1_in ),
        .\gen_master_slots[1].r_issuing_cnt_reg[8] (\gen_master_slots[1].reg_slice_mi_n_87 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ({st_mr_bid[11:0],st_mr_bmesg}),
        .m_axi_bready(m_axi_bready[0]),
        .m_axi_bvalid(m_axi_bvalid[0]),
        .m_axi_rdata(m_axi_rdata[31:0]),
        .m_axi_rid(m_axi_rid[11:0]),
        .m_axi_rlast(m_axi_rlast[0]),
        .m_axi_rresp(m_axi_rresp[1:0]),
        .m_axi_rvalid(m_axi_rvalid[0]),
        .p_1_in(p_1_in),
        .p_49_in(p_49_in),
        .p_74_out(p_74_out),
        .p_80_out(p_80_out),
        .r_cmd_pop_0__1(r_cmd_pop_0__1),
        .r_cmd_pop_2__1(r_cmd_pop_2__1),
        .r_issuing_cnt({r_issuing_cnt[16],r_issuing_cnt[3:0]}),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .\skid_buffer_reg[46] (M_AXI_RREADY[0]),
        .target_mi_enc(target_mi_enc),
        .valid_qual_i0__1(valid_qual_i0__1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_master_slots[0].w_issuing_cnt[0]_i_1 
       (.I0(w_issuing_cnt[0]),
        .O(\gen_master_slots[0].w_issuing_cnt[0]_i_1_n_0 ));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[0] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_1 ),
        .D(\gen_master_slots[0].w_issuing_cnt[0]_i_1_n_0 ),
        .Q(w_issuing_cnt[0]),
        .R(reset));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[1] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_1 ),
        .D(splitter_aw_mi_n_5),
        .Q(w_issuing_cnt[1]),
        .R(reset));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[2] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_1 ),
        .D(splitter_aw_mi_n_4),
        .Q(w_issuing_cnt[2]),
        .R(reset));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[3] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_1 ),
        .D(splitter_aw_mi_n_3),
        .Q(w_issuing_cnt[3]),
        .R(reset));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_master_slots[1].r_issuing_cnt[8]_i_1 
       (.I0(r_issuing_cnt[8]),
        .O(\gen_master_slots[1].r_issuing_cnt[8]_i_1_n_0 ));
  FDRE \gen_master_slots[1].r_issuing_cnt_reg[10] 
       (.C(aclk),
        .CE(\gen_master_slots[1].reg_slice_mi_n_85 ),
        .D(addr_arbiter_ar_n_80),
        .Q(r_issuing_cnt[10]),
        .R(reset));
  FDRE \gen_master_slots[1].r_issuing_cnt_reg[11] 
       (.C(aclk),
        .CE(\gen_master_slots[1].reg_slice_mi_n_85 ),
        .D(addr_arbiter_ar_n_79),
        .Q(r_issuing_cnt[11]),
        .R(reset));
  FDRE \gen_master_slots[1].r_issuing_cnt_reg[8] 
       (.C(aclk),
        .CE(\gen_master_slots[1].reg_slice_mi_n_85 ),
        .D(\gen_master_slots[1].r_issuing_cnt[8]_i_1_n_0 ),
        .Q(r_issuing_cnt[8]),
        .R(reset));
  FDRE \gen_master_slots[1].r_issuing_cnt_reg[9] 
       (.C(aclk),
        .CE(\gen_master_slots[1].reg_slice_mi_n_85 ),
        .D(addr_arbiter_ar_n_81),
        .Q(r_issuing_cnt[9]),
        .R(reset));
  zynq_bd_axi_register_slice_v2_1_10_axi_register_slice__parameterized2 \gen_master_slots[1].reg_slice_mi 
       (.D({m_axi_bid[23:12],m_axi_bresp[3:2]}),
        .E(\gen_master_slots[1].reg_slice_mi_n_85 ),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg ),
        .S({\gen_master_slots[1].reg_slice_mi_n_7 ,\gen_master_slots[1].reg_slice_mi_n_8 ,\gen_master_slots[1].reg_slice_mi_n_9 ,\gen_master_slots[1].reg_slice_mi_n_10 }),
        .aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[1] (\gen_master_slots[1].reg_slice_mi_n_101 ),
        .\aresetn_d_reg[1]_0 (\gen_master_slots[2].reg_slice_mi_n_1 ),
        .\aresetn_d_reg[1]_1 (\gen_master_slots[2].reg_slice_mi_n_5 ),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen_5 [2:1]),
        .chosen_0(\gen_multi_thread.arbiter_resp_inst/chosen [2:1]),
        .\chosen_reg[1] (\r_pipe/p_1_in_3 ),
        .\gen_master_slots[1].r_issuing_cnt_reg[11] (r_issuing_cnt[11:8]),
        .\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ({\gen_master_slots[1].reg_slice_mi_n_38 ,\gen_master_slots[1].reg_slice_mi_n_39 ,\gen_master_slots[1].reg_slice_mi_n_40 ,\gen_master_slots[1].reg_slice_mi_n_41 }),
        .\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] (\gen_multi_thread.gen_thread_loop[0].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ({\gen_master_slots[1].reg_slice_mi_n_34 ,\gen_master_slots[1].reg_slice_mi_n_35 ,\gen_master_slots[1].reg_slice_mi_n_36 ,\gen_master_slots[1].reg_slice_mi_n_37 }),
        .\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] (\gen_multi_thread.gen_thread_loop[1].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ({\gen_master_slots[1].reg_slice_mi_n_30 ,\gen_master_slots[1].reg_slice_mi_n_31 ,\gen_master_slots[1].reg_slice_mi_n_32 ,\gen_master_slots[1].reg_slice_mi_n_33 }),
        .\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] (\gen_multi_thread.gen_thread_loop[2].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ({\gen_master_slots[1].reg_slice_mi_n_26 ,\gen_master_slots[1].reg_slice_mi_n_27 ,\gen_master_slots[1].reg_slice_mi_n_28 ,\gen_master_slots[1].reg_slice_mi_n_29 }),
        .\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] (\gen_multi_thread.gen_thread_loop[3].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ({\gen_master_slots[1].reg_slice_mi_n_22 ,\gen_master_slots[1].reg_slice_mi_n_23 ,\gen_master_slots[1].reg_slice_mi_n_24 ,\gen_master_slots[1].reg_slice_mi_n_25 }),
        .\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] (\gen_multi_thread.gen_thread_loop[4].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ({\gen_master_slots[1].reg_slice_mi_n_18 ,\gen_master_slots[1].reg_slice_mi_n_19 ,\gen_master_slots[1].reg_slice_mi_n_20 ,\gen_master_slots[1].reg_slice_mi_n_21 }),
        .\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] (\gen_multi_thread.gen_thread_loop[5].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ({\gen_master_slots[1].reg_slice_mi_n_14 ,\gen_master_slots[1].reg_slice_mi_n_15 ,\gen_master_slots[1].reg_slice_mi_n_16 ,\gen_master_slots[1].reg_slice_mi_n_17 }),
        .\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] (\gen_multi_thread.gen_thread_loop[6].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ({st_mr_rid[23:12],p_56_out}),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .\gen_no_arbiter.s_ready_i_reg[0] (\gen_master_slots[1].reg_slice_mi_n_87 ),
        .m_axi_bready(m_axi_bready[1]),
        .m_axi_bvalid(m_axi_bvalid[1]),
        .m_axi_rdata(m_axi_rdata[63:32]),
        .m_axi_rid(m_axi_rid[23:12]),
        .m_axi_rlast(m_axi_rlast[1]),
        .m_axi_rresp(m_axi_rresp[3:2]),
        .m_axi_rvalid(m_axi_rvalid[1]),
        .\m_payload_i_reg[13] ({st_mr_bid[11:0],st_mr_bmesg}),
        .\m_payload_i_reg[13]_0 (st_mr_bid[35:24]),
        .\m_payload_i_reg[33] ({st_mr_rmesg[1:0],st_mr_rmesg[34:3]}),
        .p_1_in(p_1_in),
        .p_31_in(p_31_in),
        .p_32_out(p_32_out),
        .p_38_out(p_38_out),
        .p_54_out(p_54_out),
        .p_60_out(p_60_out),
        .r_cmd_pop_1__1(r_cmd_pop_1__1),
        .resp_select(resp_select),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .\skid_buffer_reg[46] (M_AXI_RREADY[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_master_slots[1].w_issuing_cnt[8]_i_1 
       (.I0(w_issuing_cnt[8]),
        .O(\gen_master_slots[1].w_issuing_cnt[8]_i_1_n_0 ));
  FDRE \gen_master_slots[1].w_issuing_cnt_reg[10] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_0 ),
        .D(splitter_aw_mi_n_1),
        .Q(w_issuing_cnt[10]),
        .R(reset));
  FDRE \gen_master_slots[1].w_issuing_cnt_reg[11] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_0 ),
        .D(splitter_aw_mi_n_0),
        .Q(w_issuing_cnt[11]),
        .R(reset));
  FDRE \gen_master_slots[1].w_issuing_cnt_reg[8] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_0 ),
        .D(\gen_master_slots[1].w_issuing_cnt[8]_i_1_n_0 ),
        .Q(w_issuing_cnt[8]),
        .R(reset));
  FDRE \gen_master_slots[1].w_issuing_cnt_reg[9] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_0 ),
        .D(splitter_aw_mi_n_2),
        .Q(w_issuing_cnt[9]),
        .R(reset));
  FDRE \gen_master_slots[2].r_issuing_cnt_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_ar_n_90),
        .Q(r_issuing_cnt[16]),
        .R(reset));
  zynq_bd_axi_register_slice_v2_1_10_axi_register_slice__parameterized3 \gen_master_slots[2].reg_slice_mi 
       (.D(p_24_in),
        .E(\r_pipe/p_1_in_4 ),
        .Q({st_mr_rid[35:24],p_34_out}),
        .aclk(aclk),
        .\aresetn_d_reg[0] (\gen_master_slots[1].reg_slice_mi_n_101 ),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen_5 [2]),
        .chosen_0(\gen_multi_thread.arbiter_resp_inst/chosen [2]),
        .\gen_axi.s_axi_rid_i_reg[11] (p_20_in),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] (st_mr_bid[35:24]),
        .m_valid_i_reg(\gen_master_slots[2].reg_slice_mi_n_1 ),
        .mi_bready_2(mi_bready_2),
        .mi_rready_2(mi_rready_2),
        .p_15_in(p_15_in),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .p_21_in(p_21_in),
        .p_32_out(p_32_out),
        .p_38_out(p_38_out),
        .r_cmd_pop_2__1(r_cmd_pop_2__1),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg(\gen_master_slots[2].reg_slice_mi_n_5 ));
  FDRE \gen_master_slots[2].w_issuing_cnt_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_aw_n_18),
        .Q(w_issuing_cnt[16]),
        .R(reset));
  zynq_bd_axi_crossbar_v2_1_11_si_transactor \gen_slave_slots[0].gen_si_read.si_transactor_ar 
       (.E(\r_pipe/p_1_in_4 ),
        .Q(p_34_out),
        .SR(reset),
        .aa_mi_arready__1(aa_mi_arready__1),
        .aa_mi_arvalid(aa_mi_arvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_12 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_21 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_22 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_13 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_14 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_15 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_16 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_17 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_18 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_19 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_20 ),
        .\gen_no_arbiter.m_target_hot_i_reg[1] (\gen_slave_slots[0].gen_si_read.si_transactor_ar_n_6 ),
        .\gen_no_arbiter.m_target_hot_i_reg[1]_0 (\gen_slave_slots[0].gen_si_read.si_transactor_ar_n_7 ),
        .\gen_no_arbiter.m_valid_i_reg (\gen_slave_slots[0].gen_si_read.si_transactor_ar_n_24 ),
        .\gen_no_arbiter.s_ready_i_reg[0] (st_aa_artarget_hot),
        .\gen_no_arbiter.s_ready_i_reg[0]_0 (addr_arbiter_ar_n_78),
        .\gen_no_arbiter.s_ready_i_reg[0]_1 (S_AXI_ARREADY),
        .\m_payload_i_reg[0] (\r_pipe/p_1_in_3 ),
        .\m_payload_i_reg[0]_0 (\r_pipe/p_1_in ),
        .\m_payload_i_reg[34] (p_56_out),
        .\m_payload_i_reg[34]_0 (p_76_out),
        .match(match),
        .p_32_out(p_32_out),
        .p_54_out(p_54_out),
        .p_74_out(p_74_out),
        .s_axi_arid(s_axi_arid),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_ready_i0(s_ready_i0),
        .st_mr_rid(st_mr_rid),
        .valid_qual_i0__1(valid_qual_i0__1));
  zynq_bd_axi_crossbar_v2_1_11_si_transactor__parameterized0 \gen_slave_slots[0].gen_si_write.si_transactor_aw 
       (.ADDRESS_HIT_0(\gen_addr_decoder.addr_decoder_inst/ADDRESS_HIT_0_1 ),
        .D(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_4 ),
        .E(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_0 ),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg ),
        .S({\gen_master_slots[1].reg_slice_mi_n_7 ,\gen_master_slots[1].reg_slice_mi_n_8 ,\gen_master_slots[1].reg_slice_mi_n_9 ,\gen_master_slots[1].reg_slice_mi_n_10 }),
        .SR(reset),
        .aa_sa_awready(aa_sa_awready),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen_5 ),
        .\gen_master_slots[0].w_issuing_cnt_reg[0] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_1 ),
        .\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 (\gen_multi_thread.gen_thread_loop[0].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[0].active_id_reg[10]_0 ({\gen_master_slots[1].reg_slice_mi_n_38 ,\gen_master_slots[1].reg_slice_mi_n_39 ,\gen_master_slots[1].reg_slice_mi_n_40 ,\gen_master_slots[1].reg_slice_mi_n_41 }),
        .\gen_multi_thread.gen_thread_loop[1].active_id_reg[22]_0 ({\gen_master_slots[1].reg_slice_mi_n_34 ,\gen_master_slots[1].reg_slice_mi_n_35 ,\gen_master_slots[1].reg_slice_mi_n_36 ,\gen_master_slots[1].reg_slice_mi_n_37 }),
        .\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 (\gen_multi_thread.gen_thread_loop[2].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[2].active_id_reg[34]_0 ({\gen_master_slots[1].reg_slice_mi_n_30 ,\gen_master_slots[1].reg_slice_mi_n_31 ,\gen_master_slots[1].reg_slice_mi_n_32 ,\gen_master_slots[1].reg_slice_mi_n_33 }),
        .\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 (\gen_multi_thread.gen_thread_loop[3].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[3].active_id_reg[46]_0 ({\gen_master_slots[1].reg_slice_mi_n_26 ,\gen_master_slots[1].reg_slice_mi_n_27 ,\gen_master_slots[1].reg_slice_mi_n_28 ,\gen_master_slots[1].reg_slice_mi_n_29 }),
        .\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 (\gen_multi_thread.gen_thread_loop[4].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[4].active_id_reg[58]_0 ({\gen_master_slots[1].reg_slice_mi_n_22 ,\gen_master_slots[1].reg_slice_mi_n_23 ,\gen_master_slots[1].reg_slice_mi_n_24 ,\gen_master_slots[1].reg_slice_mi_n_25 }),
        .\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 (\gen_multi_thread.gen_thread_loop[5].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[5].active_id_reg[70]_0 ({\gen_master_slots[1].reg_slice_mi_n_18 ,\gen_master_slots[1].reg_slice_mi_n_19 ,\gen_master_slots[1].reg_slice_mi_n_20 ,\gen_master_slots[1].reg_slice_mi_n_21 }),
        .\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 (\gen_multi_thread.gen_thread_loop[6].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[6].active_id_reg[82]_0 ({\gen_master_slots[1].reg_slice_mi_n_14 ,\gen_master_slots[1].reg_slice_mi_n_15 ,\gen_master_slots[1].reg_slice_mi_n_16 ,\gen_master_slots[1].reg_slice_mi_n_17 }),
        .\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 (\gen_multi_thread.gen_thread_loop[7].active_id_reg ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 (resp_select),
        .\gen_no_arbiter.m_target_hot_i_reg[1] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_3 ),
        .\gen_no_arbiter.m_target_hot_i_reg[1]_0 (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_5 ),
        .\gen_no_arbiter.m_valid_i_reg (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_107 ),
        .\gen_no_arbiter.s_ready_i_reg[0] (st_aa_awtarget_hot),
        .m_ready_d(m_ready_d[0]),
        .\m_ready_d_reg[1] (\gen_multi_thread.accept_cnt_reg[2] ),
        .match(match_2),
        .p_38_out(p_38_out),
        .p_40_in(p_40_in),
        .p_57_in(p_57_in),
        .p_60_out(p_60_out),
        .p_80_out(p_80_out),
        .s_axi_awid(s_axi_awid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_ready_i0(s_ready_i0_6),
        .ss_aa_awready(ss_aa_awready),
        .target_mi_enc(target_mi_enc_0),
        .w_issuing_cnt({w_issuing_cnt[16],w_issuing_cnt[11:8],w_issuing_cnt[3:0]}));
  zynq_bd_axi_crossbar_v2_1_11_splitter \gen_slave_slots[0].gen_si_write.splitter_aw_si 
       (.aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_multi_thread.accept_cnt_reg[2] (\gen_multi_thread.accept_cnt_reg[2] ),
        .m_ready_d(m_ready_d),
        .s_axi_awvalid(s_axi_awvalid),
        .ss_aa_awready(ss_aa_awready),
        .ss_wr_awready(ss_wr_awready),
        .ss_wr_awvalid(ss_wr_awvalid));
  zynq_bd_axi_crossbar_v2_1_11_wdata_router \gen_slave_slots[0].gen_si_write.wdata_router_w 
       (.D(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_4 ),
        .SR(reset),
        .aclk(aclk),
        .\gen_axi.write_cs_reg[1] (\gen_slave_slots[0].gen_si_write.wdata_router_w_n_4 ),
        .\gen_axi.write_cs_reg[1]_0 (write_cs),
        .\gen_no_arbiter.s_ready_i_reg[0] (st_aa_awtarget_hot),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d[1]),
        .match(match_2),
        .p_14_in(p_14_in),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .ss_wr_awready(ss_wr_awready),
        .ss_wr_awvalid(ss_wr_awvalid),
        .write_cs0__0(write_cs0__0));
  zynq_bd_axi_crossbar_v2_1_11_splitter_66 splitter_aw_mi
       (.D({splitter_aw_mi_n_0,splitter_aw_mi_n_1,splitter_aw_mi_n_2}),
        .aa_mi_awtarget_hot(aa_mi_awtarget_hot),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .aresetn_d_reg(addr_arbiter_aw_n_11),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen_5 [1:0]),
        .\gen_master_slots[0].w_issuing_cnt_reg[3] ({splitter_aw_mi_n_3,splitter_aw_mi_n_4,splitter_aw_mi_n_5}),
        .m_axi_awready(m_axi_awready),
        .m_ready_d(m_ready_d_7),
        .mi_awready_mux__1(mi_awready_mux__1),
        .p_60_out(p_60_out),
        .p_80_out(p_80_out),
        .s_axi_bready(s_axi_bready),
        .s_ready_i0__1(s_ready_i0__1),
        .w_issuing_cnt({w_issuing_cnt[11:8],w_issuing_cnt[3:0]}));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_decerr_slave" *) 
module zynq_bd_axi_crossbar_v2_1_11_decerr_slave
   (mi_awready_2,
    p_14_in,
    p_21_in,
    p_15_in,
    p_17_in,
    \gen_axi.write_cs_reg[1]_0 ,
    read_cs__0,
    mi_arready_2,
    Q,
    \skid_buffer_reg[46] ,
    SR,
    aclk,
    m_ready_d,
    aa_sa_awvalid,
    aa_mi_awtarget_hot,
    mi_rready_2,
    aa_mi_arvalid,
    \gen_no_arbiter.m_target_hot_i_reg[2] ,
    \gen_no_arbiter.m_mesg_i_reg[51] ,
    write_cs01_out,
    mi_bready_2,
    write_cs0__0,
    m_valid_i_reg,
    s_axi_rlast_i0,
    E,
    \gen_no_arbiter.m_mesg_i_reg[11] ,
    aresetn_d);
  output mi_awready_2;
  output p_14_in;
  output p_21_in;
  output p_15_in;
  output p_17_in;
  output [0:0]\gen_axi.write_cs_reg[1]_0 ;
  output read_cs__0;
  output mi_arready_2;
  output [11:0]Q;
  output [11:0]\skid_buffer_reg[46] ;
  input [0:0]SR;
  input aclk;
  input [0:0]m_ready_d;
  input aa_sa_awvalid;
  input [0:0]aa_mi_awtarget_hot;
  input mi_rready_2;
  input aa_mi_arvalid;
  input [0:0]\gen_no_arbiter.m_target_hot_i_reg[2] ;
  input [19:0]\gen_no_arbiter.m_mesg_i_reg[51] ;
  input write_cs01_out;
  input mi_bready_2;
  input write_cs0__0;
  input m_valid_i_reg;
  input s_axi_rlast_i0;
  input [0:0]E;
  input [11:0]\gen_no_arbiter.m_mesg_i_reg[11] ;
  input aresetn_d;

  wire [0:0]E;
  wire [11:0]Q;
  wire [0:0]SR;
  wire aa_mi_arvalid;
  wire [0:0]aa_mi_awtarget_hot;
  wire aa_sa_awvalid;
  wire aclk;
  wire aresetn_d;
  wire \gen_axi.read_cnt[4]_i_2_n_0 ;
  wire \gen_axi.read_cnt[5]_i_2_n_0 ;
  wire \gen_axi.read_cnt[7]_i_1_n_0 ;
  wire \gen_axi.read_cnt[7]_i_3_n_0 ;
  wire [7:1]\gen_axi.read_cnt_reg ;
  wire [0:0]\gen_axi.read_cnt_reg__0 ;
  wire \gen_axi.read_cs[0]_i_1_n_0 ;
  wire \gen_axi.s_axi_arready_i_i_1_n_0 ;
  wire \gen_axi.s_axi_arready_i_i_3_n_0 ;
  wire \gen_axi.s_axi_awready_i_i_1_n_0 ;
  wire \gen_axi.s_axi_bid_i[11]_i_1_n_0 ;
  wire \gen_axi.s_axi_bvalid_i_i_1_n_0 ;
  wire \gen_axi.s_axi_rlast_i_i_1_n_0 ;
  wire \gen_axi.s_axi_rlast_i_i_3_n_0 ;
  wire \gen_axi.s_axi_rlast_i_i_4_n_0 ;
  wire \gen_axi.s_axi_wready_i_i_1_n_0 ;
  wire \gen_axi.write_cs[0]_i_1_n_0 ;
  wire \gen_axi.write_cs[1]_i_1_n_0 ;
  wire [0:0]\gen_axi.write_cs_reg[1]_0 ;
  wire [11:0]\gen_no_arbiter.m_mesg_i_reg[11] ;
  wire [19:0]\gen_no_arbiter.m_mesg_i_reg[51] ;
  wire [0:0]\gen_no_arbiter.m_target_hot_i_reg[2] ;
  wire [0:0]m_ready_d;
  wire m_valid_i_reg;
  wire mi_arready_2;
  wire mi_awready_2;
  wire mi_bready_2;
  wire mi_rready_2;
  wire [7:0]p_0_in;
  wire p_14_in;
  wire p_15_in;
  wire p_17_in;
  wire p_21_in;
  wire read_cs__0;
  wire s_axi_rlast_i0;
  wire [11:0]\skid_buffer_reg[46] ;
  wire [0:0]write_cs;
  wire write_cs01_out;
  wire write_cs0__0;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \gen_axi.read_cnt[0]_i_1 
       (.I0(\gen_axi.read_cnt_reg__0 ),
        .I1(p_15_in),
        .I2(\gen_no_arbiter.m_mesg_i_reg[51] [12]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hE22E)) 
    \gen_axi.read_cnt[1]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[51] [13]),
        .I1(p_15_in),
        .I2(\gen_axi.read_cnt_reg__0 ),
        .I3(\gen_axi.read_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFCAA03AA)) 
    \gen_axi.read_cnt[2]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[51] [14]),
        .I1(\gen_axi.read_cnt_reg [1]),
        .I2(\gen_axi.read_cnt_reg__0 ),
        .I3(p_15_in),
        .I4(\gen_axi.read_cnt_reg [2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFCAAAA0003AAAA)) 
    \gen_axi.read_cnt[3]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[51] [15]),
        .I1(\gen_axi.read_cnt_reg__0 ),
        .I2(\gen_axi.read_cnt_reg [1]),
        .I3(\gen_axi.read_cnt_reg [2]),
        .I4(p_15_in),
        .I5(\gen_axi.read_cnt_reg [3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFCAAAA0003AAAA)) 
    \gen_axi.read_cnt[4]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[51] [16]),
        .I1(\gen_axi.read_cnt_reg [2]),
        .I2(\gen_axi.read_cnt[4]_i_2_n_0 ),
        .I3(\gen_axi.read_cnt_reg [3]),
        .I4(p_15_in),
        .I5(\gen_axi.read_cnt_reg [4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_axi.read_cnt[4]_i_2 
       (.I0(\gen_axi.read_cnt_reg [1]),
        .I1(\gen_axi.read_cnt_reg__0 ),
        .O(\gen_axi.read_cnt[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hCA3A)) 
    \gen_axi.read_cnt[5]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[51] [17]),
        .I1(\gen_axi.read_cnt[5]_i_2_n_0 ),
        .I2(p_15_in),
        .I3(\gen_axi.read_cnt_reg [5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_axi.read_cnt[5]_i_2 
       (.I0(\gen_axi.read_cnt_reg [3]),
        .I1(\gen_axi.read_cnt_reg__0 ),
        .I2(\gen_axi.read_cnt_reg [1]),
        .I3(\gen_axi.read_cnt_reg [2]),
        .I4(\gen_axi.read_cnt_reg [4]),
        .O(\gen_axi.read_cnt[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCA3A)) 
    \gen_axi.read_cnt[6]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[51] [18]),
        .I1(\gen_axi.read_cnt[7]_i_3_n_0 ),
        .I2(p_15_in),
        .I3(\gen_axi.read_cnt_reg [6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h4F40404040404040)) 
    \gen_axi.read_cnt[7]_i_1 
       (.I0(read_cs__0),
        .I1(mi_rready_2),
        .I2(p_15_in),
        .I3(mi_arready_2),
        .I4(aa_mi_arvalid),
        .I5(\gen_no_arbiter.m_target_hot_i_reg[2] ),
        .O(\gen_axi.read_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCAA03AA)) 
    \gen_axi.read_cnt[7]_i_2 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[51] [19]),
        .I1(\gen_axi.read_cnt[7]_i_3_n_0 ),
        .I2(\gen_axi.read_cnt_reg [6]),
        .I3(p_15_in),
        .I4(\gen_axi.read_cnt_reg [7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_axi.read_cnt[7]_i_3 
       (.I0(\gen_axi.read_cnt_reg [4]),
        .I1(\gen_axi.read_cnt_reg [2]),
        .I2(\gen_axi.read_cnt_reg [1]),
        .I3(\gen_axi.read_cnt_reg__0 ),
        .I4(\gen_axi.read_cnt_reg [3]),
        .I5(\gen_axi.read_cnt_reg [5]),
        .O(\gen_axi.read_cnt[7]_i_3_n_0 ));
  FDRE \gen_axi.read_cnt_reg[0] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(\gen_axi.read_cnt_reg__0 ),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[1] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(\gen_axi.read_cnt_reg [1]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[2] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(\gen_axi.read_cnt_reg [2]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[3] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(\gen_axi.read_cnt_reg [3]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[4] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(\gen_axi.read_cnt_reg [4]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[5] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(\gen_axi.read_cnt_reg [5]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[6] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(\gen_axi.read_cnt_reg [6]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[7] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(\gen_axi.read_cnt_reg [7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h7F70707070707070)) 
    \gen_axi.read_cs[0]_i_1 
       (.I0(read_cs__0),
        .I1(mi_rready_2),
        .I2(p_15_in),
        .I3(mi_arready_2),
        .I4(aa_mi_arvalid),
        .I5(\gen_no_arbiter.m_target_hot_i_reg[2] ),
        .O(\gen_axi.read_cs[0]_i_1_n_0 ));
  FDRE \gen_axi.read_cs_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.read_cs[0]_i_1_n_0 ),
        .Q(p_15_in),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FBBB0000)) 
    \gen_axi.s_axi_arready_i_i_1 
       (.I0(mi_arready_2),
        .I1(p_15_in),
        .I2(read_cs__0),
        .I3(mi_rready_2),
        .I4(aresetn_d),
        .I5(E),
        .O(\gen_axi.s_axi_arready_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \gen_axi.s_axi_arready_i_i_2 
       (.I0(\gen_axi.read_cnt[4]_i_2_n_0 ),
        .I1(\gen_axi.read_cnt_reg [6]),
        .I2(\gen_axi.read_cnt_reg [7]),
        .I3(\gen_axi.s_axi_arready_i_i_3_n_0 ),
        .I4(\gen_axi.read_cnt_reg [2]),
        .I5(\gen_axi.read_cnt_reg [3]),
        .O(read_cs__0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_axi.s_axi_arready_i_i_3 
       (.I0(\gen_axi.read_cnt_reg [4]),
        .I1(\gen_axi.read_cnt_reg [5]),
        .O(\gen_axi.s_axi_arready_i_i_3_n_0 ));
  FDRE \gen_axi.s_axi_arready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_arready_i_i_1_n_0 ),
        .Q(mi_arready_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF500C5)) 
    \gen_axi.s_axi_awready_i_i_1 
       (.I0(write_cs01_out),
        .I1(mi_bready_2),
        .I2(\gen_axi.write_cs_reg[1]_0 ),
        .I3(write_cs),
        .I4(mi_awready_2),
        .O(\gen_axi.s_axi_awready_i_i_1_n_0 ));
  FDRE \gen_axi.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_awready_i_i_1_n_0 ),
        .Q(mi_awready_2),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \gen_axi.s_axi_bid_i[11]_i_1 
       (.I0(\gen_axi.write_cs_reg[1]_0 ),
        .I1(write_cs),
        .I2(m_ready_d),
        .I3(aa_sa_awvalid),
        .I4(aa_mi_awtarget_hot),
        .I5(mi_awready_2),
        .O(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ));
  FDRE \gen_axi.s_axi_bid_i_reg[0] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[10] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[11] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[1] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[2] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[3] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[4] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[5] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[6] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[7] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[8] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \gen_axi.s_axi_bid_i_reg[9] 
       (.C(aclk),
        .CE(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .D(\gen_no_arbiter.m_mesg_i_reg[11] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF7F800)) 
    \gen_axi.s_axi_bvalid_i_i_1 
       (.I0(mi_bready_2),
        .I1(\gen_axi.write_cs_reg[1]_0 ),
        .I2(write_cs),
        .I3(m_valid_i_reg),
        .I4(p_21_in),
        .O(\gen_axi.s_axi_bvalid_i_i_1_n_0 ));
  FDRE \gen_axi.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_bvalid_i_i_1_n_0 ),
        .Q(p_21_in),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [0]),
        .Q(\skid_buffer_reg[46] [0]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [10]),
        .Q(\skid_buffer_reg[46] [10]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [11]),
        .Q(\skid_buffer_reg[46] [11]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [1]),
        .Q(\skid_buffer_reg[46] [1]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [2]),
        .Q(\skid_buffer_reg[46] [2]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [3]),
        .Q(\skid_buffer_reg[46] [3]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [4]),
        .Q(\skid_buffer_reg[46] [4]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [5]),
        .Q(\skid_buffer_reg[46] [5]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [6]),
        .Q(\skid_buffer_reg[46] [6]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [7]),
        .Q(\skid_buffer_reg[46] [7]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [8]),
        .Q(\skid_buffer_reg[46] [8]),
        .R(SR));
  FDRE \gen_axi.s_axi_rid_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\gen_no_arbiter.m_mesg_i_reg[51] [9]),
        .Q(\skid_buffer_reg[46] [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    \gen_axi.s_axi_rlast_i_i_1 
       (.I0(s_axi_rlast_i0),
        .I1(\gen_axi.s_axi_rlast_i_i_3_n_0 ),
        .I2(\gen_axi.read_cnt_reg [1]),
        .I3(\gen_axi.s_axi_rlast_i_i_4_n_0 ),
        .I4(E),
        .I5(p_17_in),
        .O(\gen_axi.s_axi_rlast_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_axi.s_axi_rlast_i_i_3 
       (.I0(\gen_axi.read_cnt_reg [2]),
        .I1(\gen_axi.read_cnt_reg [3]),
        .O(\gen_axi.s_axi_rlast_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gen_axi.s_axi_rlast_i_i_4 
       (.I0(\gen_axi.read_cnt_reg [4]),
        .I1(\gen_axi.read_cnt_reg [5]),
        .I2(\gen_axi.read_cnt_reg [6]),
        .I3(\gen_axi.read_cnt_reg [7]),
        .I4(mi_rready_2),
        .I5(p_15_in),
        .O(\gen_axi.s_axi_rlast_i_i_4_n_0 ));
  FDRE \gen_axi.s_axi_rlast_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_rlast_i_i_1_n_0 ),
        .Q(p_17_in),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F000C)) 
    \gen_axi.s_axi_wready_i_i_1 
       (.I0(write_cs0__0),
        .I1(write_cs01_out),
        .I2(write_cs),
        .I3(\gen_axi.write_cs_reg[1]_0 ),
        .I4(p_14_in),
        .O(\gen_axi.s_axi_wready_i_i_1_n_0 ));
  FDRE \gen_axi.s_axi_wready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_wready_i_i_1_n_0 ),
        .Q(p_14_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h101A)) 
    \gen_axi.write_cs[0]_i_1 
       (.I0(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .I1(m_valid_i_reg),
        .I2(write_cs),
        .I3(\gen_axi.write_cs_reg[1]_0 ),
        .O(\gen_axi.write_cs[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hF0E0F5E0)) 
    \gen_axi.write_cs[1]_i_1 
       (.I0(\gen_axi.s_axi_bid_i[11]_i_1_n_0 ),
        .I1(m_valid_i_reg),
        .I2(write_cs),
        .I3(\gen_axi.write_cs_reg[1]_0 ),
        .I4(mi_bready_2),
        .O(\gen_axi.write_cs[1]_i_1_n_0 ));
  FDRE \gen_axi.write_cs_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.write_cs[0]_i_1_n_0 ),
        .Q(write_cs),
        .R(SR));
  FDRE \gen_axi.write_cs_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.write_cs[1]_i_1_n_0 ),
        .Q(\gen_axi.write_cs_reg[1]_0 ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_si_transactor" *) 
module zynq_bd_axi_crossbar_v2_1_11_si_transactor
   (s_axi_rvalid,
    chosen,
    SR,
    s_ready_i0,
    \gen_no_arbiter.m_target_hot_i_reg[1] ,
    \gen_no_arbiter.m_target_hot_i_reg[1]_0 ,
    E,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ,
    s_axi_rlast,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[0]_0 ,
    \gen_no_arbiter.m_valid_i_reg ,
    p_74_out,
    p_32_out,
    p_54_out,
    aresetn_d,
    aa_mi_arvalid,
    valid_qual_i0__1,
    match,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    \gen_no_arbiter.s_ready_i_reg[0]_0 ,
    \gen_no_arbiter.s_ready_i_reg[0]_1 ,
    s_axi_arvalid,
    s_axi_rready,
    st_mr_rid,
    Q,
    \m_payload_i_reg[34] ,
    \m_payload_i_reg[34]_0 ,
    s_axi_arid,
    aa_mi_arready__1,
    aclk);
  output [0:0]s_axi_rvalid;
  output [2:0]chosen;
  output [0:0]SR;
  output s_ready_i0;
  output \gen_no_arbiter.m_target_hot_i_reg[1] ;
  output \gen_no_arbiter.m_target_hot_i_reg[1]_0 ;
  output [0:0]E;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ;
  output [0:0]s_axi_rlast;
  output [0:0]\m_payload_i_reg[0] ;
  output [0:0]\m_payload_i_reg[0]_0 ;
  output \gen_no_arbiter.m_valid_i_reg ;
  input p_74_out;
  input p_32_out;
  input p_54_out;
  input aresetn_d;
  input aa_mi_arvalid;
  input valid_qual_i0__1;
  input match;
  input [0:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  input \gen_no_arbiter.s_ready_i_reg[0]_0 ;
  input \gen_no_arbiter.s_ready_i_reg[0]_1 ;
  input [0:0]s_axi_arvalid;
  input [0:0]s_axi_rready;
  input [35:0]st_mr_rid;
  input [0:0]Q;
  input [0:0]\m_payload_i_reg[34] ;
  input [0:0]\m_payload_i_reg[34]_0 ;
  input [11:0]s_axi_arid;
  input aa_mi_arready__1;
  input aclk;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aa_mi_arready__1;
  wire aa_mi_arvalid;
  wire accum_push_3__0;
  wire accum_push_5__0;
  wire aclk;
  wire [59:0]active_cnt;
  wire [57:0]active_target;
  wire aid_match_00;
  wire aid_match_00_carry_i_1_n_0;
  wire aid_match_00_carry_i_2_n_0;
  wire aid_match_00_carry_i_3_n_0;
  wire aid_match_00_carry_i_4_n_0;
  wire aid_match_00_carry_n_1;
  wire aid_match_00_carry_n_2;
  wire aid_match_00_carry_n_3;
  wire aid_match_0__0;
  wire aid_match_10;
  wire aid_match_10_carry_i_1_n_0;
  wire aid_match_10_carry_i_2_n_0;
  wire aid_match_10_carry_i_3_n_0;
  wire aid_match_10_carry_i_4_n_0;
  wire aid_match_10_carry_n_1;
  wire aid_match_10_carry_n_2;
  wire aid_match_10_carry_n_3;
  wire aid_match_1__0;
  wire aid_match_20;
  wire aid_match_20_carry_i_1_n_0;
  wire aid_match_20_carry_i_2_n_0;
  wire aid_match_20_carry_i_3_n_0;
  wire aid_match_20_carry_i_4_n_0;
  wire aid_match_20_carry_n_1;
  wire aid_match_20_carry_n_2;
  wire aid_match_20_carry_n_3;
  wire aid_match_2__0;
  wire aid_match_30;
  wire aid_match_30_carry_i_1_n_0;
  wire aid_match_30_carry_i_2_n_0;
  wire aid_match_30_carry_i_3_n_0;
  wire aid_match_30_carry_i_4_n_0;
  wire aid_match_30_carry_n_1;
  wire aid_match_30_carry_n_2;
  wire aid_match_30_carry_n_3;
  wire aid_match_3__0;
  wire aid_match_40;
  wire aid_match_40_carry_i_1_n_0;
  wire aid_match_40_carry_i_2_n_0;
  wire aid_match_40_carry_i_3_n_0;
  wire aid_match_40_carry_i_4_n_0;
  wire aid_match_40_carry_n_1;
  wire aid_match_40_carry_n_2;
  wire aid_match_40_carry_n_3;
  wire aid_match_4__0;
  wire aid_match_50;
  wire aid_match_50_carry_i_1_n_0;
  wire aid_match_50_carry_i_2_n_0;
  wire aid_match_50_carry_i_3_n_0;
  wire aid_match_50_carry_i_4_n_0;
  wire aid_match_50_carry_n_1;
  wire aid_match_50_carry_n_2;
  wire aid_match_50_carry_n_3;
  wire aid_match_5__0;
  wire aid_match_60;
  wire aid_match_60_carry_i_1_n_0;
  wire aid_match_60_carry_i_2_n_0;
  wire aid_match_60_carry_i_3_n_0;
  wire aid_match_60_carry_i_4_n_0;
  wire aid_match_60_carry_n_1;
  wire aid_match_60_carry_n_2;
  wire aid_match_60_carry_n_3;
  wire aid_match_6__0;
  wire aid_match_70;
  wire aid_match_70_carry_i_1_n_0;
  wire aid_match_70_carry_i_2_n_0;
  wire aid_match_70_carry_i_3_n_0;
  wire aid_match_70_carry_i_4_n_0;
  wire aid_match_70_carry_n_1;
  wire aid_match_70_carry_n_2;
  wire aid_match_70_carry_n_3;
  wire aid_match_7__0;
  wire aresetn_d;
  wire [2:0]chosen;
  wire cmd_push_0;
  wire cmd_push_1;
  wire cmd_push_2;
  wire cmd_push_3;
  wire cmd_push_4;
  wire cmd_push_5;
  wire cmd_push_6;
  wire cmd_push_7;
  wire \gen_multi_thread.accept_cnt[0]_i_1_n_0 ;
  wire [3:0]\gen_multi_thread.accept_cnt_reg__0 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_10 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_11 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_12 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_13 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_14 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_15 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_16 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_17 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_18 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_20 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_21 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_22 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_23 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_27 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_28 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_29 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_30 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_31 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_32 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_33 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_34 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_35 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_36 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_37 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_38 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_39 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_40 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_41 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_42 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_43 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_44 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_45 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_46 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_47 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_48 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_49 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_50 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_51 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_52 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_53 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_54 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_7 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_8 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_9 ;
  wire \gen_multi_thread.gen_thread_loop[0].active_cnt[0]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2__0_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 ;
  wire \gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[1].active_cnt[8]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1__0_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 ;
  wire \gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2__0_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 ;
  wire \gen_multi_thread.gen_thread_loop[3].active_cnt[24]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[3].active_cnt[25]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2__0_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 ;
  wire \gen_multi_thread.gen_thread_loop[4].active_cnt[32]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[4].active_cnt[33]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2__0_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 ;
  wire \gen_multi_thread.gen_thread_loop[5].active_cnt[40]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[5].active_cnt[41]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2__0_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 ;
  wire \gen_multi_thread.gen_thread_loop[6].active_cnt[48]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2__0_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_cnt[56]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_cnt[57]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9__0_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_10__0_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_11_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_12_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_13_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_4__0_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_5__0_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_7__0_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_8__0_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_9__0_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i_reg[1] ;
  wire \gen_no_arbiter.m_target_hot_i_reg[1]_0 ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire \gen_no_arbiter.s_ready_i[0]_i_10__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_11__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_16__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_17__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_18__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_20__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_21__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_22__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_27__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_28__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_29__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_2__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_30__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_4__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_6__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_7__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_8__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_9__0_n_0 ;
  wire [0:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  wire \gen_no_arbiter.s_ready_i_reg[0]_0 ;
  wire \gen_no_arbiter.s_ready_i_reg[0]_1 ;
  wire [0:0]\m_payload_i_reg[0] ;
  wire [0:0]\m_payload_i_reg[0]_0 ;
  wire [0:0]\m_payload_i_reg[34] ;
  wire [0:0]\m_payload_i_reg[34]_0 ;
  wire match;
  wire p_0_out;
  wire \p_0_out_inferred__9/i__carry_n_1 ;
  wire \p_0_out_inferred__9/i__carry_n_2 ;
  wire \p_0_out_inferred__9/i__carry_n_3 ;
  wire p_10_out;
  wire p_10_out_carry_n_1;
  wire p_10_out_carry_n_2;
  wire p_10_out_carry_n_3;
  wire p_12_out;
  wire p_12_out_carry_n_1;
  wire p_12_out_carry_n_2;
  wire p_12_out_carry_n_3;
  wire p_14_out;
  wire p_14_out_carry_n_1;
  wire p_14_out_carry_n_2;
  wire p_14_out_carry_n_3;
  wire p_2_out;
  wire p_2_out_carry_n_1;
  wire p_2_out_carry_n_2;
  wire p_2_out_carry_n_3;
  wire p_32_out;
  wire p_4_out;
  wire p_4_out_carry_n_1;
  wire p_4_out_carry_n_2;
  wire p_4_out_carry_n_3;
  wire p_54_out;
  wire p_6_out;
  wire p_6_out_carry_n_1;
  wire p_6_out_carry_n_2;
  wire p_6_out_carry_n_3;
  wire p_74_out;
  wire p_8_out;
  wire p_8_out_carry_n_1;
  wire p_8_out_carry_n_2;
  wire p_8_out_carry_n_3;
  wire [11:0]s_axi_arid;
  wire [0:0]s_axi_arvalid;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire s_ready_i0;
  wire [35:0]st_mr_rid;
  wire thread_valid_0__2;
  wire thread_valid_1__2;
  wire thread_valid_2__2;
  wire thread_valid_3__2;
  wire thread_valid_4__2;
  wire thread_valid_5__2;
  wire thread_valid_6__2;
  wire thread_valid_7__2;
  wire valid_qual_i0__1;
  wire [3:0]NLW_aid_match_00_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_10_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_20_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_30_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_40_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_50_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_60_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_70_carry_O_UNCONNECTED;
  wire [3:0]\NLW_p_0_out_inferred__9/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_p_10_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_12_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_14_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_2_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_4_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_6_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_8_out_carry_O_UNCONNECTED;

  CARRY4 aid_match_00_carry
       (.CI(1'b0),
        .CO({aid_match_00,aid_match_00_carry_n_1,aid_match_00_carry_n_2,aid_match_00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_00_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_00_carry_i_1_n_0,aid_match_00_carry_i_2_n_0,aid_match_00_carry_i_3_n_0,aid_match_00_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_00_carry_i_1
       (.I0(s_axi_arid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [10]),
        .I2(s_axi_arid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [9]),
        .I4(s_axi_arid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [11]),
        .O(aid_match_00_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_00_carry_i_2
       (.I0(s_axi_arid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [7]),
        .I2(s_axi_arid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [6]),
        .I4(s_axi_arid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [8]),
        .O(aid_match_00_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_00_carry_i_3
       (.I0(s_axi_arid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [4]),
        .I2(s_axi_arid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [3]),
        .I4(s_axi_arid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [5]),
        .O(aid_match_00_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_00_carry_i_4
       (.I0(s_axi_arid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [1]),
        .I2(s_axi_arid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [0]),
        .I4(s_axi_arid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [2]),
        .O(aid_match_00_carry_i_4_n_0));
  CARRY4 aid_match_10_carry
       (.CI(1'b0),
        .CO({aid_match_10,aid_match_10_carry_n_1,aid_match_10_carry_n_2,aid_match_10_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_10_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_10_carry_i_1_n_0,aid_match_10_carry_i_2_n_0,aid_match_10_carry_i_3_n_0,aid_match_10_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_10_carry_i_1
       (.I0(s_axi_arid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [10]),
        .I2(s_axi_arid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [9]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [11]),
        .I5(s_axi_arid[11]),
        .O(aid_match_10_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_10_carry_i_2
       (.I0(s_axi_arid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [7]),
        .I2(s_axi_arid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [6]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [8]),
        .I5(s_axi_arid[8]),
        .O(aid_match_10_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_10_carry_i_3
       (.I0(s_axi_arid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [4]),
        .I2(s_axi_arid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [3]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [5]),
        .I5(s_axi_arid[5]),
        .O(aid_match_10_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_10_carry_i_4
       (.I0(s_axi_arid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [1]),
        .I2(s_axi_arid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [0]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [2]),
        .I5(s_axi_arid[2]),
        .O(aid_match_10_carry_i_4_n_0));
  CARRY4 aid_match_20_carry
       (.CI(1'b0),
        .CO({aid_match_20,aid_match_20_carry_n_1,aid_match_20_carry_n_2,aid_match_20_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_20_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_20_carry_i_1_n_0,aid_match_20_carry_i_2_n_0,aid_match_20_carry_i_3_n_0,aid_match_20_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_20_carry_i_1
       (.I0(s_axi_arid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [10]),
        .I2(s_axi_arid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [9]),
        .I4(s_axi_arid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [11]),
        .O(aid_match_20_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_20_carry_i_2
       (.I0(s_axi_arid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [7]),
        .I2(s_axi_arid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [6]),
        .I4(s_axi_arid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [8]),
        .O(aid_match_20_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_20_carry_i_3
       (.I0(s_axi_arid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [4]),
        .I2(s_axi_arid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [3]),
        .I4(s_axi_arid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [5]),
        .O(aid_match_20_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_20_carry_i_4
       (.I0(s_axi_arid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [1]),
        .I2(s_axi_arid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [0]),
        .I4(s_axi_arid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [2]),
        .O(aid_match_20_carry_i_4_n_0));
  CARRY4 aid_match_30_carry
       (.CI(1'b0),
        .CO({aid_match_30,aid_match_30_carry_n_1,aid_match_30_carry_n_2,aid_match_30_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_30_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_30_carry_i_1_n_0,aid_match_30_carry_i_2_n_0,aid_match_30_carry_i_3_n_0,aid_match_30_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_30_carry_i_1
       (.I0(s_axi_arid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [10]),
        .I2(s_axi_arid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [9]),
        .I4(s_axi_arid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [11]),
        .O(aid_match_30_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_30_carry_i_2
       (.I0(s_axi_arid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [7]),
        .I2(s_axi_arid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [6]),
        .I4(s_axi_arid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [8]),
        .O(aid_match_30_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_30_carry_i_3
       (.I0(s_axi_arid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [4]),
        .I2(s_axi_arid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [3]),
        .I4(s_axi_arid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [5]),
        .O(aid_match_30_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_30_carry_i_4
       (.I0(s_axi_arid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [1]),
        .I2(s_axi_arid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [0]),
        .I4(s_axi_arid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [2]),
        .O(aid_match_30_carry_i_4_n_0));
  CARRY4 aid_match_40_carry
       (.CI(1'b0),
        .CO({aid_match_40,aid_match_40_carry_n_1,aid_match_40_carry_n_2,aid_match_40_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_40_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_40_carry_i_1_n_0,aid_match_40_carry_i_2_n_0,aid_match_40_carry_i_3_n_0,aid_match_40_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_40_carry_i_1
       (.I0(s_axi_arid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [10]),
        .I2(s_axi_arid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [9]),
        .I4(s_axi_arid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [11]),
        .O(aid_match_40_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_40_carry_i_2
       (.I0(s_axi_arid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [7]),
        .I2(s_axi_arid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [6]),
        .I4(s_axi_arid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [8]),
        .O(aid_match_40_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_40_carry_i_3
       (.I0(s_axi_arid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [4]),
        .I2(s_axi_arid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [3]),
        .I4(s_axi_arid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [5]),
        .O(aid_match_40_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_40_carry_i_4
       (.I0(s_axi_arid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [1]),
        .I2(s_axi_arid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [0]),
        .I4(s_axi_arid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [2]),
        .O(aid_match_40_carry_i_4_n_0));
  CARRY4 aid_match_50_carry
       (.CI(1'b0),
        .CO({aid_match_50,aid_match_50_carry_n_1,aid_match_50_carry_n_2,aid_match_50_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_50_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_50_carry_i_1_n_0,aid_match_50_carry_i_2_n_0,aid_match_50_carry_i_3_n_0,aid_match_50_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_50_carry_i_1
       (.I0(s_axi_arid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [10]),
        .I2(s_axi_arid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [9]),
        .I4(s_axi_arid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [11]),
        .O(aid_match_50_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_50_carry_i_2
       (.I0(s_axi_arid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [7]),
        .I2(s_axi_arid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [6]),
        .I4(s_axi_arid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [8]),
        .O(aid_match_50_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_50_carry_i_3
       (.I0(s_axi_arid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [4]),
        .I2(s_axi_arid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [3]),
        .I4(s_axi_arid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [5]),
        .O(aid_match_50_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_50_carry_i_4
       (.I0(s_axi_arid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [1]),
        .I2(s_axi_arid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [0]),
        .I4(s_axi_arid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [2]),
        .O(aid_match_50_carry_i_4_n_0));
  CARRY4 aid_match_60_carry
       (.CI(1'b0),
        .CO({aid_match_60,aid_match_60_carry_n_1,aid_match_60_carry_n_2,aid_match_60_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_60_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_60_carry_i_1_n_0,aid_match_60_carry_i_2_n_0,aid_match_60_carry_i_3_n_0,aid_match_60_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_60_carry_i_1
       (.I0(s_axi_arid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [10]),
        .I2(s_axi_arid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [9]),
        .I4(s_axi_arid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [11]),
        .O(aid_match_60_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_60_carry_i_2
       (.I0(s_axi_arid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [7]),
        .I2(s_axi_arid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [6]),
        .I4(s_axi_arid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [8]),
        .O(aid_match_60_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_60_carry_i_3
       (.I0(s_axi_arid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [4]),
        .I2(s_axi_arid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [3]),
        .I4(s_axi_arid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [5]),
        .O(aid_match_60_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_60_carry_i_4
       (.I0(s_axi_arid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [1]),
        .I2(s_axi_arid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [0]),
        .I4(s_axi_arid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [2]),
        .O(aid_match_60_carry_i_4_n_0));
  CARRY4 aid_match_70_carry
       (.CI(1'b0),
        .CO({aid_match_70,aid_match_70_carry_n_1,aid_match_70_carry_n_2,aid_match_70_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_70_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_70_carry_i_1_n_0,aid_match_70_carry_i_2_n_0,aid_match_70_carry_i_3_n_0,aid_match_70_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_70_carry_i_1
       (.I0(s_axi_arid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [10]),
        .I2(s_axi_arid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [9]),
        .I4(s_axi_arid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [11]),
        .O(aid_match_70_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_70_carry_i_2
       (.I0(s_axi_arid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [7]),
        .I2(s_axi_arid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [6]),
        .I4(s_axi_arid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [8]),
        .O(aid_match_70_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_70_carry_i_3
       (.I0(s_axi_arid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [4]),
        .I2(s_axi_arid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [3]),
        .I4(s_axi_arid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [5]),
        .O(aid_match_70_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_70_carry_i_4
       (.I0(s_axi_arid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [1]),
        .I2(s_axi_arid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [0]),
        .I4(s_axi_arid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [2]),
        .O(aid_match_70_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.accept_cnt[0]_i_1 
       (.I0(\gen_multi_thread.accept_cnt_reg__0 [0]),
        .O(\gen_multi_thread.accept_cnt[0]_i_1_n_0 ));
  FDRE \gen_multi_thread.accept_cnt_reg[0] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_18 ),
        .D(\gen_multi_thread.accept_cnt[0]_i_1_n_0 ),
        .Q(\gen_multi_thread.accept_cnt_reg__0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.accept_cnt_reg[1] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_18 ),
        .D(\gen_multi_thread.arbiter_resp_inst_n_17 ),
        .Q(\gen_multi_thread.accept_cnt_reg__0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.accept_cnt_reg[2] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_18 ),
        .D(\gen_multi_thread.arbiter_resp_inst_n_16 ),
        .Q(\gen_multi_thread.accept_cnt_reg__0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.accept_cnt_reg[3] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_18 ),
        .D(\gen_multi_thread.arbiter_resp_inst_n_15 ),
        .Q(\gen_multi_thread.accept_cnt_reg__0 [3]),
        .R(SR));
  zynq_bd_axi_crossbar_v2_1_11_arbiter_resp_67 \gen_multi_thread.arbiter_resp_inst 
       (.CO(p_0_out),
        .D({\gen_multi_thread.arbiter_resp_inst_n_15 ,\gen_multi_thread.arbiter_resp_inst_n_16 ,\gen_multi_thread.arbiter_resp_inst_n_17 }),
        .E(\gen_multi_thread.arbiter_resp_inst_n_7 ),
        .Q(\gen_multi_thread.accept_cnt_reg__0 ),
        .S({\gen_multi_thread.arbiter_resp_inst_n_20 ,\gen_multi_thread.arbiter_resp_inst_n_21 ,\gen_multi_thread.arbiter_resp_inst_n_22 ,\gen_multi_thread.arbiter_resp_inst_n_23 }),
        .SR(SR),
        .aa_mi_arready__1(aa_mi_arready__1),
        .aa_mi_arvalid(aa_mi_arvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .cmd_push_0(cmd_push_0),
        .cmd_push_1(cmd_push_1),
        .cmd_push_2(cmd_push_2),
        .cmd_push_3(cmd_push_3),
        .cmd_push_4(cmd_push_4),
        .cmd_push_5(cmd_push_5),
        .cmd_push_6(cmd_push_6),
        .cmd_push_7(cmd_push_7),
        .\gen_multi_thread.accept_cnt_reg[0] (\gen_multi_thread.arbiter_resp_inst_n_18 ),
        .\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] (\gen_multi_thread.arbiter_resp_inst_n_8 ),
        .\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]_0 ({\gen_multi_thread.arbiter_resp_inst_n_51 ,\gen_multi_thread.arbiter_resp_inst_n_52 ,\gen_multi_thread.arbiter_resp_inst_n_53 ,\gen_multi_thread.arbiter_resp_inst_n_54 }),
        .\gen_multi_thread.gen_thread_loop[0].active_id_reg[10] (p_14_out),
        .\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] (\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 ),
        .\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] (\gen_multi_thread.arbiter_resp_inst_n_9 ),
        .\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]_0 ({\gen_multi_thread.arbiter_resp_inst_n_47 ,\gen_multi_thread.arbiter_resp_inst_n_48 ,\gen_multi_thread.arbiter_resp_inst_n_49 ,\gen_multi_thread.arbiter_resp_inst_n_50 }),
        .\gen_multi_thread.gen_thread_loop[1].active_id_reg[22] (p_12_out),
        .\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] (\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 ),
        .\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] (\gen_multi_thread.arbiter_resp_inst_n_10 ),
        .\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18]_0 ({\gen_multi_thread.arbiter_resp_inst_n_43 ,\gen_multi_thread.arbiter_resp_inst_n_44 ,\gen_multi_thread.arbiter_resp_inst_n_45 ,\gen_multi_thread.arbiter_resp_inst_n_46 }),
        .\gen_multi_thread.gen_thread_loop[2].active_id_reg[34] (p_10_out),
        .\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] (\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 ),
        .\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] (\gen_multi_thread.arbiter_resp_inst_n_11 ),
        .\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]_0 ({\gen_multi_thread.arbiter_resp_inst_n_39 ,\gen_multi_thread.arbiter_resp_inst_n_40 ,\gen_multi_thread.arbiter_resp_inst_n_41 ,\gen_multi_thread.arbiter_resp_inst_n_42 }),
        .\gen_multi_thread.gen_thread_loop[3].active_id_reg[46] (p_8_out),
        .\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] (\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 ),
        .\gen_multi_thread.gen_thread_loop[3].active_target_reg[25] (\gen_no_arbiter.s_ready_i[0]_i_2__0_n_0 ),
        .\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] (\gen_multi_thread.arbiter_resp_inst_n_12 ),
        .\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]_0 ({\gen_multi_thread.arbiter_resp_inst_n_35 ,\gen_multi_thread.arbiter_resp_inst_n_36 ,\gen_multi_thread.arbiter_resp_inst_n_37 ,\gen_multi_thread.arbiter_resp_inst_n_38 }),
        .\gen_multi_thread.gen_thread_loop[4].active_id_reg[58] (p_6_out),
        .\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] (\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 ),
        .\gen_multi_thread.gen_thread_loop[4].active_target_reg[32] (\gen_no_arbiter.s_ready_i[0]_i_20__0_n_0 ),
        .\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] (\gen_multi_thread.arbiter_resp_inst_n_13 ),
        .\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_0 ({\gen_multi_thread.arbiter_resp_inst_n_31 ,\gen_multi_thread.arbiter_resp_inst_n_32 ,\gen_multi_thread.arbiter_resp_inst_n_33 ,\gen_multi_thread.arbiter_resp_inst_n_34 }),
        .\gen_multi_thread.gen_thread_loop[5].active_id_reg[70] (p_4_out),
        .\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] (\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 ),
        .\gen_multi_thread.gen_thread_loop[5].active_target_reg[40] (\gen_no_arbiter.s_ready_i[0]_i_21__0_n_0 ),
        .\gen_multi_thread.gen_thread_loop[5].active_target_reg[41] (\gen_no_arbiter.m_target_hot_i[2]_i_5__0_n_0 ),
        .\gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_0 (\gen_no_arbiter.s_ready_i[0]_i_22__0_n_0 ),
        .\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] (\gen_multi_thread.arbiter_resp_inst_n_14 ),
        .\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]_0 ({\gen_multi_thread.arbiter_resp_inst_n_27 ,\gen_multi_thread.arbiter_resp_inst_n_28 ,\gen_multi_thread.arbiter_resp_inst_n_29 ,\gen_multi_thread.arbiter_resp_inst_n_30 }),
        .\gen_multi_thread.gen_thread_loop[6].active_id_reg[82] (p_2_out),
        .\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] (\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 ),
        .\gen_multi_thread.gen_thread_loop[6].active_target_reg[48] (\gen_no_arbiter.s_ready_i[0]_i_17__0_n_0 ),
        .\gen_multi_thread.gen_thread_loop[6].active_target_reg[49] (\gen_no_arbiter.s_ready_i[0]_i_18__0_n_0 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 (\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .\gen_multi_thread.gen_thread_loop[7].active_target_reg[56] (\gen_no_arbiter.s_ready_i[0]_i_16__0_n_0 ),
        .\gen_no_arbiter.m_target_hot_i_reg[1] (\gen_no_arbiter.m_target_hot_i_reg[1]_0 ),
        .\gen_no_arbiter.m_valid_i_reg (\gen_no_arbiter.m_valid_i_reg ),
        .\gen_no_arbiter.s_ready_i_reg[0] (\gen_no_arbiter.s_ready_i[0]_i_4__0_n_0 ),
        .\gen_no_arbiter.s_ready_i_reg[0]_0 (\gen_no_arbiter.s_ready_i_reg[0]_0 ),
        .\gen_no_arbiter.s_ready_i_reg[0]_1 (\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .\m_payload_i_reg[0] (chosen[0]),
        .\m_payload_i_reg[0]_0 (chosen[1]),
        .\m_payload_i_reg[0]_1 (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[0]_2 (\m_payload_i_reg[0]_0 ),
        .\m_payload_i_reg[34] (chosen[2]),
        .\m_payload_i_reg[34]_0 (E),
        .\m_payload_i_reg[34]_1 (Q),
        .\m_payload_i_reg[34]_2 (\m_payload_i_reg[34] ),
        .\m_payload_i_reg[34]_3 (\m_payload_i_reg[34]_0 ),
        .p_32_out(p_32_out),
        .p_54_out(p_54_out),
        .p_74_out(p_74_out),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_ready_i0(s_ready_i0),
        .st_mr_rid(st_mr_rid),
        .thread_valid_0__2(thread_valid_0__2),
        .thread_valid_1__2(thread_valid_1__2),
        .thread_valid_2__2(thread_valid_2__2),
        .thread_valid_3__2(thread_valid_3__2),
        .thread_valid_4__2(thread_valid_4__2),
        .thread_valid_5__2(thread_valid_5__2),
        .thread_valid_6__2(thread_valid_6__2),
        .thread_valid_7__2(thread_valid_7__2),
        .valid_qual_i0__1(valid_qual_i0__1));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[0].active_cnt[0]_i_1 
       (.I0(active_cnt[0]),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1__0 
       (.I0(active_cnt[0]),
        .I1(cmd_push_0),
        .I2(active_cnt[1]),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1__0 
       (.I0(cmd_push_0),
        .I1(active_cnt[0]),
        .I2(active_cnt[2]),
        .I3(active_cnt[1]),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2__0 
       (.I0(active_cnt[1]),
        .I1(cmd_push_0),
        .I2(active_cnt[0]),
        .I3(active_cnt[3]),
        .I4(active_cnt[2]),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2__0_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_8 ),
        .D(\gen_multi_thread.gen_thread_loop[0].active_cnt[0]_i_1_n_0 ),
        .Q(active_cnt[0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_8 ),
        .D(\gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1__0_n_0 ),
        .Q(active_cnt[1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_8 ),
        .D(\gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1__0_n_0 ),
        .Q(active_cnt[2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_8 ),
        .D(\gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2__0_n_0 ),
        .Q(active_cnt[3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[0] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[10] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[11] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [11]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[1] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[2] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[3] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[4] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[5] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[6] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[7] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[8] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[9] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_arid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hE222)) 
    \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0 ),
        .I1(thread_valid_0__2),
        .I2(aid_match_00),
        .I3(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .O(cmd_push_0));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_target_reg[0] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_target_reg[1] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0_n_0 ),
        .Q(active_target[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1__0 
       (.I0(cmd_push_1),
        .I1(active_cnt[8]),
        .I2(active_cnt[10]),
        .I3(active_cnt[9]),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2__0 
       (.I0(active_cnt[9]),
        .I1(cmd_push_1),
        .I2(active_cnt[8]),
        .I3(active_cnt[11]),
        .I4(active_cnt[10]),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[1].active_cnt[8]_i_1 
       (.I0(active_cnt[8]),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1__0 
       (.I0(active_cnt[8]),
        .I1(cmd_push_1),
        .I2(active_cnt[9]),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1__0_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_9 ),
        .D(\gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1__0_n_0 ),
        .Q(active_cnt[10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_9 ),
        .D(\gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2__0_n_0 ),
        .Q(active_cnt[11]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_9 ),
        .D(\gen_multi_thread.gen_thread_loop[1].active_cnt[8]_i_1_n_0 ),
        .Q(active_cnt[8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_9 ),
        .D(\gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1__0_n_0 ),
        .Q(active_cnt[9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[12] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[13] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[14] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[15] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[16] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[17] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[18] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[19] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[20] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[21] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[22] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[23] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_arid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [11]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8080808)) 
    \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1__0 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0 ),
        .I1(thread_valid_0__2),
        .I2(thread_valid_1__2),
        .I3(aid_match_10),
        .I4(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .O(cmd_push_1));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_target_reg[8] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_target_reg[9] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0_n_0 ),
        .Q(active_target[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1 
       (.I0(active_cnt[16]),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1__0 
       (.I0(active_cnt[16]),
        .I1(cmd_push_2),
        .I2(active_cnt[17]),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1__0 
       (.I0(cmd_push_2),
        .I1(active_cnt[16]),
        .I2(active_cnt[18]),
        .I3(active_cnt[17]),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2__0 
       (.I0(active_cnt[17]),
        .I1(cmd_push_2),
        .I2(active_cnt[16]),
        .I3(active_cnt[19]),
        .I4(active_cnt[18]),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2__0_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_10 ),
        .D(\gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1_n_0 ),
        .Q(active_cnt[16]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_10 ),
        .D(\gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1__0_n_0 ),
        .Q(active_cnt[17]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_10 ),
        .D(\gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1__0_n_0 ),
        .Q(active_cnt[18]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_10 ),
        .D(\gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2__0_n_0 ),
        .Q(active_cnt[19]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[24] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[25] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[26] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[27] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[28] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[29] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[30] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[31] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[32] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[33] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[34] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[35] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_arid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [11]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF80008000800080)) 
    \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_1__0 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0 ),
        .I1(thread_valid_0__2),
        .I2(thread_valid_1__2),
        .I3(thread_valid_2__2),
        .I4(aid_match_20),
        .I5(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .O(cmd_push_2));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_2__0 
       (.I0(active_cnt[2]),
        .I1(active_cnt[3]),
        .I2(active_cnt[1]),
        .I3(active_cnt[0]),
        .O(thread_valid_0__2));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_3__0 
       (.I0(active_cnt[10]),
        .I1(active_cnt[11]),
        .I2(active_cnt[9]),
        .I3(active_cnt[8]),
        .O(thread_valid_1__2));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_4__0 
       (.I0(active_cnt[18]),
        .I1(active_cnt[19]),
        .I2(active_cnt[17]),
        .I3(active_cnt[16]),
        .O(thread_valid_2__2));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_target_reg[16] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[16]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_target_reg[17] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0_n_0 ),
        .Q(active_target[17]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[3].active_cnt[24]_i_1 
       (.I0(active_cnt[24]),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[3].active_cnt[25]_i_1__0 
       (.I0(active_cnt[24]),
        .I1(cmd_push_3),
        .I2(active_cnt[25]),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1__0 
       (.I0(cmd_push_3),
        .I1(active_cnt[24]),
        .I2(active_cnt[26]),
        .I3(active_cnt[25]),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2__0 
       (.I0(active_cnt[25]),
        .I1(cmd_push_3),
        .I2(active_cnt[24]),
        .I3(active_cnt[27]),
        .I4(active_cnt[26]),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2__0_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_11 ),
        .D(\gen_multi_thread.gen_thread_loop[3].active_cnt[24]_i_1_n_0 ),
        .Q(active_cnt[24]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_11 ),
        .D(\gen_multi_thread.gen_thread_loop[3].active_cnt[25]_i_1__0_n_0 ),
        .Q(active_cnt[25]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_11 ),
        .D(\gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1__0_n_0 ),
        .Q(active_cnt[26]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_11 ),
        .D(\gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2__0_n_0 ),
        .Q(active_cnt[27]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[36] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[37] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[38] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[39] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[40] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[41] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[42] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[43] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[44] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[45] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[46] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[47] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_arid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [11]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF2020202)) 
    \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1__0 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0 ),
        .I1(accum_push_3__0),
        .I2(thread_valid_3__2),
        .I3(aid_match_30),
        .I4(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .O(cmd_push_3));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_target_reg[24] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[24]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_target_reg[25] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0_n_0 ),
        .Q(active_target[25]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[4].active_cnt[32]_i_1 
       (.I0(active_cnt[32]),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[4].active_cnt[33]_i_1__0 
       (.I0(active_cnt[32]),
        .I1(cmd_push_4),
        .I2(active_cnt[33]),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt[33]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_1__0 
       (.I0(cmd_push_4),
        .I1(active_cnt[32]),
        .I2(active_cnt[34]),
        .I3(active_cnt[33]),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2__0 
       (.I0(active_cnt[33]),
        .I1(cmd_push_4),
        .I2(active_cnt[32]),
        .I3(active_cnt[35]),
        .I4(active_cnt[34]),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2__0_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_12 ),
        .D(\gen_multi_thread.gen_thread_loop[4].active_cnt[32]_i_1_n_0 ),
        .Q(active_cnt[32]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_12 ),
        .D(\gen_multi_thread.gen_thread_loop[4].active_cnt[33]_i_1__0_n_0 ),
        .Q(active_cnt[33]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_12 ),
        .D(\gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_1__0_n_0 ),
        .Q(active_cnt[34]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_12 ),
        .D(\gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2__0_n_0 ),
        .Q(active_cnt[35]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[48] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[49] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[50] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[51] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[52] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[53] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[54] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[55] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[56] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[57] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[58] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[59] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_arid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [11]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF08000800080008)) 
    \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_1__0 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0 ),
        .I1(thread_valid_3__2),
        .I2(accum_push_3__0),
        .I3(thread_valid_4__2),
        .I4(aid_match_40),
        .I5(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .O(cmd_push_4));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_2__0 
       (.I0(active_cnt[26]),
        .I1(active_cnt[27]),
        .I2(active_cnt[25]),
        .I3(active_cnt[24]),
        .O(thread_valid_3__2));
  LUT6 #(
    .INIT(64'h55555557FFFFFFFF)) 
    \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_3__0 
       (.I0(thread_valid_0__2),
        .I1(active_cnt[10]),
        .I2(active_cnt[11]),
        .I3(active_cnt[9]),
        .I4(active_cnt[8]),
        .I5(thread_valid_2__2),
        .O(accum_push_3__0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_4__0 
       (.I0(active_cnt[34]),
        .I1(active_cnt[35]),
        .I2(active_cnt[33]),
        .I3(active_cnt[32]),
        .O(thread_valid_4__2));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_target_reg[32] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[32]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_target_reg[33] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0_n_0 ),
        .Q(active_target[33]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[5].active_cnt[40]_i_1 
       (.I0(active_cnt[40]),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[5].active_cnt[41]_i_1__0 
       (.I0(active_cnt[40]),
        .I1(cmd_push_5),
        .I2(active_cnt[41]),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt[41]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_1__0 
       (.I0(cmd_push_5),
        .I1(active_cnt[40]),
        .I2(active_cnt[42]),
        .I3(active_cnt[41]),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2__0 
       (.I0(active_cnt[41]),
        .I1(cmd_push_5),
        .I2(active_cnt[40]),
        .I3(active_cnt[43]),
        .I4(active_cnt[42]),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2__0_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_13 ),
        .D(\gen_multi_thread.gen_thread_loop[5].active_cnt[40]_i_1_n_0 ),
        .Q(active_cnt[40]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_13 ),
        .D(\gen_multi_thread.gen_thread_loop[5].active_cnt[41]_i_1__0_n_0 ),
        .Q(active_cnt[41]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_13 ),
        .D(\gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_1__0_n_0 ),
        .Q(active_cnt[42]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_13 ),
        .D(\gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2__0_n_0 ),
        .Q(active_cnt[43]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[60] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[61] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[62] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[63] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[64] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[65] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[66] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[67] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[68] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[69] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[70] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[71] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_arid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [11]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF4040404)) 
    \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_1__0 
       (.I0(accum_push_5__0),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0 ),
        .I2(thread_valid_5__2),
        .I3(aid_match_50),
        .I4(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .O(cmd_push_5));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_target_reg[40] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[40]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_target_reg[41] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0_n_0 ),
        .Q(active_target[41]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[6].active_cnt[48]_i_1 
       (.I0(active_cnt[48]),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_1__0 
       (.I0(active_cnt[48]),
        .I1(cmd_push_6),
        .I2(active_cnt[49]),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_1__0 
       (.I0(cmd_push_6),
        .I1(active_cnt[48]),
        .I2(active_cnt[50]),
        .I3(active_cnt[49]),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2__0 
       (.I0(active_cnt[49]),
        .I1(cmd_push_6),
        .I2(active_cnt[48]),
        .I3(active_cnt[51]),
        .I4(active_cnt[50]),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2__0_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_14 ),
        .D(\gen_multi_thread.gen_thread_loop[6].active_cnt[48]_i_1_n_0 ),
        .Q(active_cnt[48]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_14 ),
        .D(\gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_1__0_n_0 ),
        .Q(active_cnt[49]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_14 ),
        .D(\gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_1__0_n_0 ),
        .Q(active_cnt[50]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_14 ),
        .D(\gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2__0_n_0 ),
        .Q(active_cnt[51]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[72] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[73] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[74] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[75] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[76] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[77] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[78] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[79] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[80] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[81] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[82] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[83] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_arid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [11]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1__0 
       (.I0(accum_push_5__0),
        .I1(thread_valid_5__2),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0 ),
        .I3(thread_valid_6__2),
        .I4(aid_match_60),
        .I5(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .O(cmd_push_6));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0 
       (.I0(active_cnt[42]),
        .I1(active_cnt[43]),
        .I2(active_cnt[41]),
        .I3(active_cnt[40]),
        .O(thread_valid_5__2));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_3__0 
       (.I0(active_cnt[50]),
        .I1(active_cnt[51]),
        .I2(active_cnt[49]),
        .I3(active_cnt[48]),
        .O(thread_valid_6__2));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_target_reg[48] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[48]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0_n_0 ),
        .Q(active_target[49]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[56]_i_1 
       (.I0(active_cnt[56]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_cnt[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[57]_i_1__0 
       (.I0(active_cnt[56]),
        .I1(cmd_push_7),
        .I2(active_cnt[57]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_cnt[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_1__0 
       (.I0(cmd_push_7),
        .I1(active_cnt[56]),
        .I2(active_cnt[58]),
        .I3(active_cnt[57]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2__0 
       (.I0(active_cnt[57]),
        .I1(cmd_push_7),
        .I2(active_cnt[56]),
        .I3(active_cnt[59]),
        .I4(active_cnt[58]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_4__0 
       (.I0(active_cnt[58]),
        .I1(active_cnt[59]),
        .I2(active_cnt[57]),
        .I3(active_cnt[56]),
        .O(thread_valid_7__2));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_7 ),
        .D(\gen_multi_thread.gen_thread_loop[7].active_cnt[56]_i_1_n_0 ),
        .Q(active_cnt[56]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_7 ),
        .D(\gen_multi_thread.gen_thread_loop[7].active_cnt[57]_i_1__0_n_0 ),
        .Q(active_cnt[57]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_7 ),
        .D(\gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_1__0_n_0 ),
        .Q(active_cnt[58]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_7 ),
        .D(\gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2__0_n_0 ),
        .Q(active_cnt[59]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[84] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[85] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[86] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[87] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[88] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[89] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[90] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[91] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[92] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[93] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[94] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_arid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [11]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10__0 
       (.I0(aid_match_40),
        .I1(thread_valid_4__2),
        .I2(aid_match_50),
        .I3(thread_valid_5__2),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11__0 
       (.I0(active_cnt[48]),
        .I1(active_cnt[49]),
        .I2(active_cnt[51]),
        .I3(active_cnt[50]),
        .I4(aid_match_60),
        .O(aid_match_6__0));
  LUT5 #(
    .INIT(32'hFF404040)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__0 
       (.I0(accum_push_5__0),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0 ),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0 ),
        .I3(aid_match_7__0),
        .I4(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .O(cmd_push_7));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0 
       (.I0(match),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555557)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3__0 
       (.I0(thread_valid_3__2),
        .I1(active_cnt[34]),
        .I2(active_cnt[35]),
        .I3(active_cnt[33]),
        .I4(active_cnt[32]),
        .I5(accum_push_3__0),
        .O(accum_push_5__0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0 
       (.I0(active_cnt[58]),
        .I1(active_cnt[59]),
        .I2(active_cnt[57]),
        .I3(active_cnt[56]),
        .I4(thread_valid_6__2),
        .I5(thread_valid_5__2),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0 
       (.I0(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8__0_n_0 ),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9__0_n_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10__0_n_0 ),
        .I4(aid_match_6__0),
        .I5(aid_match_7__0),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6__0 
       (.I0(active_cnt[56]),
        .I1(active_cnt[57]),
        .I2(active_cnt[59]),
        .I3(active_cnt[58]),
        .I4(aid_match_70),
        .O(aid_match_7__0));
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8__0 
       (.I0(aid_match_00),
        .I1(thread_valid_0__2),
        .I2(aid_match_10),
        .I3(thread_valid_1__2),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9__0 
       (.I0(aid_match_20),
        .I1(thread_valid_2__2),
        .I2(aid_match_30),
        .I3(thread_valid_3__2),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9__0_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_target_reg[56] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[56]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_target_reg[57] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0_n_0 ),
        .Q(active_target[57]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_10__0 
       (.I0(active_target[33]),
        .I1(thread_valid_4__2),
        .I2(aid_match_40),
        .I3(match),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_11 
       (.I0(active_target[40]),
        .I1(thread_valid_5__2),
        .I2(aid_match_50),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_12 
       (.I0(active_target[32]),
        .I1(thread_valid_4__2),
        .I2(aid_match_40),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_13 
       (.I0(match),
        .I1(active_target[33]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_40),
        .I4(thread_valid_4__2),
        .I5(active_target[32]),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_2__0 
       (.I0(valid_qual_i0__1),
        .I1(\gen_no_arbiter.m_target_hot_i[2]_i_4__0_n_0 ),
        .I2(\gen_no_arbiter.s_ready_i[0]_i_9__0_n_0 ),
        .I3(\gen_no_arbiter.s_ready_i[0]_i_8__0_n_0 ),
        .I4(\gen_no_arbiter.s_ready_i[0]_i_7__0_n_0 ),
        .I5(\gen_no_arbiter.s_ready_i[0]_i_6__0_n_0 ),
        .O(\gen_no_arbiter.m_target_hot_i_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_4__0 
       (.I0(\gen_no_arbiter.m_target_hot_i[2]_i_7__0_n_0 ),
        .I1(\gen_no_arbiter.s_ready_i[0]_i_28__0_n_0 ),
        .I2(\gen_no_arbiter.s_ready_i[0]_i_27__0_n_0 ),
        .I3(\gen_no_arbiter.m_target_hot_i[2]_i_8__0_n_0 ),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_5__0 
       (.I0(\gen_no_arbiter.m_target_hot_i[2]_i_9__0_n_0 ),
        .I1(\gen_no_arbiter.m_target_hot_i[2]_i_10__0_n_0 ),
        .I2(\gen_no_arbiter.m_target_hot_i[2]_i_11_n_0 ),
        .I3(\gen_no_arbiter.m_target_hot_i[2]_i_12_n_0 ),
        .I4(\gen_no_arbiter.m_target_hot_i[2]_i_13_n_0 ),
        .I5(\gen_no_arbiter.s_ready_i[0]_i_30__0_n_0 ),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_7__0 
       (.I0(match),
        .I1(active_target[17]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_20),
        .I4(thread_valid_2__2),
        .I5(active_target[16]),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_8__0 
       (.I0(match),
        .I1(active_target[9]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_10),
        .I4(thread_valid_1__2),
        .I5(active_target[8]),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_9__0 
       (.I0(active_target[41]),
        .I1(thread_valid_5__2),
        .I2(aid_match_50),
        .I3(match),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF080808CC)) 
    \gen_no_arbiter.s_ready_i[0]_i_10__0 
       (.I0(active_target[8]),
        .I1(aid_match_1__0),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(active_target[9]),
        .I4(match),
        .I5(\gen_no_arbiter.s_ready_i[0]_i_27__0_n_0 ),
        .O(\gen_no_arbiter.s_ready_i[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAFAFA)) 
    \gen_no_arbiter.s_ready_i[0]_i_11__0 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_28__0_n_0 ),
        .I1(active_target[16]),
        .I2(aid_match_2__0),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I4(active_target[17]),
        .I5(match),
        .O(\gen_no_arbiter.s_ready_i[0]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAFAFA)) 
    \gen_no_arbiter.s_ready_i[0]_i_16__0 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_29__0_n_0 ),
        .I1(active_target[56]),
        .I2(aid_match_7__0),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I4(active_target[57]),
        .I5(match),
        .O(\gen_no_arbiter.s_ready_i[0]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'h2020F020)) 
    \gen_no_arbiter.s_ready_i[0]_i_17__0 
       (.I0(aid_match_6__0),
        .I1(active_target[48]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_7__0),
        .I4(active_target[56]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_17__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \gen_no_arbiter.s_ready_i[0]_i_18__0 
       (.I0(aid_match_6__0),
        .I1(active_target[49]),
        .I2(match),
        .I3(aid_match_7__0),
        .I4(active_target[57]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAFAFA)) 
    \gen_no_arbiter.s_ready_i[0]_i_20__0 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_30__0_n_0 ),
        .I1(active_target[32]),
        .I2(aid_match_4__0),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I4(active_target[33]),
        .I5(match),
        .O(\gen_no_arbiter.s_ready_i[0]_i_20__0_n_0 ));
  LUT5 #(
    .INIT(32'h2020F020)) 
    \gen_no_arbiter.s_ready_i[0]_i_21__0 
       (.I0(aid_match_5__0),
        .I1(active_target[40]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_4__0),
        .I4(active_target[32]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_21__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \gen_no_arbiter.s_ready_i[0]_i_22__0 
       (.I0(aid_match_5__0),
        .I1(active_target[41]),
        .I2(match),
        .I3(aid_match_4__0),
        .I4(active_target[33]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_22__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_23__0 
       (.I0(active_cnt[24]),
        .I1(active_cnt[25]),
        .I2(active_cnt[27]),
        .I3(active_cnt[26]),
        .I4(aid_match_30),
        .O(aid_match_3__0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_24__0 
       (.I0(active_cnt[16]),
        .I1(active_cnt[17]),
        .I2(active_cnt[19]),
        .I3(active_cnt[18]),
        .I4(aid_match_20),
        .O(aid_match_2__0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_25__0 
       (.I0(active_cnt[8]),
        .I1(active_cnt[9]),
        .I2(active_cnt[11]),
        .I3(active_cnt[10]),
        .I4(aid_match_10),
        .O(aid_match_1__0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_26__0 
       (.I0(active_cnt[0]),
        .I1(active_cnt[1]),
        .I2(active_cnt[3]),
        .I3(active_cnt[2]),
        .I4(aid_match_00),
        .O(aid_match_0__0));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_27__0 
       (.I0(match),
        .I1(active_target[1]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_00),
        .I4(thread_valid_0__2),
        .I5(active_target[0]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_28__0 
       (.I0(match),
        .I1(active_target[25]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_30),
        .I4(thread_valid_3__2),
        .I5(active_target[24]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_29__0 
       (.I0(match),
        .I1(active_target[49]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_60),
        .I4(thread_valid_6__2),
        .I5(active_target[48]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_no_arbiter.s_ready_i[0]_i_2__0 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_6__0_n_0 ),
        .I1(\gen_no_arbiter.s_ready_i[0]_i_7__0_n_0 ),
        .I2(\gen_no_arbiter.s_ready_i[0]_i_8__0_n_0 ),
        .I3(\gen_no_arbiter.s_ready_i[0]_i_9__0_n_0 ),
        .I4(\gen_no_arbiter.s_ready_i[0]_i_10__0_n_0 ),
        .I5(\gen_no_arbiter.s_ready_i[0]_i_11__0_n_0 ),
        .O(\gen_no_arbiter.s_ready_i[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_30__0 
       (.I0(match),
        .I1(active_target[41]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_50),
        .I4(thread_valid_5__2),
        .I5(active_target[40]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_30__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_31__0 
       (.I0(active_cnt[32]),
        .I1(active_cnt[33]),
        .I2(active_cnt[35]),
        .I3(active_cnt[34]),
        .I4(aid_match_40),
        .O(aid_match_4__0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_32__0 
       (.I0(active_cnt[40]),
        .I1(active_cnt[41]),
        .I2(active_cnt[43]),
        .I3(active_cnt[42]),
        .I4(aid_match_50),
        .O(aid_match_5__0));
  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_no_arbiter.s_ready_i[0]_i_4__0 
       (.I0(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .I1(s_axi_arvalid),
        .I2(\gen_no_arbiter.s_ready_i[0]_i_16__0_n_0 ),
        .I3(\gen_no_arbiter.s_ready_i[0]_i_17__0_n_0 ),
        .I4(\gen_no_arbiter.s_ready_i[0]_i_18__0_n_0 ),
        .O(\gen_no_arbiter.s_ready_i[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \gen_no_arbiter.s_ready_i[0]_i_6__0 
       (.I0(aid_match_3__0),
        .I1(active_target[25]),
        .I2(match),
        .I3(aid_match_2__0),
        .I4(active_target[17]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \gen_no_arbiter.s_ready_i[0]_i_7__0 
       (.I0(aid_match_1__0),
        .I1(active_target[9]),
        .I2(match),
        .I3(aid_match_0__0),
        .I4(active_target[1]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h2020F020)) 
    \gen_no_arbiter.s_ready_i[0]_i_8__0 
       (.I0(aid_match_3__0),
        .I1(active_target[24]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_2__0),
        .I4(active_target[16]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h2020F020)) 
    \gen_no_arbiter.s_ready_i[0]_i_9__0 
       (.I0(aid_match_1__0),
        .I1(active_target[8]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_0__0),
        .I4(active_target[0]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_9__0_n_0 ));
  CARRY4 \p_0_out_inferred__9/i__carry 
       (.CI(1'b0),
        .CO({p_0_out,\p_0_out_inferred__9/i__carry_n_1 ,\p_0_out_inferred__9/i__carry_n_2 ,\p_0_out_inferred__9/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_0_out_inferred__9/i__carry_O_UNCONNECTED [3:0]),
        .S({\gen_multi_thread.arbiter_resp_inst_n_20 ,\gen_multi_thread.arbiter_resp_inst_n_21 ,\gen_multi_thread.arbiter_resp_inst_n_22 ,\gen_multi_thread.arbiter_resp_inst_n_23 }));
  CARRY4 p_10_out_carry
       (.CI(1'b0),
        .CO({p_10_out,p_10_out_carry_n_1,p_10_out_carry_n_2,p_10_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_10_out_carry_O_UNCONNECTED[3:0]),
        .S({\gen_multi_thread.arbiter_resp_inst_n_43 ,\gen_multi_thread.arbiter_resp_inst_n_44 ,\gen_multi_thread.arbiter_resp_inst_n_45 ,\gen_multi_thread.arbiter_resp_inst_n_46 }));
  CARRY4 p_12_out_carry
       (.CI(1'b0),
        .CO({p_12_out,p_12_out_carry_n_1,p_12_out_carry_n_2,p_12_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_12_out_carry_O_UNCONNECTED[3:0]),
        .S({\gen_multi_thread.arbiter_resp_inst_n_47 ,\gen_multi_thread.arbiter_resp_inst_n_48 ,\gen_multi_thread.arbiter_resp_inst_n_49 ,\gen_multi_thread.arbiter_resp_inst_n_50 }));
  CARRY4 p_14_out_carry
       (.CI(1'b0),
        .CO({p_14_out,p_14_out_carry_n_1,p_14_out_carry_n_2,p_14_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_14_out_carry_O_UNCONNECTED[3:0]),
        .S({\gen_multi_thread.arbiter_resp_inst_n_51 ,\gen_multi_thread.arbiter_resp_inst_n_52 ,\gen_multi_thread.arbiter_resp_inst_n_53 ,\gen_multi_thread.arbiter_resp_inst_n_54 }));
  CARRY4 p_2_out_carry
       (.CI(1'b0),
        .CO({p_2_out,p_2_out_carry_n_1,p_2_out_carry_n_2,p_2_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_out_carry_O_UNCONNECTED[3:0]),
        .S({\gen_multi_thread.arbiter_resp_inst_n_27 ,\gen_multi_thread.arbiter_resp_inst_n_28 ,\gen_multi_thread.arbiter_resp_inst_n_29 ,\gen_multi_thread.arbiter_resp_inst_n_30 }));
  CARRY4 p_4_out_carry
       (.CI(1'b0),
        .CO({p_4_out,p_4_out_carry_n_1,p_4_out_carry_n_2,p_4_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_4_out_carry_O_UNCONNECTED[3:0]),
        .S({\gen_multi_thread.arbiter_resp_inst_n_31 ,\gen_multi_thread.arbiter_resp_inst_n_32 ,\gen_multi_thread.arbiter_resp_inst_n_33 ,\gen_multi_thread.arbiter_resp_inst_n_34 }));
  CARRY4 p_6_out_carry
       (.CI(1'b0),
        .CO({p_6_out,p_6_out_carry_n_1,p_6_out_carry_n_2,p_6_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_6_out_carry_O_UNCONNECTED[3:0]),
        .S({\gen_multi_thread.arbiter_resp_inst_n_35 ,\gen_multi_thread.arbiter_resp_inst_n_36 ,\gen_multi_thread.arbiter_resp_inst_n_37 ,\gen_multi_thread.arbiter_resp_inst_n_38 }));
  CARRY4 p_8_out_carry
       (.CI(1'b0),
        .CO({p_8_out,p_8_out_carry_n_1,p_8_out_carry_n_2,p_8_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_8_out_carry_O_UNCONNECTED[3:0]),
        .S({\gen_multi_thread.arbiter_resp_inst_n_39 ,\gen_multi_thread.arbiter_resp_inst_n_40 ,\gen_multi_thread.arbiter_resp_inst_n_41 ,\gen_multi_thread.arbiter_resp_inst_n_42 }));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_si_transactor" *) 
module zynq_bd_axi_crossbar_v2_1_11_si_transactor__parameterized0
   (E,
    \gen_master_slots[0].w_issuing_cnt_reg[0] ,
    s_ready_i0,
    \gen_no_arbiter.m_target_hot_i_reg[1] ,
    D,
    \gen_no_arbiter.m_target_hot_i_reg[1]_0 ,
    chosen,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ,
    s_axi_bvalid,
    Q,
    \gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 ,
    \gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 ,
    \gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 ,
    \gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 ,
    \gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 ,
    \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 ,
    \gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 ,
    \gen_no_arbiter.m_valid_i_reg ,
    S,
    \gen_multi_thread.gen_thread_loop[6].active_id_reg[82]_0 ,
    \gen_multi_thread.gen_thread_loop[5].active_id_reg[70]_0 ,
    \gen_multi_thread.gen_thread_loop[4].active_id_reg[58]_0 ,
    \gen_multi_thread.gen_thread_loop[3].active_id_reg[46]_0 ,
    \gen_multi_thread.gen_thread_loop[2].active_id_reg[34]_0 ,
    \gen_multi_thread.gen_thread_loop[1].active_id_reg[22]_0 ,
    \gen_multi_thread.gen_thread_loop[0].active_id_reg[10]_0 ,
    w_issuing_cnt,
    p_40_in,
    p_57_in,
    aa_sa_awvalid,
    aresetn_d,
    ADDRESS_HIT_0,
    target_mi_enc,
    match,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    \m_ready_d_reg[1] ,
    m_ready_d,
    s_axi_awvalid,
    ss_aa_awready,
    p_60_out,
    s_axi_bready,
    p_80_out,
    p_38_out,
    s_axi_awid,
    aa_sa_awready,
    SR,
    aclk);
  output [0:0]E;
  output [0:0]\gen_master_slots[0].w_issuing_cnt_reg[0] ;
  output s_ready_i0;
  output \gen_no_arbiter.m_target_hot_i_reg[1] ;
  output [0:0]D;
  output \gen_no_arbiter.m_target_hot_i_reg[1]_0 ;
  output [2:0]chosen;
  output [0:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  output [0:0]s_axi_bvalid;
  output [11:0]Q;
  output [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 ;
  output [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 ;
  output [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 ;
  output [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 ;
  output [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 ;
  output [11:0]\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 ;
  output [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 ;
  output \gen_no_arbiter.m_valid_i_reg ;
  input [3:0]S;
  input [3:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[82]_0 ;
  input [3:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[70]_0 ;
  input [3:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[58]_0 ;
  input [3:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[46]_0 ;
  input [3:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[34]_0 ;
  input [3:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[22]_0 ;
  input [3:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[10]_0 ;
  input [8:0]w_issuing_cnt;
  input p_40_in;
  input p_57_in;
  input aa_sa_awvalid;
  input aresetn_d;
  input ADDRESS_HIT_0;
  input target_mi_enc;
  input match;
  input [0:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  input \m_ready_d_reg[1] ;
  input [0:0]m_ready_d;
  input [0:0]s_axi_awvalid;
  input ss_aa_awready;
  input p_60_out;
  input [0:0]s_axi_bready;
  input p_80_out;
  input p_38_out;
  input [11:0]s_axi_awid;
  input aa_sa_awready;
  input [0:0]SR;
  input aclk;

  wire ADDRESS_HIT_0;
  wire [0:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aa_sa_awready;
  wire aa_sa_awvalid;
  wire accum_push_3__0;
  wire accum_push_5__0;
  wire aclk;
  wire [59:0]active_cnt;
  wire [57:0]active_target;
  wire aid_match_00;
  wire aid_match_00_carry_i_1__0_n_0;
  wire aid_match_00_carry_i_2__0_n_0;
  wire aid_match_00_carry_i_3__0_n_0;
  wire aid_match_00_carry_i_4__0_n_0;
  wire aid_match_00_carry_n_1;
  wire aid_match_00_carry_n_2;
  wire aid_match_00_carry_n_3;
  wire aid_match_0__0;
  wire aid_match_10;
  wire aid_match_10_carry_i_1__0_n_0;
  wire aid_match_10_carry_i_2__0_n_0;
  wire aid_match_10_carry_i_3__0_n_0;
  wire aid_match_10_carry_i_4__0_n_0;
  wire aid_match_10_carry_n_1;
  wire aid_match_10_carry_n_2;
  wire aid_match_10_carry_n_3;
  wire aid_match_1__0;
  wire aid_match_20;
  wire aid_match_20_carry_i_1__0_n_0;
  wire aid_match_20_carry_i_2__0_n_0;
  wire aid_match_20_carry_i_3__0_n_0;
  wire aid_match_20_carry_i_4__0_n_0;
  wire aid_match_20_carry_n_1;
  wire aid_match_20_carry_n_2;
  wire aid_match_20_carry_n_3;
  wire aid_match_2__0;
  wire aid_match_30;
  wire aid_match_30_carry_i_1__0_n_0;
  wire aid_match_30_carry_i_2__0_n_0;
  wire aid_match_30_carry_i_3__0_n_0;
  wire aid_match_30_carry_i_4__0_n_0;
  wire aid_match_30_carry_n_1;
  wire aid_match_30_carry_n_2;
  wire aid_match_30_carry_n_3;
  wire aid_match_3__0;
  wire aid_match_40;
  wire aid_match_40_carry_i_1__0_n_0;
  wire aid_match_40_carry_i_2__0_n_0;
  wire aid_match_40_carry_i_3__0_n_0;
  wire aid_match_40_carry_i_4__0_n_0;
  wire aid_match_40_carry_n_1;
  wire aid_match_40_carry_n_2;
  wire aid_match_40_carry_n_3;
  wire aid_match_4__0;
  wire aid_match_50;
  wire aid_match_50_carry_i_1__0_n_0;
  wire aid_match_50_carry_i_2__0_n_0;
  wire aid_match_50_carry_i_3__0_n_0;
  wire aid_match_50_carry_i_4__0_n_0;
  wire aid_match_50_carry_n_1;
  wire aid_match_50_carry_n_2;
  wire aid_match_50_carry_n_3;
  wire aid_match_5__0;
  wire aid_match_60;
  wire aid_match_60_carry_i_1__0_n_0;
  wire aid_match_60_carry_i_2__0_n_0;
  wire aid_match_60_carry_i_3__0_n_0;
  wire aid_match_60_carry_i_4__0_n_0;
  wire aid_match_60_carry_n_1;
  wire aid_match_60_carry_n_2;
  wire aid_match_60_carry_n_3;
  wire aid_match_6__0;
  wire aid_match_70;
  wire aid_match_70_carry_i_1__0_n_0;
  wire aid_match_70_carry_i_2__0_n_0;
  wire aid_match_70_carry_i_3__0_n_0;
  wire aid_match_70_carry_i_4__0_n_0;
  wire aid_match_70_carry_n_1;
  wire aid_match_70_carry_n_2;
  wire aid_match_70_carry_n_3;
  wire aid_match_7__0;
  wire aresetn_d;
  wire [2:0]chosen;
  wire cmd_push_0;
  wire cmd_push_1;
  wire cmd_push_2;
  wire cmd_push_3;
  wire cmd_push_4;
  wire cmd_push_5;
  wire cmd_push_6;
  wire cmd_push_7;
  wire [0:0]\gen_master_slots[0].w_issuing_cnt_reg[0] ;
  wire \gen_multi_thread.accept_cnt[0]_i_1__0_n_0 ;
  wire [3:0]\gen_multi_thread.accept_cnt_reg ;
  wire \gen_multi_thread.arbiter_resp_inst_n_10 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_11 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_12 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_13 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_14 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_15 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_16 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_5 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_6 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_7 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_8 ;
  wire \gen_multi_thread.arbiter_resp_inst_n_9 ;
  wire \gen_multi_thread.gen_thread_loop[0].active_cnt[0]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[10]_0 ;
  wire \gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[1].active_cnt[8]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1_n_0 ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[22]_0 ;
  wire \gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[34]_0 ;
  wire \gen_multi_thread.gen_thread_loop[3].active_cnt[24]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[3].active_cnt[25]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[46]_0 ;
  wire \gen_multi_thread.gen_thread_loop[4].active_cnt[32]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[4].active_cnt[33]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[58]_0 ;
  wire \gen_multi_thread.gen_thread_loop[5].active_cnt[40]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[5].active_cnt[41]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[70]_0 ;
  wire \gen_multi_thread.gen_thread_loop[6].active_cnt[48]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[82]_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_cnt[56]_i_1__0_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_cnt[57]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_1_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2_n_0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 ;
  wire [0:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_10_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_4_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_5_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_6_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_7_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_8_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i[2]_i_9_n_0 ;
  wire \gen_no_arbiter.m_target_hot_i_reg[1] ;
  wire \gen_no_arbiter.m_target_hot_i_reg[1]_0 ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire \gen_no_arbiter.s_ready_i[0]_i_10_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_11_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_17_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_19_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_20_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_22_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_23_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_24_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_29_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_2_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_30_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_32_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_33_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_34_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_4_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_6_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_7_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_8_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_9_n_0 ;
  wire [0:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  wire [0:0]m_ready_d;
  wire \m_ready_d_reg[1] ;
  wire match;
  wire p_0_out;
  wire \p_0_out_inferred__9/i__carry_n_1 ;
  wire \p_0_out_inferred__9/i__carry_n_2 ;
  wire \p_0_out_inferred__9/i__carry_n_3 ;
  wire p_10_out;
  wire p_10_out_carry_n_1;
  wire p_10_out_carry_n_2;
  wire p_10_out_carry_n_3;
  wire p_12_out;
  wire p_12_out_carry_n_1;
  wire p_12_out_carry_n_2;
  wire p_12_out_carry_n_3;
  wire p_14_out;
  wire p_14_out_carry_n_1;
  wire p_14_out_carry_n_2;
  wire p_14_out_carry_n_3;
  wire p_2_out;
  wire p_2_out_carry_n_1;
  wire p_2_out_carry_n_2;
  wire p_2_out_carry_n_3;
  wire p_38_out;
  wire p_40_in;
  wire p_4_out;
  wire p_4_out_carry_n_1;
  wire p_4_out_carry_n_2;
  wire p_4_out_carry_n_3;
  wire p_57_in;
  wire p_60_out;
  wire p_6_out;
  wire p_6_out_carry_n_1;
  wire p_6_out_carry_n_2;
  wire p_6_out_carry_n_3;
  wire p_80_out;
  wire p_8_out;
  wire p_8_out_carry_n_1;
  wire p_8_out_carry_n_2;
  wire p_8_out_carry_n_3;
  wire [11:0]s_axi_awid;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_bvalid;
  wire s_ready_i0;
  wire ss_aa_awready;
  wire target_mi_enc;
  wire thread_valid_0__2;
  wire thread_valid_1__2;
  wire thread_valid_2__2;
  wire thread_valid_3__2;
  wire thread_valid_4__2;
  wire thread_valid_5__2;
  wire thread_valid_6__2;
  wire thread_valid_7__2;
  wire [8:0]w_issuing_cnt;
  wire [3:0]NLW_aid_match_00_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_10_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_20_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_30_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_40_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_50_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_60_carry_O_UNCONNECTED;
  wire [3:0]NLW_aid_match_70_carry_O_UNCONNECTED;
  wire [3:0]\NLW_p_0_out_inferred__9/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_p_10_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_12_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_14_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_2_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_4_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_6_out_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_8_out_carry_O_UNCONNECTED;

  CARRY4 aid_match_00_carry
       (.CI(1'b0),
        .CO({aid_match_00,aid_match_00_carry_n_1,aid_match_00_carry_n_2,aid_match_00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_00_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_00_carry_i_1__0_n_0,aid_match_00_carry_i_2__0_n_0,aid_match_00_carry_i_3__0_n_0,aid_match_00_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_00_carry_i_1__0
       (.I0(s_axi_awid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [10]),
        .I2(s_axi_awid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [9]),
        .I4(s_axi_awid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [11]),
        .O(aid_match_00_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_00_carry_i_2__0
       (.I0(s_axi_awid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [7]),
        .I2(s_axi_awid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [6]),
        .I4(s_axi_awid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [8]),
        .O(aid_match_00_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_00_carry_i_3__0
       (.I0(s_axi_awid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [4]),
        .I2(s_axi_awid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [3]),
        .I4(s_axi_awid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [5]),
        .O(aid_match_00_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_00_carry_i_4__0
       (.I0(s_axi_awid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [1]),
        .I2(s_axi_awid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [0]),
        .I4(s_axi_awid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [2]),
        .O(aid_match_00_carry_i_4__0_n_0));
  CARRY4 aid_match_10_carry
       (.CI(1'b0),
        .CO({aid_match_10,aid_match_10_carry_n_1,aid_match_10_carry_n_2,aid_match_10_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_10_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_10_carry_i_1__0_n_0,aid_match_10_carry_i_2__0_n_0,aid_match_10_carry_i_3__0_n_0,aid_match_10_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_10_carry_i_1__0
       (.I0(s_axi_awid[10]),
        .I1(Q[10]),
        .I2(s_axi_awid[9]),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(s_axi_awid[11]),
        .O(aid_match_10_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_10_carry_i_2__0
       (.I0(s_axi_awid[7]),
        .I1(Q[7]),
        .I2(s_axi_awid[6]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(s_axi_awid[8]),
        .O(aid_match_10_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_10_carry_i_3__0
       (.I0(s_axi_awid[4]),
        .I1(Q[4]),
        .I2(s_axi_awid[3]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(s_axi_awid[5]),
        .O(aid_match_10_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_10_carry_i_4__0
       (.I0(s_axi_awid[1]),
        .I1(Q[1]),
        .I2(s_axi_awid[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(s_axi_awid[2]),
        .O(aid_match_10_carry_i_4__0_n_0));
  CARRY4 aid_match_20_carry
       (.CI(1'b0),
        .CO({aid_match_20,aid_match_20_carry_n_1,aid_match_20_carry_n_2,aid_match_20_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_20_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_20_carry_i_1__0_n_0,aid_match_20_carry_i_2__0_n_0,aid_match_20_carry_i_3__0_n_0,aid_match_20_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_20_carry_i_1__0
       (.I0(s_axi_awid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [10]),
        .I2(s_axi_awid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [9]),
        .I4(s_axi_awid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [11]),
        .O(aid_match_20_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_20_carry_i_2__0
       (.I0(s_axi_awid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [7]),
        .I2(s_axi_awid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [6]),
        .I4(s_axi_awid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [8]),
        .O(aid_match_20_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_20_carry_i_3__0
       (.I0(s_axi_awid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [4]),
        .I2(s_axi_awid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [3]),
        .I4(s_axi_awid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [5]),
        .O(aid_match_20_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_20_carry_i_4__0
       (.I0(s_axi_awid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [1]),
        .I2(s_axi_awid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [0]),
        .I4(s_axi_awid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [2]),
        .O(aid_match_20_carry_i_4__0_n_0));
  CARRY4 aid_match_30_carry
       (.CI(1'b0),
        .CO({aid_match_30,aid_match_30_carry_n_1,aid_match_30_carry_n_2,aid_match_30_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_30_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_30_carry_i_1__0_n_0,aid_match_30_carry_i_2__0_n_0,aid_match_30_carry_i_3__0_n_0,aid_match_30_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_30_carry_i_1__0
       (.I0(s_axi_awid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [10]),
        .I2(s_axi_awid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [9]),
        .I4(s_axi_awid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [11]),
        .O(aid_match_30_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_30_carry_i_2__0
       (.I0(s_axi_awid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [7]),
        .I2(s_axi_awid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [6]),
        .I4(s_axi_awid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [8]),
        .O(aid_match_30_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_30_carry_i_3__0
       (.I0(s_axi_awid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [4]),
        .I2(s_axi_awid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [3]),
        .I4(s_axi_awid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [5]),
        .O(aid_match_30_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_30_carry_i_4__0
       (.I0(s_axi_awid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [1]),
        .I2(s_axi_awid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [0]),
        .I4(s_axi_awid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [2]),
        .O(aid_match_30_carry_i_4__0_n_0));
  CARRY4 aid_match_40_carry
       (.CI(1'b0),
        .CO({aid_match_40,aid_match_40_carry_n_1,aid_match_40_carry_n_2,aid_match_40_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_40_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_40_carry_i_1__0_n_0,aid_match_40_carry_i_2__0_n_0,aid_match_40_carry_i_3__0_n_0,aid_match_40_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_40_carry_i_1__0
       (.I0(s_axi_awid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [10]),
        .I2(s_axi_awid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [9]),
        .I4(s_axi_awid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [11]),
        .O(aid_match_40_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_40_carry_i_2__0
       (.I0(s_axi_awid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [7]),
        .I2(s_axi_awid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [6]),
        .I4(s_axi_awid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [8]),
        .O(aid_match_40_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_40_carry_i_3__0
       (.I0(s_axi_awid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [4]),
        .I2(s_axi_awid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [3]),
        .I4(s_axi_awid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [5]),
        .O(aid_match_40_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_40_carry_i_4__0
       (.I0(s_axi_awid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [1]),
        .I2(s_axi_awid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [0]),
        .I4(s_axi_awid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [2]),
        .O(aid_match_40_carry_i_4__0_n_0));
  CARRY4 aid_match_50_carry
       (.CI(1'b0),
        .CO({aid_match_50,aid_match_50_carry_n_1,aid_match_50_carry_n_2,aid_match_50_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_50_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_50_carry_i_1__0_n_0,aid_match_50_carry_i_2__0_n_0,aid_match_50_carry_i_3__0_n_0,aid_match_50_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_50_carry_i_1__0
       (.I0(s_axi_awid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [10]),
        .I2(s_axi_awid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [9]),
        .I4(s_axi_awid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [11]),
        .O(aid_match_50_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_50_carry_i_2__0
       (.I0(s_axi_awid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [7]),
        .I2(s_axi_awid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [6]),
        .I4(s_axi_awid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [8]),
        .O(aid_match_50_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_50_carry_i_3__0
       (.I0(s_axi_awid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [4]),
        .I2(s_axi_awid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [3]),
        .I4(s_axi_awid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [5]),
        .O(aid_match_50_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_50_carry_i_4__0
       (.I0(s_axi_awid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [1]),
        .I2(s_axi_awid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [0]),
        .I4(s_axi_awid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [2]),
        .O(aid_match_50_carry_i_4__0_n_0));
  CARRY4 aid_match_60_carry
       (.CI(1'b0),
        .CO({aid_match_60,aid_match_60_carry_n_1,aid_match_60_carry_n_2,aid_match_60_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_60_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_60_carry_i_1__0_n_0,aid_match_60_carry_i_2__0_n_0,aid_match_60_carry_i_3__0_n_0,aid_match_60_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_60_carry_i_1__0
       (.I0(s_axi_awid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [10]),
        .I2(s_axi_awid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [9]),
        .I4(s_axi_awid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [11]),
        .O(aid_match_60_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_60_carry_i_2__0
       (.I0(s_axi_awid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [7]),
        .I2(s_axi_awid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [6]),
        .I4(s_axi_awid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [8]),
        .O(aid_match_60_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_60_carry_i_3__0
       (.I0(s_axi_awid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [4]),
        .I2(s_axi_awid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [3]),
        .I4(s_axi_awid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [5]),
        .O(aid_match_60_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_60_carry_i_4__0
       (.I0(s_axi_awid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [1]),
        .I2(s_axi_awid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [0]),
        .I4(s_axi_awid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [2]),
        .O(aid_match_60_carry_i_4__0_n_0));
  CARRY4 aid_match_70_carry
       (.CI(1'b0),
        .CO({aid_match_70,aid_match_70_carry_n_1,aid_match_70_carry_n_2,aid_match_70_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aid_match_70_carry_O_UNCONNECTED[3:0]),
        .S({aid_match_70_carry_i_1__0_n_0,aid_match_70_carry_i_2__0_n_0,aid_match_70_carry_i_3__0_n_0,aid_match_70_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_70_carry_i_1__0
       (.I0(s_axi_awid[10]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [10]),
        .I2(s_axi_awid[9]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [9]),
        .I4(s_axi_awid[11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [11]),
        .O(aid_match_70_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_70_carry_i_2__0
       (.I0(s_axi_awid[7]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [7]),
        .I2(s_axi_awid[6]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [6]),
        .I4(s_axi_awid[8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [8]),
        .O(aid_match_70_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_70_carry_i_3__0
       (.I0(s_axi_awid[4]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [4]),
        .I2(s_axi_awid[3]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [3]),
        .I4(s_axi_awid[5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [5]),
        .O(aid_match_70_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    aid_match_70_carry_i_4__0
       (.I0(s_axi_awid[1]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [1]),
        .I2(s_axi_awid[0]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [0]),
        .I4(s_axi_awid[2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [2]),
        .O(aid_match_70_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.accept_cnt[0]_i_1__0 
       (.I0(\gen_multi_thread.accept_cnt_reg [0]),
        .O(\gen_multi_thread.accept_cnt[0]_i_1__0_n_0 ));
  FDRE \gen_multi_thread.accept_cnt_reg[0] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_16 ),
        .D(\gen_multi_thread.accept_cnt[0]_i_1__0_n_0 ),
        .Q(\gen_multi_thread.accept_cnt_reg [0]),
        .R(SR));
  FDRE \gen_multi_thread.accept_cnt_reg[1] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_16 ),
        .D(\gen_multi_thread.arbiter_resp_inst_n_15 ),
        .Q(\gen_multi_thread.accept_cnt_reg [1]),
        .R(SR));
  FDRE \gen_multi_thread.accept_cnt_reg[2] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_16 ),
        .D(\gen_multi_thread.arbiter_resp_inst_n_14 ),
        .Q(\gen_multi_thread.accept_cnt_reg [2]),
        .R(SR));
  FDRE \gen_multi_thread.accept_cnt_reg[3] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_16 ),
        .D(\gen_multi_thread.arbiter_resp_inst_n_13 ),
        .Q(\gen_multi_thread.accept_cnt_reg [3]),
        .R(SR));
  zynq_bd_axi_crossbar_v2_1_11_arbiter_resp \gen_multi_thread.arbiter_resp_inst 
       (.ADDRESS_HIT_0(ADDRESS_HIT_0),
        .CO(p_6_out),
        .D({\gen_multi_thread.arbiter_resp_inst_n_13 ,\gen_multi_thread.arbiter_resp_inst_n_14 ,\gen_multi_thread.arbiter_resp_inst_n_15 }),
        .E(E),
        .Q(\gen_multi_thread.accept_cnt_reg ),
        .SR(SR),
        .aa_sa_awready(aa_sa_awready),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\chosen_reg[0]_0 (chosen[0]),
        .\chosen_reg[1]_0 (chosen[1]),
        .\chosen_reg[2]_0 (chosen[2]),
        .cmd_push_0(cmd_push_0),
        .cmd_push_1(cmd_push_1),
        .cmd_push_2(cmd_push_2),
        .cmd_push_3(cmd_push_3),
        .cmd_push_4(cmd_push_4),
        .cmd_push_5(cmd_push_5),
        .cmd_push_6(cmd_push_6),
        .cmd_push_7(cmd_push_7),
        .\gen_master_slots[0].w_issuing_cnt_reg[0] (\gen_master_slots[0].w_issuing_cnt_reg[0] ),
        .\gen_multi_thread.accept_cnt_reg[0] (\gen_multi_thread.arbiter_resp_inst_n_16 ),
        .\gen_multi_thread.accept_cnt_reg[0]_0 (\gen_no_arbiter.s_ready_i[0]_i_33_n_0 ),
        .\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] (\gen_multi_thread.arbiter_resp_inst_n_9 ),
        .\gen_multi_thread.gen_thread_loop[0].active_id_reg[10] (p_14_out),
        .\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] (\gen_multi_thread.arbiter_resp_inst_n_10 ),
        .\gen_multi_thread.gen_thread_loop[1].active_id_reg[22] (p_12_out),
        .\gen_multi_thread.gen_thread_loop[1].active_target_reg[8] (\gen_no_arbiter.s_ready_i[0]_i_9_n_0 ),
        .\gen_multi_thread.gen_thread_loop[1].active_target_reg[9] (\gen_no_arbiter.s_ready_i[0]_i_7_n_0 ),
        .\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] (\gen_multi_thread.arbiter_resp_inst_n_11 ),
        .\gen_multi_thread.gen_thread_loop[2].active_id_reg[34] (p_10_out),
        .\gen_multi_thread.gen_thread_loop[2].active_target_reg[17] (\gen_no_arbiter.m_target_hot_i[2]_i_4_n_0 ),
        .\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] (\gen_multi_thread.arbiter_resp_inst_n_12 ),
        .\gen_multi_thread.gen_thread_loop[3].active_id_reg[46] (p_8_out),
        .\gen_multi_thread.gen_thread_loop[3].active_target_reg[24] (\gen_no_arbiter.s_ready_i[0]_i_8_n_0 ),
        .\gen_multi_thread.gen_thread_loop[3].active_target_reg[25] (\gen_no_arbiter.s_ready_i[0]_i_2_n_0 ),
        .\gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_0 (\gen_no_arbiter.s_ready_i[0]_i_6_n_0 ),
        .\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] (\gen_multi_thread.arbiter_resp_inst_n_5 ),
        .\gen_multi_thread.gen_thread_loop[4].active_target_reg[32] (\gen_no_arbiter.s_ready_i[0]_i_20_n_0 ),
        .\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] (\gen_multi_thread.arbiter_resp_inst_n_6 ),
        .\gen_multi_thread.gen_thread_loop[5].active_id_reg[70] (p_4_out),
        .\gen_multi_thread.gen_thread_loop[5].active_target_reg[40] (\gen_no_arbiter.s_ready_i[0]_i_4_n_0 ),
        .\gen_multi_thread.gen_thread_loop[5].active_target_reg[41] (\gen_no_arbiter.m_target_hot_i[2]_i_5_n_0 ),
        .\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] (\gen_multi_thread.arbiter_resp_inst_n_7 ),
        .\gen_multi_thread.gen_thread_loop[6].active_id_reg[82] (p_2_out),
        .\gen_multi_thread.gen_thread_loop[6].active_target_reg[48] (\gen_no_arbiter.s_ready_i[0]_i_23_n_0 ),
        .\gen_multi_thread.gen_thread_loop[6].active_target_reg[49] (\gen_no_arbiter.s_ready_i[0]_i_24_n_0 ),
        .\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] (\gen_multi_thread.arbiter_resp_inst_n_8 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[94] (p_0_out),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .\gen_multi_thread.gen_thread_loop[7].active_target_reg[56] (\gen_no_arbiter.s_ready_i[0]_i_22_n_0 ),
        .\gen_no_arbiter.m_target_hot_i_reg[1] (\gen_no_arbiter.m_target_hot_i_reg[1] ),
        .\gen_no_arbiter.m_target_hot_i_reg[1]_0 (\gen_no_arbiter.m_target_hot_i_reg[1]_0 ),
        .\gen_no_arbiter.m_valid_i_reg (\gen_no_arbiter.m_valid_i_reg ),
        .m_ready_d(m_ready_d),
        .\m_ready_d_reg[1] (\m_ready_d_reg[1] ),
        .p_38_out(p_38_out),
        .p_40_in(p_40_in),
        .p_57_in(p_57_in),
        .p_60_out(p_60_out),
        .p_80_out(p_80_out),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_ready_i0(s_ready_i0),
        .ss_aa_awready(ss_aa_awready),
        .target_mi_enc(target_mi_enc),
        .thread_valid_0__2(thread_valid_0__2),
        .thread_valid_1__2(thread_valid_1__2),
        .thread_valid_2__2(thread_valid_2__2),
        .thread_valid_3__2(thread_valid_3__2),
        .thread_valid_4__2(thread_valid_4__2),
        .thread_valid_5__2(thread_valid_5__2),
        .thread_valid_6__2(thread_valid_6__2),
        .thread_valid_7__2(thread_valid_7__2),
        .w_issuing_cnt(w_issuing_cnt));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[0].active_cnt[0]_i_1__0 
       (.I0(active_cnt[0]),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1 
       (.I0(active_cnt[0]),
        .I1(cmd_push_0),
        .I2(active_cnt[1]),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1 
       (.I0(cmd_push_0),
        .I1(active_cnt[0]),
        .I2(active_cnt[2]),
        .I3(active_cnt[1]),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2 
       (.I0(active_cnt[1]),
        .I1(cmd_push_0),
        .I2(active_cnt[0]),
        .I3(active_cnt[3]),
        .I4(active_cnt[2]),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_9 ),
        .D(\gen_multi_thread.gen_thread_loop[0].active_cnt[0]_i_1__0_n_0 ),
        .Q(active_cnt[0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_9 ),
        .D(\gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1_n_0 ),
        .Q(active_cnt[1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_9 ),
        .D(\gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1_n_0 ),
        .Q(active_cnt[2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_9 ),
        .D(\gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2_n_0 ),
        .Q(active_cnt[3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[0] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[10] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[11] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [11]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[1] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[2] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[3] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[4] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[5] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[6] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[7] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[8] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[9] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(s_axi_awid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg[0]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hE222)) 
    \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0 ),
        .I1(thread_valid_0__2),
        .I2(aid_match_00),
        .I3(\m_ready_d_reg[1] ),
        .O(cmd_push_0));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_target_reg[0] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[0].active_target_reg[1] 
       (.C(aclk),
        .CE(cmd_push_0),
        .D(D),
        .Q(active_target[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1 
       (.I0(cmd_push_1),
        .I1(active_cnt[8]),
        .I2(active_cnt[10]),
        .I3(active_cnt[9]),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2 
       (.I0(active_cnt[9]),
        .I1(cmd_push_1),
        .I2(active_cnt[8]),
        .I3(active_cnt[11]),
        .I4(active_cnt[10]),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[1].active_cnt[8]_i_1__0 
       (.I0(active_cnt[8]),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1 
       (.I0(active_cnt[8]),
        .I1(cmd_push_1),
        .I2(active_cnt[9]),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_10 ),
        .D(\gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1_n_0 ),
        .Q(active_cnt[10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_10 ),
        .D(\gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2_n_0 ),
        .Q(active_cnt[11]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_10 ),
        .D(\gen_multi_thread.gen_thread_loop[1].active_cnt[8]_i_1__0_n_0 ),
        .Q(active_cnt[8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_10 ),
        .D(\gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1_n_0 ),
        .Q(active_cnt[9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[12] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[13] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[14] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[15] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[16] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[17] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[18] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[19] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[20] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[21] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[9]),
        .Q(Q[9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[22] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[23] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(s_axi_awid[11]),
        .Q(Q[11]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8080808)) 
    \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0 ),
        .I1(thread_valid_0__2),
        .I2(thread_valid_1__2),
        .I3(aid_match_10),
        .I4(\m_ready_d_reg[1] ),
        .O(cmd_push_1));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_target_reg[8] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[1].active_target_reg[9] 
       (.C(aclk),
        .CE(cmd_push_1),
        .D(D),
        .Q(active_target[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1__0 
       (.I0(active_cnt[16]),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1 
       (.I0(active_cnt[16]),
        .I1(cmd_push_2),
        .I2(active_cnt[17]),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1 
       (.I0(cmd_push_2),
        .I1(active_cnt[16]),
        .I2(active_cnt[18]),
        .I3(active_cnt[17]),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2 
       (.I0(active_cnt[17]),
        .I1(cmd_push_2),
        .I2(active_cnt[16]),
        .I3(active_cnt[19]),
        .I4(active_cnt[18]),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_11 ),
        .D(\gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1__0_n_0 ),
        .Q(active_cnt[16]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_11 ),
        .D(\gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1_n_0 ),
        .Q(active_cnt[17]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_11 ),
        .D(\gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1_n_0 ),
        .Q(active_cnt[18]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_11 ),
        .D(\gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2_n_0 ),
        .Q(active_cnt[19]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[24] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[25] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[26] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[27] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[28] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[29] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[30] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[31] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[32] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[33] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[34] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[35] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(s_axi_awid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg[24]_0 [11]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF80008000800080)) 
    \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_1 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0 ),
        .I1(thread_valid_0__2),
        .I2(thread_valid_1__2),
        .I3(thread_valid_2__2),
        .I4(aid_match_20),
        .I5(\m_ready_d_reg[1] ),
        .O(cmd_push_2));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_2 
       (.I0(active_cnt[2]),
        .I1(active_cnt[3]),
        .I2(active_cnt[1]),
        .I3(active_cnt[0]),
        .O(thread_valid_0__2));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_3 
       (.I0(active_cnt[10]),
        .I1(active_cnt[11]),
        .I2(active_cnt[9]),
        .I3(active_cnt[8]),
        .O(thread_valid_1__2));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_4 
       (.I0(active_cnt[18]),
        .I1(active_cnt[19]),
        .I2(active_cnt[17]),
        .I3(active_cnt[16]),
        .O(thread_valid_2__2));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_target_reg[16] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[16]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[2].active_target_reg[17] 
       (.C(aclk),
        .CE(cmd_push_2),
        .D(D),
        .Q(active_target[17]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[3].active_cnt[24]_i_1__0 
       (.I0(active_cnt[24]),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[3].active_cnt[25]_i_1 
       (.I0(active_cnt[24]),
        .I1(cmd_push_3),
        .I2(active_cnt[25]),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1 
       (.I0(cmd_push_3),
        .I1(active_cnt[24]),
        .I2(active_cnt[26]),
        .I3(active_cnt[25]),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2 
       (.I0(active_cnt[25]),
        .I1(cmd_push_3),
        .I2(active_cnt[24]),
        .I3(active_cnt[27]),
        .I4(active_cnt[26]),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_12 ),
        .D(\gen_multi_thread.gen_thread_loop[3].active_cnt[24]_i_1__0_n_0 ),
        .Q(active_cnt[24]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_12 ),
        .D(\gen_multi_thread.gen_thread_loop[3].active_cnt[25]_i_1_n_0 ),
        .Q(active_cnt[25]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_12 ),
        .D(\gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1_n_0 ),
        .Q(active_cnt[26]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_12 ),
        .D(\gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2_n_0 ),
        .Q(active_cnt[27]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[36] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[37] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[38] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[39] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[40] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[41] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[42] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[43] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[44] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[45] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[46] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[47] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(s_axi_awid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg[36]_0 [11]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF2020202)) 
    \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0 ),
        .I1(accum_push_3__0),
        .I2(thread_valid_3__2),
        .I3(aid_match_30),
        .I4(\m_ready_d_reg[1] ),
        .O(cmd_push_3));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_target_reg[24] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[24]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[3].active_target_reg[25] 
       (.C(aclk),
        .CE(cmd_push_3),
        .D(D),
        .Q(active_target[25]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[4].active_cnt[32]_i_1__0 
       (.I0(active_cnt[32]),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[4].active_cnt[33]_i_1 
       (.I0(active_cnt[32]),
        .I1(cmd_push_4),
        .I2(active_cnt[33]),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_1 
       (.I0(cmd_push_4),
        .I1(active_cnt[32]),
        .I2(active_cnt[34]),
        .I3(active_cnt[33]),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2 
       (.I0(active_cnt[33]),
        .I1(cmd_push_4),
        .I2(active_cnt[32]),
        .I3(active_cnt[35]),
        .I4(active_cnt[34]),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_5 ),
        .D(\gen_multi_thread.gen_thread_loop[4].active_cnt[32]_i_1__0_n_0 ),
        .Q(active_cnt[32]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_5 ),
        .D(\gen_multi_thread.gen_thread_loop[4].active_cnt[33]_i_1_n_0 ),
        .Q(active_cnt[33]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_5 ),
        .D(\gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_1_n_0 ),
        .Q(active_cnt[34]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_5 ),
        .D(\gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2_n_0 ),
        .Q(active_cnt[35]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[48] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[49] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[50] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[51] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[52] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[53] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[54] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[55] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[56] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[57] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[58] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[59] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(s_axi_awid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg[48]_0 [11]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF08000800080008)) 
    \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_1 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0 ),
        .I1(thread_valid_3__2),
        .I2(accum_push_3__0),
        .I3(thread_valid_4__2),
        .I4(aid_match_40),
        .I5(\m_ready_d_reg[1] ),
        .O(cmd_push_4));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_2 
       (.I0(active_cnt[26]),
        .I1(active_cnt[27]),
        .I2(active_cnt[25]),
        .I3(active_cnt[24]),
        .O(thread_valid_3__2));
  LUT6 #(
    .INIT(64'h55555557FFFFFFFF)) 
    \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_3 
       (.I0(thread_valid_0__2),
        .I1(active_cnt[10]),
        .I2(active_cnt[11]),
        .I3(active_cnt[9]),
        .I4(active_cnt[8]),
        .I5(thread_valid_2__2),
        .O(accum_push_3__0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_4 
       (.I0(active_cnt[34]),
        .I1(active_cnt[35]),
        .I2(active_cnt[33]),
        .I3(active_cnt[32]),
        .O(thread_valid_4__2));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_target_reg[32] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[32]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[4].active_target_reg[33] 
       (.C(aclk),
        .CE(cmd_push_4),
        .D(D),
        .Q(active_target[33]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[5].active_cnt[40]_i_1__0 
       (.I0(active_cnt[40]),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt[40]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[5].active_cnt[41]_i_1 
       (.I0(active_cnt[40]),
        .I1(cmd_push_5),
        .I2(active_cnt[41]),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_1 
       (.I0(cmd_push_5),
        .I1(active_cnt[40]),
        .I2(active_cnt[42]),
        .I3(active_cnt[41]),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2 
       (.I0(active_cnt[41]),
        .I1(cmd_push_5),
        .I2(active_cnt[40]),
        .I3(active_cnt[43]),
        .I4(active_cnt[42]),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_6 ),
        .D(\gen_multi_thread.gen_thread_loop[5].active_cnt[40]_i_1__0_n_0 ),
        .Q(active_cnt[40]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_6 ),
        .D(\gen_multi_thread.gen_thread_loop[5].active_cnt[41]_i_1_n_0 ),
        .Q(active_cnt[41]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_6 ),
        .D(\gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_1_n_0 ),
        .Q(active_cnt[42]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_6 ),
        .D(\gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2_n_0 ),
        .Q(active_cnt[43]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[60] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[61] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[62] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[63] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[64] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[65] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[66] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[67] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[68] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[69] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[70] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[71] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(s_axi_awid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg[60]_0 [11]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF4040404)) 
    \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_1 
       (.I0(accum_push_5__0),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0 ),
        .I2(thread_valid_5__2),
        .I3(aid_match_50),
        .I4(\m_ready_d_reg[1] ),
        .O(cmd_push_5));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_target_reg[40] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[40]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[5].active_target_reg[41] 
       (.C(aclk),
        .CE(cmd_push_5),
        .D(D),
        .Q(active_target[41]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[6].active_cnt[48]_i_1__0 
       (.I0(active_cnt[48]),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt[48]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_1 
       (.I0(active_cnt[48]),
        .I1(cmd_push_6),
        .I2(active_cnt[49]),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_1 
       (.I0(cmd_push_6),
        .I1(active_cnt[48]),
        .I2(active_cnt[50]),
        .I3(active_cnt[49]),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2 
       (.I0(active_cnt[49]),
        .I1(cmd_push_6),
        .I2(active_cnt[48]),
        .I3(active_cnt[51]),
        .I4(active_cnt[50]),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_7 ),
        .D(\gen_multi_thread.gen_thread_loop[6].active_cnt[48]_i_1__0_n_0 ),
        .Q(active_cnt[48]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_7 ),
        .D(\gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_1_n_0 ),
        .Q(active_cnt[49]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_7 ),
        .D(\gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_1_n_0 ),
        .Q(active_cnt[50]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_7 ),
        .D(\gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2_n_0 ),
        .Q(active_cnt[51]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[72] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[73] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[74] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[75] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[76] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[77] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[78] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[79] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[80] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[81] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[82] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[83] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(s_axi_awid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg[72]_0 [11]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF40004000400040)) 
    \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1 
       (.I0(accum_push_5__0),
        .I1(thread_valid_5__2),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0 ),
        .I3(thread_valid_6__2),
        .I4(aid_match_60),
        .I5(\m_ready_d_reg[1] ),
        .O(cmd_push_6));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2 
       (.I0(active_cnt[42]),
        .I1(active_cnt[43]),
        .I2(active_cnt[41]),
        .I3(active_cnt[40]),
        .O(thread_valid_5__2));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_3 
       (.I0(active_cnt[50]),
        .I1(active_cnt[51]),
        .I2(active_cnt[49]),
        .I3(active_cnt[48]),
        .O(thread_valid_6__2));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_target_reg[48] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[48]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] 
       (.C(aclk),
        .CE(cmd_push_6),
        .D(D),
        .Q(active_target[49]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[56]_i_1__0 
       (.I0(active_cnt[56]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_cnt[56]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[57]_i_1 
       (.I0(active_cnt[56]),
        .I1(cmd_push_7),
        .I2(active_cnt[57]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_cnt[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_1 
       (.I0(cmd_push_7),
        .I1(active_cnt[56]),
        .I2(active_cnt[58]),
        .I3(active_cnt[57]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2 
       (.I0(active_cnt[57]),
        .I1(cmd_push_7),
        .I2(active_cnt[56]),
        .I3(active_cnt[59]),
        .I4(active_cnt[58]),
        .O(\gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_4 
       (.I0(active_cnt[58]),
        .I1(active_cnt[59]),
        .I2(active_cnt[57]),
        .I3(active_cnt[56]),
        .O(thread_valid_7__2));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_8 ),
        .D(\gen_multi_thread.gen_thread_loop[7].active_cnt[56]_i_1__0_n_0 ),
        .Q(active_cnt[56]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_8 ),
        .D(\gen_multi_thread.gen_thread_loop[7].active_cnt[57]_i_1_n_0 ),
        .Q(active_cnt[57]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_8 ),
        .D(\gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_1_n_0 ),
        .Q(active_cnt[58]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] 
       (.C(aclk),
        .CE(\gen_multi_thread.arbiter_resp_inst_n_8 ),
        .D(\gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2_n_0 ),
        .Q(active_cnt[59]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[84] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[0]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [0]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[85] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[1]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [1]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[86] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[2]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [2]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[87] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[3]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [3]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[88] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[4]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [4]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[89] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[5]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [5]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[90] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[6]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [6]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[91] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[7]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [7]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[92] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[8]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [8]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[93] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[9]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [9]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[94] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[10]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [10]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(s_axi_awid[11]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_0 [11]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF404040)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 
       (.I0(accum_push_5__0),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4_n_0 ),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0 ),
        .I3(aid_match_7__0),
        .I4(\m_ready_d_reg[1] ),
        .O(cmd_push_7));
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10 
       (.I0(aid_match_40),
        .I1(thread_valid_4__2),
        .I2(aid_match_50),
        .I3(thread_valid_5__2),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11 
       (.I0(active_cnt[48]),
        .I1(active_cnt[49]),
        .I2(active_cnt[51]),
        .I3(active_cnt[50]),
        .I4(aid_match_60),
        .O(aid_match_6__0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2 
       (.I0(match),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555557)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3 
       (.I0(thread_valid_3__2),
        .I1(active_cnt[34]),
        .I2(active_cnt[35]),
        .I3(active_cnt[33]),
        .I4(active_cnt[32]),
        .I5(accum_push_3__0),
        .O(accum_push_5__0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4 
       (.I0(active_cnt[58]),
        .I1(active_cnt[59]),
        .I2(active_cnt[57]),
        .I3(active_cnt[56]),
        .I4(thread_valid_6__2),
        .I5(thread_valid_5__2),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5 
       (.I0(\m_ready_d_reg[1] ),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0 ),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10_n_0 ),
        .I4(aid_match_6__0),
        .I5(aid_match_7__0),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6 
       (.I0(active_cnt[56]),
        .I1(active_cnt[57]),
        .I2(active_cnt[59]),
        .I3(active_cnt[58]),
        .I4(aid_match_70),
        .O(aid_match_7__0));
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8 
       (.I0(aid_match_00),
        .I1(thread_valid_0__2),
        .I2(aid_match_10),
        .I3(thread_valid_1__2),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9 
       (.I0(aid_match_20),
        .I1(thread_valid_2__2),
        .I2(aid_match_30),
        .I3(thread_valid_3__2),
        .O(\gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9_n_0 ));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_target_reg[56] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(active_target[56]),
        .R(SR));
  FDRE \gen_multi_thread.gen_thread_loop[7].active_target_reg[57] 
       (.C(aclk),
        .CE(cmd_push_7),
        .D(D),
        .Q(active_target[57]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_10 
       (.I0(aid_match_40),
        .I1(active_cnt[34]),
        .I2(active_cnt[35]),
        .I3(active_cnt[33]),
        .I4(active_cnt[32]),
        .I5(active_target[33]),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_4 
       (.I0(\gen_no_arbiter.m_target_hot_i[2]_i_6_n_0 ),
        .I1(\gen_no_arbiter.s_ready_i[0]_i_30_n_0 ),
        .I2(\gen_no_arbiter.s_ready_i[0]_i_29_n_0 ),
        .I3(\gen_no_arbiter.m_target_hot_i[2]_i_7_n_0 ),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFEEEFEEEFEEE)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_5 
       (.I0(\gen_no_arbiter.m_target_hot_i[2]_i_8_n_0 ),
        .I1(\gen_no_arbiter.m_target_hot_i[2]_i_9_n_0 ),
        .I2(\gen_no_arbiter.m_target_hot_i[2]_i_10_n_0 ),
        .I3(match),
        .I4(active_target[41]),
        .I5(aid_match_5__0),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_6 
       (.I0(match),
        .I1(active_target[17]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_20),
        .I4(thread_valid_2__2),
        .I5(active_target[16]),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_7 
       (.I0(match),
        .I1(active_target[9]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_10),
        .I4(thread_valid_1__2),
        .I5(active_target[8]),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_8 
       (.I0(active_target[32]),
        .I1(thread_valid_4__2),
        .I2(aid_match_40),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_9 
       (.I0(active_target[40]),
        .I1(thread_valid_5__2),
        .I2(aid_match_50),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .O(\gen_no_arbiter.m_target_hot_i[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF080808CC)) 
    \gen_no_arbiter.s_ready_i[0]_i_10 
       (.I0(active_target[8]),
        .I1(aid_match_1__0),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(active_target[9]),
        .I4(match),
        .I5(\gen_no_arbiter.s_ready_i[0]_i_29_n_0 ),
        .O(\gen_no_arbiter.s_ready_i[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAFAFA)) 
    \gen_no_arbiter.s_ready_i[0]_i_11 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_30_n_0 ),
        .I1(active_target[16]),
        .I2(aid_match_2__0),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I4(active_target[17]),
        .I5(match),
        .O(\gen_no_arbiter.s_ready_i[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \gen_no_arbiter.s_ready_i[0]_i_17 
       (.I0(aid_match_5__0),
        .I1(active_target[41]),
        .I2(match),
        .I3(aid_match_4__0),
        .I4(active_target[33]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_18 
       (.I0(active_cnt[40]),
        .I1(active_cnt[41]),
        .I2(active_cnt[43]),
        .I3(active_cnt[42]),
        .I4(aid_match_50),
        .O(aid_match_5__0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \gen_no_arbiter.s_ready_i[0]_i_19 
       (.I0(aid_match_40),
        .I1(active_cnt[34]),
        .I2(active_cnt[35]),
        .I3(active_cnt[33]),
        .I4(active_cnt[32]),
        .I5(active_target[32]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_no_arbiter.s_ready_i[0]_i_2 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_6_n_0 ),
        .I1(\gen_no_arbiter.s_ready_i[0]_i_7_n_0 ),
        .I2(\gen_no_arbiter.s_ready_i[0]_i_8_n_0 ),
        .I3(\gen_no_arbiter.s_ready_i[0]_i_9_n_0 ),
        .I4(\gen_no_arbiter.s_ready_i[0]_i_10_n_0 ),
        .I5(\gen_no_arbiter.s_ready_i[0]_i_11_n_0 ),
        .O(\gen_no_arbiter.s_ready_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAFAFA)) 
    \gen_no_arbiter.s_ready_i[0]_i_20 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_32_n_0 ),
        .I1(active_target[32]),
        .I2(aid_match_4__0),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I4(active_target[33]),
        .I5(match),
        .O(\gen_no_arbiter.s_ready_i[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAFAFA)) 
    \gen_no_arbiter.s_ready_i[0]_i_22 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_34_n_0 ),
        .I1(active_target[56]),
        .I2(aid_match_7__0),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I4(active_target[57]),
        .I5(match),
        .O(\gen_no_arbiter.s_ready_i[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h2020F020)) 
    \gen_no_arbiter.s_ready_i[0]_i_23 
       (.I0(aid_match_6__0),
        .I1(active_target[48]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_7__0),
        .I4(active_target[56]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \gen_no_arbiter.s_ready_i[0]_i_24 
       (.I0(aid_match_6__0),
        .I1(active_target[49]),
        .I2(match),
        .I3(aid_match_7__0),
        .I4(active_target[57]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_25 
       (.I0(active_cnt[24]),
        .I1(active_cnt[25]),
        .I2(active_cnt[27]),
        .I3(active_cnt[26]),
        .I4(aid_match_30),
        .O(aid_match_3__0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_26 
       (.I0(active_cnt[16]),
        .I1(active_cnt[17]),
        .I2(active_cnt[19]),
        .I3(active_cnt[18]),
        .I4(aid_match_20),
        .O(aid_match_2__0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_27 
       (.I0(active_cnt[8]),
        .I1(active_cnt[9]),
        .I2(active_cnt[11]),
        .I3(active_cnt[10]),
        .I4(aid_match_10),
        .O(aid_match_1__0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_28 
       (.I0(active_cnt[0]),
        .I1(active_cnt[1]),
        .I2(active_cnt[3]),
        .I3(active_cnt[2]),
        .I4(aid_match_00),
        .O(aid_match_0__0));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_29 
       (.I0(match),
        .I1(active_target[1]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_00),
        .I4(thread_valid_0__2),
        .I5(active_target[0]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_30 
       (.I0(match),
        .I1(active_target[25]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_30),
        .I4(thread_valid_3__2),
        .I5(active_target[24]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_31 
       (.I0(active_cnt[32]),
        .I1(active_cnt[33]),
        .I2(active_cnt[35]),
        .I3(active_cnt[34]),
        .I4(aid_match_40),
        .O(aid_match_4__0));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_32 
       (.I0(match),
        .I1(active_target[41]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_50),
        .I4(thread_valid_5__2),
        .I5(active_target[40]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_no_arbiter.s_ready_i[0]_i_33 
       (.I0(\gen_multi_thread.accept_cnt_reg [0]),
        .I1(\gen_multi_thread.accept_cnt_reg [2]),
        .I2(\gen_multi_thread.accept_cnt_reg [1]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000011000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_34 
       (.I0(match),
        .I1(active_target[49]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_60),
        .I4(thread_valid_6__2),
        .I5(active_target[48]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAAEAA)) 
    \gen_no_arbiter.s_ready_i[0]_i_4 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_17_n_0 ),
        .I1(aid_match_5__0),
        .I2(active_target[40]),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I4(\gen_no_arbiter.s_ready_i[0]_i_19_n_0 ),
        .I5(\gen_no_arbiter.s_ready_i[0]_i_20_n_0 ),
        .O(\gen_no_arbiter.s_ready_i[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \gen_no_arbiter.s_ready_i[0]_i_6 
       (.I0(aid_match_3__0),
        .I1(active_target[25]),
        .I2(match),
        .I3(aid_match_2__0),
        .I4(active_target[17]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \gen_no_arbiter.s_ready_i[0]_i_7 
       (.I0(aid_match_1__0),
        .I1(active_target[9]),
        .I2(match),
        .I3(aid_match_0__0),
        .I4(active_target[1]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h2020F020)) 
    \gen_no_arbiter.s_ready_i[0]_i_8 
       (.I0(aid_match_3__0),
        .I1(active_target[24]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_2__0),
        .I4(active_target[16]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h2020F020)) 
    \gen_no_arbiter.s_ready_i[0]_i_9 
       (.I0(aid_match_1__0),
        .I1(active_target[8]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(aid_match_0__0),
        .I4(active_target[0]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_9_n_0 ));
  CARRY4 \p_0_out_inferred__9/i__carry 
       (.CI(1'b0),
        .CO({p_0_out,\p_0_out_inferred__9/i__carry_n_1 ,\p_0_out_inferred__9/i__carry_n_2 ,\p_0_out_inferred__9/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_p_0_out_inferred__9/i__carry_O_UNCONNECTED [3:0]),
        .S(S));
  CARRY4 p_10_out_carry
       (.CI(1'b0),
        .CO({p_10_out,p_10_out_carry_n_1,p_10_out_carry_n_2,p_10_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_10_out_carry_O_UNCONNECTED[3:0]),
        .S(\gen_multi_thread.gen_thread_loop[2].active_id_reg[34]_0 ));
  CARRY4 p_12_out_carry
       (.CI(1'b0),
        .CO({p_12_out,p_12_out_carry_n_1,p_12_out_carry_n_2,p_12_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_12_out_carry_O_UNCONNECTED[3:0]),
        .S(\gen_multi_thread.gen_thread_loop[1].active_id_reg[22]_0 ));
  CARRY4 p_14_out_carry
       (.CI(1'b0),
        .CO({p_14_out,p_14_out_carry_n_1,p_14_out_carry_n_2,p_14_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_14_out_carry_O_UNCONNECTED[3:0]),
        .S(\gen_multi_thread.gen_thread_loop[0].active_id_reg[10]_0 ));
  CARRY4 p_2_out_carry
       (.CI(1'b0),
        .CO({p_2_out,p_2_out_carry_n_1,p_2_out_carry_n_2,p_2_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_out_carry_O_UNCONNECTED[3:0]),
        .S(\gen_multi_thread.gen_thread_loop[6].active_id_reg[82]_0 ));
  CARRY4 p_4_out_carry
       (.CI(1'b0),
        .CO({p_4_out,p_4_out_carry_n_1,p_4_out_carry_n_2,p_4_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_4_out_carry_O_UNCONNECTED[3:0]),
        .S(\gen_multi_thread.gen_thread_loop[5].active_id_reg[70]_0 ));
  CARRY4 p_6_out_carry
       (.CI(1'b0),
        .CO({p_6_out,p_6_out_carry_n_1,p_6_out_carry_n_2,p_6_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_6_out_carry_O_UNCONNECTED[3:0]),
        .S(\gen_multi_thread.gen_thread_loop[4].active_id_reg[58]_0 ));
  CARRY4 p_8_out_carry
       (.CI(1'b0),
        .CO({p_8_out,p_8_out_carry_n_1,p_8_out_carry_n_2,p_8_out_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_8_out_carry_O_UNCONNECTED[3:0]),
        .S(\gen_multi_thread.gen_thread_loop[3].active_id_reg[46]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_splitter" *) 
module zynq_bd_axi_crossbar_v2_1_11_splitter
   (\gen_multi_thread.accept_cnt_reg[2] ,
    m_ready_d,
    ss_wr_awvalid,
    ss_wr_awready,
    ss_aa_awready,
    s_axi_awvalid,
    aresetn_d,
    aclk);
  output \gen_multi_thread.accept_cnt_reg[2] ;
  output [1:0]m_ready_d;
  output ss_wr_awvalid;
  input ss_wr_awready;
  input ss_aa_awready;
  input [0:0]s_axi_awvalid;
  input aresetn_d;
  input aclk;

  wire aclk;
  wire aresetn_d;
  wire \gen_multi_thread.accept_cnt_reg[2] ;
  wire [1:0]m_ready_d;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire [0:0]s_axi_awvalid;
  wire ss_aa_awready;
  wire ss_wr_awready;
  wire ss_wr_awvalid;

  LUT6 #(
    .INIT(64'h000C0008000C0000)) 
    \m_ready_d[0]_i_1 
       (.I0(s_axi_awvalid),
        .I1(aresetn_d),
        .I2(m_ready_d[1]),
        .I3(ss_wr_awready),
        .I4(m_ready_d[0]),
        .I5(ss_aa_awready),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C8C0)) 
    \m_ready_d[1]_i_1 
       (.I0(s_axi_awvalid),
        .I1(aresetn_d),
        .I2(m_ready_d[1]),
        .I3(ss_wr_awready),
        .I4(m_ready_d[0]),
        .I5(ss_aa_awready),
        .O(\m_ready_d[1]_i_1_n_0 ));
  FDRE \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_valid_i_i_2__0
       (.I0(s_axi_awvalid),
        .I1(m_ready_d[1]),
        .O(ss_wr_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \s_axi_awready[0]_INST_0 
       (.I0(m_ready_d[1]),
        .I1(ss_wr_awready),
        .I2(m_ready_d[0]),
        .I3(ss_aa_awready),
        .O(\gen_multi_thread.accept_cnt_reg[2] ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_splitter" *) 
module zynq_bd_axi_crossbar_v2_1_11_splitter_66
   (D,
    \gen_master_slots[0].w_issuing_cnt_reg[3] ,
    m_ready_d,
    w_issuing_cnt,
    aa_mi_awtarget_hot,
    m_axi_awready,
    s_axi_bready,
    p_60_out,
    chosen,
    p_80_out,
    aa_sa_awvalid,
    aresetn_d,
    mi_awready_mux__1,
    s_ready_i0__1,
    aresetn_d_reg,
    aclk);
  output [2:0]D;
  output [2:0]\gen_master_slots[0].w_issuing_cnt_reg[3] ;
  output [1:0]m_ready_d;
  input [7:0]w_issuing_cnt;
  input [2:0]aa_mi_awtarget_hot;
  input [1:0]m_axi_awready;
  input [0:0]s_axi_bready;
  input p_60_out;
  input [1:0]chosen;
  input p_80_out;
  input aa_sa_awvalid;
  input aresetn_d;
  input mi_awready_mux__1;
  input [0:0]s_ready_i0__1;
  input aresetn_d_reg;
  input aclk;

  wire [2:0]D;
  wire [2:0]aa_mi_awtarget_hot;
  wire aa_sa_awvalid;
  wire aclk;
  wire aresetn_d;
  wire aresetn_d_reg;
  wire [1:0]chosen;
  wire \gen_master_slots[0].w_issuing_cnt[3]_i_5_n_0 ;
  wire [2:0]\gen_master_slots[0].w_issuing_cnt_reg[3] ;
  wire \gen_master_slots[1].w_issuing_cnt[11]_i_5_n_0 ;
  wire \gen_master_slots[1].w_issuing_cnt[11]_i_6_n_0 ;
  wire [1:0]m_axi_awready;
  wire [1:0]m_ready_d;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire mi_awready_mux__1;
  wire p_60_out;
  wire p_80_out;
  wire [0:0]s_axi_bready;
  wire [0:0]s_ready_i0__1;
  wire [7:0]w_issuing_cnt;

  LUT3 #(
    .INIT(8'h69)) 
    \gen_master_slots[0].w_issuing_cnt[1]_i_1 
       (.I0(w_issuing_cnt[0]),
        .I1(\gen_master_slots[0].w_issuing_cnt[3]_i_5_n_0 ),
        .I2(w_issuing_cnt[1]),
        .O(\gen_master_slots[0].w_issuing_cnt_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \gen_master_slots[0].w_issuing_cnt[2]_i_1 
       (.I0(\gen_master_slots[0].w_issuing_cnt[3]_i_5_n_0 ),
        .I1(w_issuing_cnt[0]),
        .I2(w_issuing_cnt[1]),
        .I3(w_issuing_cnt[2]),
        .O(\gen_master_slots[0].w_issuing_cnt_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_master_slots[0].w_issuing_cnt[3]_i_2 
       (.I0(w_issuing_cnt[1]),
        .I1(\gen_master_slots[0].w_issuing_cnt[3]_i_5_n_0 ),
        .I2(w_issuing_cnt[0]),
        .I3(w_issuing_cnt[3]),
        .I4(w_issuing_cnt[2]),
        .O(\gen_master_slots[0].w_issuing_cnt_reg[3] [2]));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    \gen_master_slots[0].w_issuing_cnt[3]_i_5 
       (.I0(\gen_master_slots[1].w_issuing_cnt[11]_i_6_n_0 ),
        .I1(aa_mi_awtarget_hot[0]),
        .I2(m_axi_awready[0]),
        .I3(s_axi_bready),
        .I4(p_80_out),
        .I5(chosen[0]),
        .O(\gen_master_slots[0].w_issuing_cnt[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \gen_master_slots[1].w_issuing_cnt[10]_i_1 
       (.I0(\gen_master_slots[1].w_issuing_cnt[11]_i_5_n_0 ),
        .I1(w_issuing_cnt[4]),
        .I2(w_issuing_cnt[5]),
        .I3(w_issuing_cnt[6]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_master_slots[1].w_issuing_cnt[11]_i_2 
       (.I0(w_issuing_cnt[5]),
        .I1(\gen_master_slots[1].w_issuing_cnt[11]_i_5_n_0 ),
        .I2(w_issuing_cnt[4]),
        .I3(w_issuing_cnt[7]),
        .I4(w_issuing_cnt[6]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    \gen_master_slots[1].w_issuing_cnt[11]_i_5 
       (.I0(\gen_master_slots[1].w_issuing_cnt[11]_i_6_n_0 ),
        .I1(aa_mi_awtarget_hot[1]),
        .I2(m_axi_awready[1]),
        .I3(s_axi_bready),
        .I4(p_60_out),
        .I5(chosen[1]),
        .O(\gen_master_slots[1].w_issuing_cnt[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_master_slots[1].w_issuing_cnt[11]_i_6 
       (.I0(m_ready_d[1]),
        .I1(aa_sa_awvalid),
        .O(\gen_master_slots[1].w_issuing_cnt[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_master_slots[1].w_issuing_cnt[9]_i_1 
       (.I0(w_issuing_cnt[4]),
        .I1(\gen_master_slots[1].w_issuing_cnt[11]_i_5_n_0 ),
        .I2(w_issuing_cnt[5]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFFEAAAA)) 
    \m_ready_d[0]_i_1 
       (.I0(m_ready_d[0]),
        .I1(aa_mi_awtarget_hot[1]),
        .I2(aa_mi_awtarget_hot[0]),
        .I3(aa_mi_awtarget_hot[2]),
        .I4(aa_sa_awvalid),
        .I5(aresetn_d_reg),
        .O(\m_ready_d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h0000C8C0)) 
    \m_ready_d[1]_i_1 
       (.I0(aa_sa_awvalid),
        .I1(aresetn_d),
        .I2(m_ready_d[1]),
        .I3(mi_awready_mux__1),
        .I4(s_ready_i0__1),
        .O(\m_ready_d[1]_i_1_n_0 ));
  FDRE \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_11_wdata_router" *) 
module zynq_bd_axi_crossbar_v2_1_11_wdata_router
   (ss_wr_awready,
    s_axi_wready,
    m_axi_wvalid,
    \gen_axi.write_cs_reg[1] ,
    write_cs0__0,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    aclk,
    D,
    SR,
    match,
    m_ready_d,
    s_axi_awvalid,
    m_axi_wready,
    p_14_in,
    s_axi_wlast,
    s_axi_wvalid,
    \gen_axi.write_cs_reg[1]_0 ,
    ss_wr_awvalid);
  output ss_wr_awready;
  output [0:0]s_axi_wready;
  output [1:0]m_axi_wvalid;
  output \gen_axi.write_cs_reg[1] ;
  output write_cs0__0;
  input [0:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  input aclk;
  input [0:0]D;
  input [0:0]SR;
  input match;
  input [0:0]m_ready_d;
  input [0:0]s_axi_awvalid;
  input [1:0]m_axi_wready;
  input p_14_in;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wvalid;
  input [0:0]\gen_axi.write_cs_reg[1]_0 ;
  input ss_wr_awvalid;

  wire [0:0]D;
  wire [0:0]SR;
  wire aclk;
  wire \gen_axi.write_cs_reg[1] ;
  wire [0:0]\gen_axi.write_cs_reg[1]_0 ;
  wire [0:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  wire [1:0]m_axi_wready;
  wire [1:0]m_axi_wvalid;
  wire [0:0]m_ready_d;
  wire match;
  wire p_14_in;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire ss_wr_awready;
  wire ss_wr_awvalid;
  wire write_cs0__0;

  zynq_bd_axi_data_fifo_v2_1_9_axic_reg_srl_fifo wrouter_aw_fifo
       (.D(D),
        .SR(SR),
        .aclk(aclk),
        .\gen_axi.write_cs_reg[1] (\gen_axi.write_cs_reg[1] ),
        .\gen_axi.write_cs_reg[1]_0 (\gen_axi.write_cs_reg[1]_0 ),
        .\gen_no_arbiter.s_ready_i_reg[0] (\gen_no_arbiter.s_ready_i_reg[0] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d),
        .match(match),
        .p_14_in(p_14_in),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .ss_wr_awready(ss_wr_awready),
        .ss_wr_awvalid(ss_wr_awvalid),
        .write_cs0__0(write_cs0__0));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_9_axic_reg_srl_fifo" *) 
module zynq_bd_axi_data_fifo_v2_1_9_axic_reg_srl_fifo
   (ss_wr_awready,
    s_axi_wready,
    m_axi_wvalid,
    \gen_axi.write_cs_reg[1] ,
    write_cs0__0,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    aclk,
    D,
    SR,
    match,
    m_ready_d,
    s_axi_awvalid,
    m_axi_wready,
    p_14_in,
    s_axi_wlast,
    s_axi_wvalid,
    \gen_axi.write_cs_reg[1]_0 ,
    ss_wr_awvalid);
  output ss_wr_awready;
  output [0:0]s_axi_wready;
  output [1:0]m_axi_wvalid;
  output \gen_axi.write_cs_reg[1] ;
  output write_cs0__0;
  input [0:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  input aclk;
  input [0:0]D;
  input [0:0]SR;
  input match;
  input [0:0]m_ready_d;
  input [0:0]s_axi_awvalid;
  input [1:0]m_axi_wready;
  input p_14_in;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wvalid;
  input [0:0]\gen_axi.write_cs_reg[1]_0 ;
  input ss_wr_awvalid;

  wire [0:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire aclk;
  wire areset_d1;
  wire [2:0]fifoaddr;
  wire \gen_axi.write_cs_reg[1] ;
  wire [0:0]\gen_axi.write_cs_reg[1]_0 ;
  wire [0:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  wire \gen_rep[0].fifoaddr[0]_i_1_n_0 ;
  wire \gen_rep[0].fifoaddr[1]_i_1_n_0 ;
  wire \gen_rep[0].fifoaddr[2]_i_1_n_0 ;
  wire \gen_srls[0].gen_rep[0].srl_nx1_n_0 ;
  wire \gen_srls[0].gen_rep[1].srl_nx1_n_1 ;
  wire load_s1;
  wire m_aready__1;
  wire m_avalid;
  wire [1:0]m_axi_wready;
  wire [1:0]m_axi_wvalid;
  wire [0:0]m_ready_d;
  wire m_valid_i__0;
  wire m_valid_i_n_0;
  wire match;
  wire p_0_in5_out;
  (* RTL_KEEP = "yes" *) wire p_0_in8_in;
  wire p_14_in;
  (* RTL_KEEP = "yes" *) wire p_9_in;
  wire push;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i_i_1_n_0;
  wire s_ready_i_i_2_n_0;
  wire ss_wr_awready;
  wire ss_wr_awvalid;
  wire [1:0]storage_data1;
  wire storage_data11;
  wire \storage_data1[0]_i_1_n_0 ;
  wire write_cs0__0;

  LUT5 #(
    .INIT(32'h008A0000)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(m_aready__1),
        .I1(m_ready_d),
        .I2(s_axi_awvalid),
        .I3(p_9_in),
        .I4(p_0_in8_in),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_awvalid),
        .I1(m_ready_d),
        .I2(p_9_in),
        .I3(p_0_in5_out),
        .I4(p_0_in8_in),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB0B0B0BF)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(m_ready_d),
        .I1(s_axi_awvalid),
        .I2(p_9_in),
        .I3(p_0_in5_out),
        .I4(p_0_in8_in),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF488F488F488)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(m_aready__1),
        .I1(p_0_in8_in),
        .I2(p_9_in),
        .I3(ss_wr_awvalid),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(p_0_in5_out),
        .O(m_valid_i__0));
  LUT5 #(
    .INIT(32'h00007500)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(m_aready__1),
        .I1(m_ready_d),
        .I2(s_axi_awvalid),
        .I3(p_0_in8_in),
        .I4(p_9_in),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(p_9_in),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\FSM_onehot_state[3]_i_2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_d1));
  FDRE areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(SR),
        .Q(areset_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \gen_axi.s_axi_wready_i_i_2 
       (.I0(storage_data1[0]),
        .I1(storage_data1[1]),
        .I2(s_axi_wlast),
        .I3(s_axi_wvalid),
        .I4(m_avalid),
        .O(write_cs0__0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_axi.write_cs[1]_i_2 
       (.I0(m_avalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_wlast),
        .I3(storage_data1[1]),
        .I4(storage_data1[0]),
        .I5(\gen_axi.write_cs_reg[1]_0 ),
        .O(\gen_axi.write_cs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gen_rep[0].fifoaddr[0]_i_1 
       (.I0(storage_data11),
        .I1(push),
        .I2(fifoaddr[0]),
        .O(\gen_rep[0].fifoaddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \gen_rep[0].fifoaddr[1]_i_1 
       (.I0(fifoaddr[0]),
        .I1(push),
        .I2(storage_data11),
        .I3(fifoaddr[1]),
        .O(\gen_rep[0].fifoaddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \gen_rep[0].fifoaddr[2]_i_1 
       (.I0(fifoaddr[0]),
        .I1(fifoaddr[1]),
        .I2(push),
        .I3(storage_data11),
        .I4(fifoaddr[2]),
        .O(\gen_rep[0].fifoaddr[2]_i_1_n_0 ));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[0]_i_1_n_0 ),
        .Q(fifoaddr[0]),
        .S(SR));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[1]_i_1_n_0 ),
        .Q(fifoaddr[1]),
        .S(SR));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_rep[0].fifoaddr[2]_i_1_n_0 ),
        .Q(fifoaddr[2]),
        .S(SR));
  zynq_bd_axi_data_fifo_v2_1_9_ndeep_srl__parameterized0 \gen_srls[0].gen_rep[0].srl_nx1 
       (.aclk(aclk),
        .fifoaddr(fifoaddr),
        .\gen_no_arbiter.s_ready_i_reg[0] (\gen_no_arbiter.s_ready_i_reg[0] ),
        .push(push),
        .\storage_data1_reg[0] (\gen_srls[0].gen_rep[0].srl_nx1_n_0 ));
  zynq_bd_axi_data_fifo_v2_1_9_ndeep_srl__parameterized1 \gen_srls[0].gen_rep[1].srl_nx1 
       (.D(D),
        .aclk(aclk),
        .fifoaddr(fifoaddr),
        .load_s1(load_s1),
        .m_aready__1(m_aready__1),
        .m_avalid(m_avalid),
        .m_axi_wready(m_axi_wready),
        .m_ready_d(m_ready_d),
        .match(match),
        .out0({p_0_in8_in,\FSM_onehot_state_reg_n_0_[3] }),
        .p_14_in(p_14_in),
        .push(push),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid),
        .ss_wr_awready(ss_wr_awready),
        .storage_data1(storage_data1),
        .\storage_data1_reg[1] (\gen_srls[0].gen_rep[1].srl_nx1_n_1 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \m_axi_wvalid[0]_INST_0 
       (.I0(storage_data1[1]),
        .I1(storage_data1[0]),
        .I2(s_axi_wvalid),
        .I3(m_avalid),
        .O(m_axi_wvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \m_axi_wvalid[1]_INST_0 
       (.I0(storage_data1[1]),
        .I1(storage_data1[0]),
        .I2(s_axi_wvalid),
        .I3(m_avalid),
        .O(m_axi_wvalid[1]));
  LUT6 #(
    .INIT(64'hFFFFF400F400F400)) 
    m_valid_i
       (.I0(m_aready__1),
        .I1(p_0_in8_in),
        .I2(p_9_in),
        .I3(ss_wr_awvalid),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(p_0_in5_out),
        .O(m_valid_i_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    m_valid_i_i_3
       (.I0(storage_data11),
        .I1(fifoaddr[2]),
        .I2(fifoaddr[1]),
        .I3(fifoaddr[0]),
        .I4(push),
        .O(p_0_in5_out));
  LUT2 #(
    .INIT(4'h8)) 
    m_valid_i_i_5
       (.I0(m_aready__1),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(storage_data11));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(m_valid_i_n_0),
        .Q(m_avalid),
        .R(areset_d1));
  LUT6 #(
    .INIT(64'h20AA202220882000)) 
    \s_axi_wready[0]_INST_0 
       (.I0(m_avalid),
        .I1(storage_data1[1]),
        .I2(m_axi_wready[1]),
        .I3(storage_data1[0]),
        .I4(p_14_in),
        .I5(m_axi_wready[0]),
        .O(s_axi_wready));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFAAAA)) 
    s_ready_i_i_1
       (.I0(areset_d1),
        .I1(s_ready_i_i_2_n_0),
        .I2(fifoaddr[2]),
        .I3(fifoaddr[1]),
        .I4(storage_data11),
        .I5(ss_wr_awready),
        .O(s_ready_i_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_ready_i_i_2
       (.I0(fifoaddr[0]),
        .I1(push),
        .O(s_ready_i_i_2_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(ss_wr_awready),
        .R(SR));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storage_data1[0]_i_1 
       (.I0(\gen_srls[0].gen_rep[0].srl_nx1_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I3(load_s1),
        .I4(storage_data1[0]),
        .O(\storage_data1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0FCA0A0A0ECA0A0)) 
    \storage_data1[1]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(p_9_in),
        .I2(m_aready__1),
        .I3(m_ready_d),
        .I4(s_axi_awvalid),
        .I5(p_0_in8_in),
        .O(load_s1));
  FDRE \storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\storage_data1[0]_i_1_n_0 ),
        .Q(storage_data1[0]),
        .R(1'b0));
  FDRE \storage_data1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_srls[0].gen_rep[1].srl_nx1_n_1 ),
        .Q(storage_data1[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_9_ndeep_srl" *) 
module zynq_bd_axi_data_fifo_v2_1_9_ndeep_srl__parameterized0
   (\storage_data1_reg[0] ,
    push,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    fifoaddr,
    aclk);
  output \storage_data1_reg[0] ;
  input push;
  input [0:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  input [2:0]fifoaddr;
  input aclk;

  wire aclk;
  wire [2:0]fifoaddr;
  wire [0:0]\gen_no_arbiter.s_ready_i_reg[0] ;
  wire push;
  wire \storage_data1_reg[0] ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* srl_bus_name = "axi_mem_intercon/xbar/inst/\gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls " *) 
  (* srl_name = "axi_mem_intercon/xbar/inst/\gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst 
       (.A0(fifoaddr[0]),
        .A1(fifoaddr[1]),
        .A2(fifoaddr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(aclk),
        .D(\gen_no_arbiter.s_ready_i_reg[0] ),
        .Q(\storage_data1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_9_ndeep_srl" *) 
module zynq_bd_axi_data_fifo_v2_1_9_ndeep_srl__parameterized1
   (push,
    \storage_data1_reg[1] ,
    m_aready__1,
    D,
    fifoaddr,
    aclk,
    match,
    out0,
    load_s1,
    storage_data1,
    ss_wr_awready,
    m_ready_d,
    s_axi_awvalid,
    s_axi_wlast,
    m_avalid,
    s_axi_wvalid,
    m_axi_wready,
    p_14_in);
  output push;
  output \storage_data1_reg[1] ;
  output m_aready__1;
  input [0:0]D;
  input [2:0]fifoaddr;
  input aclk;
  input match;
  input [1:0]out0;
  input load_s1;
  input [1:0]storage_data1;
  input ss_wr_awready;
  input [0:0]m_ready_d;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_wlast;
  input m_avalid;
  input [0:0]s_axi_wvalid;
  input [1:0]m_axi_wready;
  input p_14_in;

  wire [0:0]D;
  wire aclk;
  wire [2:0]fifoaddr;
  wire load_s1;
  wire m_aready0__1;
  wire m_aready__1;
  wire m_avalid;
  wire [1:0]m_axi_wready;
  wire [0:0]m_ready_d;
  wire match;
  wire [1:0]out0;
  wire p_14_in;
  wire p_2_out;
  wire push;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wvalid;
  wire ss_wr_awready;
  wire [1:0]storage_data1;
  wire \storage_data1_reg[1] ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* srl_bus_name = "axi_mem_intercon/xbar/inst/\gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls " *) 
  (* srl_name = "axi_mem_intercon/xbar/inst/\gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst 
       (.A0(fifoaddr[0]),
        .A1(fifoaddr[1]),
        .A2(fifoaddr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(aclk),
        .D(D),
        .Q(p_2_out));
  LUT6 #(
    .INIT(64'h08000F0008000800)) 
    \gen_primitive_shifter.gen_srls[0].srl_inst_i_1 
       (.I0(out0[0]),
        .I1(ss_wr_awready),
        .I2(m_ready_d),
        .I3(s_axi_awvalid),
        .I4(m_aready__1),
        .I5(out0[1]),
        .O(push));
  LUT4 #(
    .INIT(16'h8000)) 
    m_valid_i_i_1__4
       (.I0(s_axi_wlast),
        .I1(m_avalid),
        .I2(s_axi_wvalid),
        .I3(m_aready0__1),
        .O(m_aready__1));
  LUT5 #(
    .INIT(32'h0C0CFA0A)) 
    m_valid_i_i_4
       (.I0(m_axi_wready[0]),
        .I1(p_14_in),
        .I2(storage_data1[0]),
        .I3(m_axi_wready[1]),
        .I4(storage_data1[1]),
        .O(m_aready0__1));
  LUT5 #(
    .INIT(32'hC5FFC500)) 
    \storage_data1[1]_i_1 
       (.I0(match),
        .I1(p_2_out),
        .I2(out0[0]),
        .I3(load_s1),
        .I4(storage_data1[1]),
        .O(\storage_data1_reg[1] ));
endmodule

(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "1" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_DOUT_DEFAULT = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_FAMILY = "zynq" *) (* C_GPIO2_WIDTH = "32" *) (* C_GPIO_WIDTH = "4" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "0" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "-1" *) (* C_TRI_DEFAULT_2 = "-1" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module zynq_bd_axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* max_fanout = "10000" *) (* sigis = "Clk" *) input s_axi_aclk;
  (* max_fanout = "10000" *) (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [3:0]gpio_io_i;
  output [3:0]gpio_io_o;
  output [3:0]gpio_io_t;
  input [31:0]gpio2_io_i;
  output [31:0]gpio2_io_o;
  output [31:0]gpio2_io_t;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_IPIF_I_n_10;
  wire AXI_LITE_IPIF_I_n_11;
  wire AXI_LITE_IPIF_I_n_12;
  wire AXI_LITE_IPIF_I_n_17;
  wire AXI_LITE_IPIF_I_n_6;
  wire AXI_LITE_IPIF_I_n_7;
  wire [0:3]DBus_Reg;
  wire [28:28]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [0:3]gpio_Data_In;
  wire gpio_core_1_n_7;
  wire [3:0]gpio_io_i;
  wire [3:0]gpio_io_o;
  wire [3:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire [28:31]ip2bus_data;
  wire [28:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) (* sigis = "Clk" *) wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) (* sigis = "Rst" *) wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [3:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign gpio2_io_o[31] = \<const0> ;
  assign gpio2_io_o[30] = \<const0> ;
  assign gpio2_io_o[29] = \<const0> ;
  assign gpio2_io_o[28] = \<const0> ;
  assign gpio2_io_o[27] = \<const0> ;
  assign gpio2_io_o[26] = \<const0> ;
  assign gpio2_io_o[25] = \<const0> ;
  assign gpio2_io_o[24] = \<const0> ;
  assign gpio2_io_o[23] = \<const0> ;
  assign gpio2_io_o[22] = \<const0> ;
  assign gpio2_io_o[21] = \<const0> ;
  assign gpio2_io_o[20] = \<const0> ;
  assign gpio2_io_o[19] = \<const0> ;
  assign gpio2_io_o[18] = \<const0> ;
  assign gpio2_io_o[17] = \<const0> ;
  assign gpio2_io_o[16] = \<const0> ;
  assign gpio2_io_o[15] = \<const0> ;
  assign gpio2_io_o[14] = \<const0> ;
  assign gpio2_io_o[13] = \<const0> ;
  assign gpio2_io_o[12] = \<const0> ;
  assign gpio2_io_o[11] = \<const0> ;
  assign gpio2_io_o[10] = \<const0> ;
  assign gpio2_io_o[9] = \<const0> ;
  assign gpio2_io_o[8] = \<const0> ;
  assign gpio2_io_o[7] = \<const0> ;
  assign gpio2_io_o[6] = \<const0> ;
  assign gpio2_io_o[5] = \<const0> ;
  assign gpio2_io_o[4] = \<const0> ;
  assign gpio2_io_o[3] = \<const0> ;
  assign gpio2_io_o[2] = \<const0> ;
  assign gpio2_io_o[1] = \<const0> ;
  assign gpio2_io_o[0] = \<const0> ;
  assign gpio2_io_t[31] = \<const1> ;
  assign gpio2_io_t[30] = \<const1> ;
  assign gpio2_io_t[29] = \<const1> ;
  assign gpio2_io_t[28] = \<const1> ;
  assign gpio2_io_t[27] = \<const1> ;
  assign gpio2_io_t[26] = \<const1> ;
  assign gpio2_io_t[25] = \<const1> ;
  assign gpio2_io_t[24] = \<const1> ;
  assign gpio2_io_t[23] = \<const1> ;
  assign gpio2_io_t[22] = \<const1> ;
  assign gpio2_io_t[21] = \<const1> ;
  assign gpio2_io_t[20] = \<const1> ;
  assign gpio2_io_t[19] = \<const1> ;
  assign gpio2_io_t[18] = \<const1> ;
  assign gpio2_io_t[17] = \<const1> ;
  assign gpio2_io_t[16] = \<const1> ;
  assign gpio2_io_t[15] = \<const1> ;
  assign gpio2_io_t[14] = \<const1> ;
  assign gpio2_io_t[13] = \<const1> ;
  assign gpio2_io_t[12] = \<const1> ;
  assign gpio2_io_t[11] = \<const1> ;
  assign gpio2_io_t[10] = \<const1> ;
  assign gpio2_io_t[9] = \<const1> ;
  assign gpio2_io_t[8] = \<const1> ;
  assign gpio2_io_t[7] = \<const1> ;
  assign gpio2_io_t[6] = \<const1> ;
  assign gpio2_io_t[5] = \<const1> ;
  assign gpio2_io_t[4] = \<const1> ;
  assign gpio2_io_t[3] = \<const1> ;
  assign gpio2_io_t[2] = \<const1> ;
  assign gpio2_io_t[1] = \<const1> ;
  assign gpio2_io_t[0] = \<const1> ;
  assign ip2intc_irpt = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3:0] = \^s_axi_rdata [3:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  zynq_bd_axi_lite_ipif AXI_LITE_IPIF_I
       (.D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3]}),
        .E(AXI_LITE_IPIF_I_n_6),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (s_axi_arready),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (s_axi_wready),
        .\Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] (AXI_LITE_IPIF_I_n_17),
        .\Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] (AXI_LITE_IPIF_I_n_10),
        .\Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] (AXI_LITE_IPIF_I_n_11),
        .\Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] (AXI_LITE_IPIF_I_n_12),
        .\Not_Dual.gpio_OE_reg[0] (AXI_LITE_IPIF_I_n_7),
        .Q({gpio_Data_In[0],gpio_Data_In[1],gpio_Data_In[2],gpio_Data_In[3]}),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .\ip2bus_data_i_D1_reg[28] ({ip2bus_data_i_D1[28],ip2bus_data_i_D1[29],ip2bus_data_i_D1[30],ip2bus_data_i_D1[31]}),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[31:28],s_axi_wdata[3:0]}),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  zynq_bd_GPIO_Core gpio_core_1
       (.D({ip2bus_data[28],ip2bus_data[29],ip2bus_data[30],ip2bus_data[31]}),
        .E(AXI_LITE_IPIF_I_n_6),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] ({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3]}),
        .\Not_Dual.gpio_Data_In_reg[1]_0 (AXI_LITE_IPIF_I_n_10),
        .\Not_Dual.gpio_Data_In_reg[2]_0 (AXI_LITE_IPIF_I_n_11),
        .\Not_Dual.gpio_Data_In_reg[3]_0 (AXI_LITE_IPIF_I_n_12),
        .Q({gpio_Data_In[0],gpio_Data_In[1],gpio_Data_In[2],gpio_Data_In[3]}),
        .SS(bus2ip_reset),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_rnw(bus2ip_rnw),
        .bus2ip_rnw_i_reg(AXI_LITE_IPIF_I_n_17),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i_D1_reg(gpio_core_1_n_7),
        .rst_reg(AXI_LITE_IPIF_I_n_7),
        .s_axi_aclk(s_axi_aclk));
  FDRE \ip2bus_data_i_D1_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[28]),
        .Q(ip2bus_data_i_D1[28]),
        .R(bus2ip_reset));
  FDRE \ip2bus_data_i_D1_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[29]),
        .Q(ip2bus_data_i_D1[29]),
        .R(bus2ip_reset));
  FDRE \ip2bus_data_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[30]),
        .Q(ip2bus_data_i_D1[30]),
        .R(bus2ip_reset));
  FDRE \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(bus2ip_reset));
  FDRE ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(bus2ip_reset));
  FDRE ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_core_1_n_7),
        .Q(ip2bus_wrack_i_D1),
        .R(bus2ip_reset));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module zynq_bd_axi_lite_ipif
   (bus2ip_reset,
    bus2ip_rnw,
    bus2ip_cs,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    E,
    \Not_Dual.gpio_OE_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    GPIO_DBus_i,
    \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ,
    \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ,
    \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ,
    D,
    \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    Q,
    gpio_io_t,
    s_axi_wdata,
    gpio_xferAck_Reg,
    GPIO_xferAck_i,
    \ip2bus_data_i_D1_reg[28] );
  output bus2ip_reset;
  output bus2ip_rnw;
  output bus2ip_cs;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output [0:0]E;
  output [0:0]\Not_Dual.gpio_OE_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [0:0]GPIO_DBus_i;
  output \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ;
  output \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ;
  output \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ;
  output [3:0]D;
  output \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  output [3:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [3:0]Q;
  input [3:0]gpio_io_t;
  input [7:0]s_axi_wdata;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;
  input [3:0]\ip2bus_data_i_D1_reg[28] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  wire \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ;
  wire \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ;
  wire \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ;
  wire [0:0]\Not_Dual.gpio_OE_reg[0] ;
  wire [3:0]Q;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [3:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire [3:0]\ip2bus_data_i_D1_reg[28] ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [3:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [7:0]s_axi_wdata;
  wire s_axi_wvalid;

  zynq_bd_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .E(E),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] (\Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ),
        .\Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] (\Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ),
        .\Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] (\Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ),
        .\Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] (\Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ),
        .\Not_Dual.gpio_Data_Out_reg[0] (bus2ip_rnw),
        .\Not_Dual.gpio_OE_reg[0] (\Not_Dual.gpio_OE_reg[0] ),
        .Q(Q),
        .SR(bus2ip_reset),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .\ip2bus_data_i_D1_reg[28] (\ip2bus_data_i_D1_reg[28] ),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "12" *) 
(* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_READ = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_SUPPORTS_WRITE = "1" *) (* C_AXI_WUSER_WIDTH = "1" *) (* C_FAMILY = "zynq" *) 
(* C_IGNORE_ID = "0" *) (* C_M_AXI_PROTOCOL = "2" *) (* C_S_AXI_PROTOCOL = "0" *) 
(* C_TRANSLATION_MODE = "2" *) (* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_axi_protocol_converter" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_CONVERSION = "2" *) (* P_DECERR = "2'b11" *) (* P_INCR = "2'b01" *) 
(* P_PROTECTION = "1" *) (* P_SLVERR = "2'b10" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_axi_protocol_converter
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [11:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  input [11:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arregion;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [11:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [11:0]m_axi_wid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [11:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [11:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arregion;
  output [3:0]m_axi_arqos;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [11:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[11] = \<const0> ;
  assign m_axi_arid[10] = \<const0> ;
  assign m_axi_arid[9] = \<const0> ;
  assign m_axi_arid[8] = \<const0> ;
  assign m_axi_arid[7] = \<const0> ;
  assign m_axi_arid[6] = \<const0> ;
  assign m_axi_arid[5] = \<const0> ;
  assign m_axi_arid[4] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const1> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[11] = \<const0> ;
  assign m_axi_awid[10] = \<const0> ;
  assign m_axi_awid[9] = \<const0> ;
  assign m_axi_awid[8] = \<const0> ;
  assign m_axi_awid[7] = \<const0> ;
  assign m_axi_awid[6] = \<const0> ;
  assign m_axi_awid[5] = \<const0> ;
  assign m_axi_awid[4] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const1> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wid[11] = \<const0> ;
  assign m_axi_wid[10] = \<const0> ;
  assign m_axi_wid[9] = \<const0> ;
  assign m_axi_wid[8] = \<const0> ;
  assign m_axi_wid[7] = \<const0> ;
  assign m_axi_wid[6] = \<const0> ;
  assign m_axi_wid[5] = \<const0> ;
  assign m_axi_wid[4] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const1> ;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_wready = m_axi_wready;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s \gen_axilite.gen_b2s_conv.axilite_b2s 
       (.Q({m_axi_awprot,m_axi_awaddr[31:12]}),
        .UNCONN_OUT({m_axi_arprot,m_axi_araddr[31:12]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .in({m_axi_rresp,m_axi_rdata}),
        .m_axi_araddr(m_axi_araddr[11:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr[11:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_payload_i_reg[13] ({s_axi_bid,s_axi_bresp}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize[1:0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize[1:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .\skid_buffer_reg[46] ({s_axi_rid,s_axi_rlast,s_axi_rresp,s_axi_rdata}));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "12" *) 
(* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_READ = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_SUPPORTS_WRITE = "1" *) (* C_AXI_WUSER_WIDTH = "1" *) (* C_FAMILY = "zynq" *) 
(* C_IGNORE_ID = "0" *) (* C_M_AXI_PROTOCOL = "0" *) (* C_S_AXI_PROTOCOL = "1" *) 
(* C_TRANSLATION_MODE = "2" *) (* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_axi_protocol_converter" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_CONVERSION = "2" *) (* P_DECERR = "2'b11" *) (* P_INCR = "2'b01" *) 
(* P_PROTECTION = "1" *) (* P_SLVERR = "2'b10" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_axi_protocol_converter__parameterized0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [11:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [3:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  input [11:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [3:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arregion;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [11:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [11:0]m_axi_wid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [11:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [11:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arregion;
  output [3:0]m_axi_arqos;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [11:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;

  wire \<const0> ;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [11:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [1:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_aruser;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;

  assign m_axi_araddr[31:0] = s_axi_araddr;
  assign m_axi_arburst[1:0] = s_axi_arburst;
  assign m_axi_arcache[3:0] = s_axi_arcache;
  assign m_axi_arid[11:0] = s_axi_arid;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3:0] = s_axi_arlen;
  assign m_axi_arlock[0] = s_axi_arlock[0];
  assign m_axi_arprot[2:0] = s_axi_arprot;
  assign m_axi_arqos[3:0] = s_axi_arqos;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2:0] = s_axi_arsize;
  assign m_axi_aruser[0] = s_axi_aruser;
  assign m_axi_arvalid = s_axi_arvalid;
  assign m_axi_awaddr[31:0] = s_axi_awaddr;
  assign m_axi_awburst[1:0] = s_axi_awburst;
  assign m_axi_awcache[3:0] = s_axi_awcache;
  assign m_axi_awid[11:0] = s_axi_awid;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3:0] = s_axi_awlen;
  assign m_axi_awlock[0] = s_axi_awlock[0];
  assign m_axi_awprot[2:0] = s_axi_awprot;
  assign m_axi_awqos[3:0] = s_axi_awqos;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2:0] = s_axi_awsize;
  assign m_axi_awuser[0] = s_axi_awuser;
  assign m_axi_awvalid = s_axi_awvalid;
  assign m_axi_bready = s_axi_bready;
  assign m_axi_rready = s_axi_rready;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wid[11] = \<const0> ;
  assign m_axi_wid[10] = \<const0> ;
  assign m_axi_wid[9] = \<const0> ;
  assign m_axi_wid[8] = \<const0> ;
  assign m_axi_wid[7] = \<const0> ;
  assign m_axi_wid[6] = \<const0> ;
  assign m_axi_wid[5] = \<const0> ;
  assign m_axi_wid[4] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = s_axi_wlast;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wuser[0] = s_axi_wuser;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_arready = m_axi_arready;
  assign s_axi_awready = m_axi_awready;
  assign s_axi_bid[11:0] = m_axi_bid;
  assign s_axi_bresp[1:0] = m_axi_bresp;
  assign s_axi_buser[0] = m_axi_buser;
  assign s_axi_bvalid = m_axi_bvalid;
  assign s_axi_rdata[31:0] = m_axi_rdata;
  assign s_axi_rid[11:0] = m_axi_rid;
  assign s_axi_rlast = m_axi_rlast;
  assign s_axi_rresp[1:0] = m_axi_rresp;
  assign s_axi_ruser[0] = m_axi_ruser;
  assign s_axi_rvalid = m_axi_rvalid;
  assign s_axi_wready = m_axi_wready;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s
   (s_axi_rvalid,
    s_axi_awready,
    Q,
    s_axi_arready,
    UNCONN_OUT,
    s_axi_bvalid,
    \m_payload_i_reg[13] ,
    \skid_buffer_reg[46] ,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_araddr,
    m_axi_arready,
    s_axi_rready,
    s_axi_awvalid,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    m_axi_bresp,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_awready,
    m_axi_bvalid,
    m_axi_rvalid,
    s_axi_bready,
    s_axi_arvalid,
    aresetn);
  output s_axi_rvalid;
  output s_axi_awready;
  output [22:0]Q;
  output s_axi_arready;
  output [22:0]UNCONN_OUT;
  output s_axi_bvalid;
  output [13:0]\m_payload_i_reg[13] ;
  output [46:0]\skid_buffer_reg[46] ;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input m_axi_arready;
  input s_axi_rready;
  input s_axi_awvalid;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [1:0]m_axi_bresp;
  input [11:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input m_axi_awready;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input aresetn;

  wire [11:4]C;
  wire [22:0]Q;
  wire \RD.ar_channel_0_n_10 ;
  wire \RD.ar_channel_0_n_11 ;
  wire \RD.ar_channel_0_n_12 ;
  wire \RD.ar_channel_0_n_44 ;
  wire \RD.ar_channel_0_n_45 ;
  wire \RD.ar_channel_0_n_46 ;
  wire \RD.ar_channel_0_n_47 ;
  wire \RD.ar_channel_0_n_5 ;
  wire \RD.r_channel_0_n_0 ;
  wire \RD.r_channel_0_n_1 ;
  wire SI_REG_n_124;
  wire SI_REG_n_125;
  wire SI_REG_n_129;
  wire SI_REG_n_130;
  wire SI_REG_n_131;
  wire SI_REG_n_132;
  wire SI_REG_n_134;
  wire SI_REG_n_137;
  wire SI_REG_n_141;
  wire SI_REG_n_142;
  wire SI_REG_n_143;
  wire SI_REG_n_144;
  wire SI_REG_n_145;
  wire SI_REG_n_146;
  wire SI_REG_n_147;
  wire SI_REG_n_148;
  wire SI_REG_n_149;
  wire SI_REG_n_150;
  wire SI_REG_n_151;
  wire SI_REG_n_152;
  wire SI_REG_n_153;
  wire SI_REG_n_154;
  wire SI_REG_n_155;
  wire SI_REG_n_156;
  wire SI_REG_n_157;
  wire SI_REG_n_158;
  wire SI_REG_n_159;
  wire SI_REG_n_160;
  wire SI_REG_n_161;
  wire SI_REG_n_162;
  wire SI_REG_n_163;
  wire SI_REG_n_172;
  wire SI_REG_n_173;
  wire SI_REG_n_174;
  wire SI_REG_n_175;
  wire SI_REG_n_176;
  wire SI_REG_n_177;
  wire SI_REG_n_178;
  wire SI_REG_n_179;
  wire SI_REG_n_180;
  wire SI_REG_n_181;
  wire SI_REG_n_182;
  wire SI_REG_n_183;
  wire SI_REG_n_184;
  wire SI_REG_n_185;
  wire SI_REG_n_186;
  wire SI_REG_n_187;
  wire SI_REG_n_188;
  wire SI_REG_n_189;
  wire SI_REG_n_20;
  wire SI_REG_n_21;
  wire SI_REG_n_22;
  wire SI_REG_n_23;
  wire SI_REG_n_78;
  wire SI_REG_n_79;
  wire SI_REG_n_80;
  wire SI_REG_n_81;
  wire [22:0]UNCONN_OUT;
  wire \WR.aw_channel_0_n_47 ;
  wire \WR.aw_channel_0_n_48 ;
  wire \WR.aw_channel_0_n_49 ;
  wire \WR.aw_channel_0_n_5 ;
  wire \WR.aw_channel_0_n_50 ;
  wire \WR.aw_channel_0_n_9 ;
  wire \WR.b_channel_0_n_1 ;
  wire \WR.b_channel_0_n_2 ;
  wire aclk;
  wire \ar_pipe/m_valid_i0 ;
  wire \ar_pipe/p_1_in ;
  wire areset_d1;
  wire areset_d1_i_1_n_0;
  wire aresetn;
  wire [1:0]\aw_cmd_fsm_0/state ;
  wire [11:0]b_awid;
  wire [7:0]b_awlen;
  wire b_push;
  wire [3:0]\cmd_translator_0/incr_cmd_0/axaddr_incr_reg ;
  wire [3:0]\cmd_translator_0/incr_cmd_0/axaddr_incr_reg_3 ;
  wire \cmd_translator_0/incr_cmd_0/sel_first ;
  wire \cmd_translator_0/incr_cmd_0/sel_first_2 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ;
  wire [3:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ;
  wire [3:1]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ;
  wire [2:1]\cmd_translator_0/wrap_cmd_0/wrap_second_len ;
  wire [2:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [13:0]\m_payload_i_reg[13] ;
  wire r_rlast;
  wire [11:0]s_arid;
  wire [11:0]s_arid_r;
  wire [11:0]s_awid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire shandshake;
  wire [11:0]si_rs_araddr;
  wire [1:1]si_rs_arburst;
  wire [3:0]si_rs_arlen;
  wire [1:0]si_rs_arsize;
  wire si_rs_arvalid;
  wire [11:0]si_rs_awaddr;
  wire [1:1]si_rs_awburst;
  wire [3:0]si_rs_awlen;
  wire [1:0]si_rs_awsize;
  wire si_rs_awvalid;
  wire [11:0]si_rs_bid;
  wire si_rs_bready;
  wire [1:0]si_rs_bresp;
  wire si_rs_bvalid;
  wire [31:0]si_rs_rdata;
  wire [11:0]si_rs_rid;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [1:0]si_rs_rresp;
  wire [46:0]\skid_buffer_reg[46] ;

  zynq_bd_axi_protocol_converter_v2_1_10_b2s_ar_channel \RD.ar_channel_0 
       (.CO(SI_REG_n_185),
        .D(\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .E(\ar_pipe/p_1_in ),
        .O({SI_REG_n_186,SI_REG_n_187,SI_REG_n_188,SI_REG_n_189}),
        .Q(\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ),
        .S({\RD.ar_channel_0_n_44 ,\RD.ar_channel_0_n_45 ,\RD.ar_channel_0_n_46 ,\RD.ar_channel_0_n_47 }),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset [0]),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_offset_r_reg[3]_0 (SI_REG_n_137),
        .\bus2ip_addr_i_reg[3] (\cmd_translator_0/incr_cmd_0/axaddr_incr_reg ),
        .\cnt_read_reg[1]_rep__0 (\RD.r_channel_0_n_1 ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[0] (\RD.ar_channel_0_n_11 ),
        .\m_payload_i_reg[0]_0 (\RD.ar_channel_0_n_12 ),
        .\m_payload_i_reg[11] ({SI_REG_n_181,SI_REG_n_182,SI_REG_n_183,SI_REG_n_184}),
        .\m_payload_i_reg[35] (SI_REG_n_141),
        .\m_payload_i_reg[35]_0 (SI_REG_n_142),
        .\m_payload_i_reg[38] (SI_REG_n_163),
        .\m_payload_i_reg[3] (SI_REG_n_161),
        .\m_payload_i_reg[3]_0 ({SI_REG_n_177,SI_REG_n_178,SI_REG_n_179,SI_REG_n_180}),
        .\m_payload_i_reg[46] (SI_REG_n_145),
        .\m_payload_i_reg[47] (SI_REG_n_143),
        .\m_payload_i_reg[47]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset [3:1]),
        .\m_payload_i_reg[48] (SI_REG_n_144),
        .\m_payload_i_reg[64] ({s_arid,SI_REG_n_78,SI_REG_n_79,SI_REG_n_80,SI_REG_n_81,si_rs_arlen,si_rs_arburst,si_rs_arsize,si_rs_araddr}),
        .\m_payload_i_reg[6] ({SI_REG_n_154,SI_REG_n_155,SI_REG_n_156,SI_REG_n_157,SI_REG_n_158,SI_REG_n_159,SI_REG_n_160}),
        .m_valid_i0(\ar_pipe/m_valid_i0 ),
        .\r_arid_r_reg[11] (s_arid_r),
        .r_push_r_reg(\RD.ar_channel_0_n_10 ),
        .r_rlast(r_rlast),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_axi_arready),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first ),
        .si_rs_arvalid(si_rs_arvalid),
        .\wrap_boundary_axaddr_r_reg[11] (\RD.ar_channel_0_n_5 ),
        .\wrap_second_len_r_reg[0] (SI_REG_n_134));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s_r_channel \RD.r_channel_0 
       (.D(s_arid_r),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_valid_i_reg(\RD.r_channel_0_n_0 ),
        .out({si_rs_rresp,si_rs_rdata}),
        .r_rlast(r_rlast),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[46] ({si_rs_rid,si_rs_rlast}),
        .\state_reg[1]_rep (\RD.r_channel_0_n_1 ),
        .\state_reg[1]_rep_0 (\RD.ar_channel_0_n_10 ));
  zynq_bd_axi_register_slice_v2_1_10_axi_register_slice SI_REG
       (.CO(SI_REG_n_172),
        .D(\cmd_translator_0/wrap_cmd_0/wrap_second_len ),
        .E(\WR.aw_channel_0_n_9 ),
        .O({SI_REG_n_173,SI_REG_n_174,SI_REG_n_175,SI_REG_n_176}),
        .Q({s_awid,SI_REG_n_20,SI_REG_n_21,SI_REG_n_22,SI_REG_n_23,si_rs_awlen,si_rs_awburst,si_rs_awsize,Q,si_rs_awaddr}),
        .S({\WR.aw_channel_0_n_47 ,\WR.aw_channel_0_n_48 ,\WR.aw_channel_0_n_49 ,\WR.aw_channel_0_n_50 }),
        .aclk(aclk),
        .aresetn(aresetn),
        .axaddr_incr_reg(\cmd_translator_0/incr_cmd_0/axaddr_incr_reg_3 ),
        .\axaddr_incr_reg[11] (C),
        .\axaddr_incr_reg[11]_0 ({SI_REG_n_181,SI_REG_n_182,SI_REG_n_183,SI_REG_n_184}),
        .\axaddr_incr_reg[3] ({SI_REG_n_186,SI_REG_n_187,SI_REG_n_188,SI_REG_n_189}),
        .\axaddr_incr_reg[3]_0 (\cmd_translator_0/incr_cmd_0/axaddr_incr_reg ),
        .\axaddr_incr_reg[7] ({SI_REG_n_177,SI_REG_n_178,SI_REG_n_179,SI_REG_n_180}),
        .\axaddr_incr_reg[7]_0 (SI_REG_n_185),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [3:1]),
        .axaddr_offset_0(\cmd_translator_0/wrap_cmd_0/axaddr_offset [0]),
        .\axaddr_offset_r_reg[0] (SI_REG_n_153),
        .\axaddr_offset_r_reg[0]_0 (SI_REG_n_161),
        .\axaddr_offset_r_reg[0]_1 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [0]),
        .\axaddr_offset_r_reg[1] (SI_REG_n_129),
        .\axaddr_offset_r_reg[1]_0 (SI_REG_n_141),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset [3:1]),
        .\axaddr_offset_r_reg[3]_0 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ),
        .\axaddr_offset_r_reg[3]_1 (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ),
        .\axlen_cnt_reg[3] (SI_REG_n_130),
        .\axlen_cnt_reg[3]_0 (SI_REG_n_143),
        .b_push(b_push),
        .\bus2ip_addr_i_reg[2] (SI_REG_n_162),
        .\bus2ip_addr_i_reg[2]_0 (SI_REG_n_163),
        .\cnt_read_reg[3]_rep__2 (\RD.r_channel_0_n_0 ),
        .\cnt_read_reg[4] ({si_rs_rresp,si_rs_rdata}),
        .\m_payload_i_reg[13] (\m_payload_i_reg[13] ),
        .\m_payload_i_reg[3] ({\RD.ar_channel_0_n_44 ,\RD.ar_channel_0_n_45 ,\RD.ar_channel_0_n_46 ,\RD.ar_channel_0_n_47 }),
        .m_valid_i0(\ar_pipe/m_valid_i0 ),
        .m_valid_i_reg(\WR.aw_channel_0_n_5 ),
        .next_pending_r_reg(SI_REG_n_131),
        .next_pending_r_reg_0(SI_REG_n_132),
        .next_pending_r_reg_1(SI_REG_n_144),
        .next_pending_r_reg_2(SI_REG_n_145),
        .out(si_rs_bid),
        .r_push_r_reg({si_rs_rid,si_rs_rlast}),
        .\s_arid_r_reg[11] ({s_arid,SI_REG_n_78,SI_REG_n_79,SI_REG_n_80,SI_REG_n_81,si_rs_arlen,si_rs_arburst,si_rs_arsize,UNCONN_OUT,si_rs_araddr}),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .\s_bresp_acc_reg[1] (si_rs_bresp),
        .s_ready_i_reg(s_axi_bvalid),
        .s_ready_i_reg_0(s_axi_rvalid),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first_2 ),
        .sel_first_1(\cmd_translator_0/incr_cmd_0/sel_first ),
        .shandshake(shandshake),
        .si_rs_arvalid(si_rs_arvalid),
        .si_rs_awvalid(si_rs_awvalid),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[46] (\skid_buffer_reg[46] ),
        .\skid_buffer_reg[64] (s_axi_awready),
        .\skid_buffer_reg[64]_0 (s_axi_arready),
        .\state_reg[0]_rep (\RD.ar_channel_0_n_5 ),
        .\state_reg[0]_rep_0 (\RD.ar_channel_0_n_12 ),
        .\state_reg[1] (\aw_cmd_fsm_0/state ),
        .\state_reg[1]_rep (\RD.ar_channel_0_n_11 ),
        .\state_reg[1]_rep_0 (\ar_pipe/p_1_in ),
        .\wrap_boundary_axaddr_r_reg[6] ({SI_REG_n_146,SI_REG_n_147,SI_REG_n_148,SI_REG_n_149,SI_REG_n_150,SI_REG_n_151,SI_REG_n_152}),
        .\wrap_boundary_axaddr_r_reg[6]_0 ({SI_REG_n_154,SI_REG_n_155,SI_REG_n_156,SI_REG_n_157,SI_REG_n_158,SI_REG_n_159,SI_REG_n_160}),
        .\wrap_cnt_r_reg[1] (SI_REG_n_124),
        .\wrap_cnt_r_reg[2] (SI_REG_n_134),
        .\wrap_cnt_r_reg[2]_0 (SI_REG_n_137),
        .\wrap_second_len_r_reg[2] (\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ),
        .\wrap_second_len_r_reg[3] (SI_REG_n_125),
        .\wrap_second_len_r_reg[3]_0 (SI_REG_n_142));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s_aw_channel \WR.aw_channel_0 
       (.CO(SI_REG_n_172),
        .D({SI_REG_n_146,SI_REG_n_147,SI_REG_n_148,SI_REG_n_149,SI_REG_n_150,SI_REG_n_151,SI_REG_n_152}),
        .E(\WR.aw_channel_0_n_9 ),
        .O({SI_REG_n_173,SI_REG_n_174,SI_REG_n_175,SI_REG_n_176}),
        .Q({s_awid,SI_REG_n_20,SI_REG_n_21,SI_REG_n_22,SI_REG_n_23,si_rs_awlen,si_rs_awburst,si_rs_awsize,si_rs_awaddr}),
        .S({\WR.aw_channel_0_n_47 ,\WR.aw_channel_0_n_48 ,\WR.aw_channel_0_n_49 ,\WR.aw_channel_0_n_50 }),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [3:1]),
        .\axaddr_offset_r_reg[0] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 [0]),
        .\axaddr_offset_r_reg[1] (SI_REG_n_129),
        .\axaddr_offset_r_reg[3] (\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_1 ),
        .\axaddr_offset_r_reg[3]_0 (SI_REG_n_124),
        .b_push(b_push),
        .\bus2ip_addr_i_reg[3] (\cmd_translator_0/incr_cmd_0/axaddr_incr_reg_3 ),
        .\cnt_read_reg[0]_rep__0 (\WR.b_channel_0_n_1 ),
        .\cnt_read_reg[1]_rep__1 (\WR.b_channel_0_n_2 ),
        .in({b_awid,b_awlen}),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[11] (C),
        .\m_payload_i_reg[35] (SI_REG_n_125),
        .\m_payload_i_reg[38] (SI_REG_n_162),
        .\m_payload_i_reg[3] (SI_REG_n_153),
        .\m_payload_i_reg[46] (SI_REG_n_132),
        .\m_payload_i_reg[47] (SI_REG_n_130),
        .\m_payload_i_reg[48] (SI_REG_n_131),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first_2 ),
        .sel_first_reg(\aw_cmd_fsm_0/state ),
        .si_rs_awvalid(si_rs_awvalid),
        .\wrap_boundary_axaddr_r_reg[11] (\WR.aw_channel_0_n_5 ));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s_b_channel \WR.b_channel_0 
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__0 (\WR.b_channel_0_n_1 ),
        .\cnt_read_reg[1]_rep__1 (\WR.b_channel_0_n_2 ),
        .in({b_awid,b_awlen}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(si_rs_bid),
        .shandshake(shandshake),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[1] (si_rs_bresp));
  LUT1 #(
    .INIT(2'h1)) 
    areset_d1_i_1
       (.I0(aresetn),
        .O(areset_d1_i_1_n_0));
  FDRE areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(areset_d1_i_1_n_0),
        .Q(areset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_ar_channel" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_ar_channel
   (\bus2ip_addr_i_reg[3] ,
    sel_first,
    \wrap_boundary_axaddr_r_reg[11] ,
    Q,
    axaddr_offset,
    r_push_r_reg,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[0]_0 ,
    \axaddr_offset_r_reg[3] ,
    m_axi_arvalid,
    r_rlast,
    m_valid_i0,
    E,
    m_axi_araddr,
    \r_arid_r_reg[11] ,
    S,
    aclk,
    O,
    \m_payload_i_reg[47] ,
    si_rs_arvalid,
    \axaddr_offset_r_reg[3]_0 ,
    \m_payload_i_reg[64] ,
    m_axi_arready,
    \cnt_read_reg[1]_rep__0 ,
    D,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[47]_0 ,
    \m_payload_i_reg[35]_0 ,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[46] ,
    areset_d1,
    \m_payload_i_reg[48] ,
    \m_payload_i_reg[3]_0 ,
    \m_payload_i_reg[11] ,
    s_axi_arvalid,
    s_ready_i_reg,
    \m_payload_i_reg[38] ,
    CO,
    \wrap_second_len_r_reg[0] ,
    \m_payload_i_reg[6] );
  output [3:0]\bus2ip_addr_i_reg[3] ;
  output sel_first;
  output \wrap_boundary_axaddr_r_reg[11] ;
  output [2:0]Q;
  output [0:0]axaddr_offset;
  output r_push_r_reg;
  output \m_payload_i_reg[0] ;
  output \m_payload_i_reg[0]_0 ;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output m_axi_arvalid;
  output r_rlast;
  output m_valid_i0;
  output [0:0]E;
  output [11:0]m_axi_araddr;
  output [11:0]\r_arid_r_reg[11] ;
  output [3:0]S;
  input aclk;
  input [3:0]O;
  input \m_payload_i_reg[47] ;
  input si_rs_arvalid;
  input \axaddr_offset_r_reg[3]_0 ;
  input [34:0]\m_payload_i_reg[64] ;
  input m_axi_arready;
  input \cnt_read_reg[1]_rep__0 ;
  input [1:0]D;
  input \m_payload_i_reg[35] ;
  input [2:0]\m_payload_i_reg[47]_0 ;
  input \m_payload_i_reg[35]_0 ;
  input \m_payload_i_reg[3] ;
  input \m_payload_i_reg[46] ;
  input areset_d1;
  input \m_payload_i_reg[48] ;
  input [3:0]\m_payload_i_reg[3]_0 ;
  input [3:0]\m_payload_i_reg[11] ;
  input s_axi_arvalid;
  input s_ready_i_reg;
  input \m_payload_i_reg[38] ;
  input [0:0]CO;
  input [0:0]\wrap_second_len_r_reg[0] ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire aclk;
  wire ar_cmd_fsm_0_n_0;
  wire ar_cmd_fsm_0_n_1;
  wire ar_cmd_fsm_0_n_12;
  wire ar_cmd_fsm_0_n_15;
  wire ar_cmd_fsm_0_n_16;
  wire ar_cmd_fsm_0_n_17;
  wire ar_cmd_fsm_0_n_21;
  wire ar_cmd_fsm_0_n_22;
  wire ar_cmd_fsm_0_n_8;
  wire areset_d1;
  wire [0:0]axaddr_offset;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire \axaddr_offset_r_reg[3]_0 ;
  wire [3:0]\bus2ip_addr_i_reg[3] ;
  wire cmd_translator_0_n_1;
  wire cmd_translator_0_n_10;
  wire cmd_translator_0_n_11;
  wire cmd_translator_0_n_13;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_8;
  wire cmd_translator_0_n_9;
  wire \cnt_read_reg[1]_rep__0 ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[3] ;
  wire [3:0]\m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire [2:0]\m_payload_i_reg[47]_0 ;
  wire \m_payload_i_reg[48] ;
  wire [34:0]\m_payload_i_reg[64] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire m_valid_i0;
  wire [11:0]\r_arid_r_reg[11] ;
  wire r_push_r_reg;
  wire r_rlast;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire sel_first;
  wire sel_first_i;
  wire si_rs_arvalid;
  wire [1:0]state;
  wire \wrap_boundary_axaddr_r_reg[11] ;
  wire [0:0]\wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\wrap_cmd_0/wrap_second_len ;
  wire [3:3]\wrap_cmd_0/wrap_second_len_r ;
  wire wrap_next_pending;
  wire [0:0]\wrap_second_len_r_reg[0] ;

  zynq_bd_axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm ar_cmd_fsm_0
       (.D({ar_cmd_fsm_0_n_0,ar_cmd_fsm_0_n_1}),
        .E(\wrap_boundary_axaddr_r_reg[11] ),
        .Q({\wrap_cmd_0/wrap_second_len_r ,Q[0]}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\axaddr_incr_reg[0] (ar_cmd_fsm_0_n_17),
        .\axaddr_offset_r_reg[0] (state),
        .\axaddr_offset_r_reg[0]_0 (axaddr_offset),
        .\axaddr_offset_r_reg[0]_1 (\wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3]_0 ),
        .\axlen_cnt_reg[0] (ar_cmd_fsm_0_n_8),
        .\axlen_cnt_reg[0]_0 (cmd_translator_0_n_9),
        .\axlen_cnt_reg[3] (ar_cmd_fsm_0_n_16),
        .\axlen_cnt_reg[7] (cmd_translator_0_n_10),
        .\cnt_read_reg[1]_rep__0 (\cnt_read_reg[1]_rep__0 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[0] (\m_payload_i_reg[0] ),
        .\m_payload_i_reg[0]_0 (\m_payload_i_reg[0]_0 ),
        .\m_payload_i_reg[0]_1 (E),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[35]_0 (\m_payload_i_reg[35]_0 ),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[44] (\m_payload_i_reg[64] [15:14]),
        .\m_payload_i_reg[46] (\m_payload_i_reg[46] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47]_0 [2:1]),
        .m_valid_i0(m_valid_i0),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .r_push_r_reg(r_push_r_reg),
        .s_axburst_eq0_reg(ar_cmd_fsm_0_n_12),
        .s_axburst_eq1_reg(ar_cmd_fsm_0_n_15),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_13),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg(s_ready_i_reg),
        .sel_first_i(sel_first_i),
        .sel_first_reg(ar_cmd_fsm_0_n_21),
        .sel_first_reg_0(ar_cmd_fsm_0_n_22),
        .sel_first_reg_1(cmd_translator_0_n_2),
        .sel_first_reg_2(sel_first),
        .sel_first_reg_3(cmd_translator_0_n_8),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[1]_0 (cmd_translator_0_n_11),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[2] (D),
        .\wrap_second_len_r_reg[3] ({\wrap_cmd_0/wrap_second_len [3],\wrap_cmd_0/wrap_second_len [0]}));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s_cmd_translator_62 cmd_translator_0
       (.CO(CO),
        .D(ar_cmd_fsm_0_n_8),
        .E(\wrap_boundary_axaddr_r_reg[11] ),
        .O(O),
        .Q(cmd_translator_0_n_9),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[0] (sel_first),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] ,\wrap_cmd_0/axaddr_offset_r }),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3]_0 ),
        .\axlen_cnt_reg[1] (cmd_translator_0_n_10),
        .\bus2ip_addr_i_reg[3] (\bus2ip_addr_i_reg[3] ),
        .incr_next_pending(incr_next_pending),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[39] (ar_cmd_fsm_0_n_12),
        .\m_payload_i_reg[39]_0 (ar_cmd_fsm_0_n_15),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3]_0 ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[47]_0 ({\m_payload_i_reg[47]_0 ,axaddr_offset}),
        .\m_payload_i_reg[48] (\m_payload_i_reg[48] ),
        .\m_payload_i_reg[51] (\m_payload_i_reg[64] [22:0]),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .m_valid_i_reg(ar_cmd_fsm_0_n_16),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .next_pending_r_reg_0(cmd_translator_0_n_11),
        .r_rlast(r_rlast),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(cmd_translator_0_n_8),
        .sel_first_reg_2(ar_cmd_fsm_0_n_17),
        .sel_first_reg_3(ar_cmd_fsm_0_n_21),
        .sel_first_reg_4(ar_cmd_fsm_0_n_22),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[0]_rep (cmd_translator_0_n_13),
        .\state_reg[1] (state),
        .\state_reg[1]_rep (r_push_r_reg),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] ({\wrap_cmd_0/wrap_second_len_r ,Q}),
        .\wrap_second_len_r_reg[3]_0 ({\wrap_cmd_0/wrap_second_len [3],D,\wrap_cmd_0/wrap_second_len [0]}),
        .\wrap_second_len_r_reg[3]_1 ({ar_cmd_fsm_0_n_0,\wrap_second_len_r_reg[0] ,ar_cmd_fsm_0_n_1}));
  FDRE \s_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [23]),
        .Q(\r_arid_r_reg[11] [0]),
        .R(1'b0));
  FDRE \s_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [33]),
        .Q(\r_arid_r_reg[11] [10]),
        .R(1'b0));
  FDRE \s_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [34]),
        .Q(\r_arid_r_reg[11] [11]),
        .R(1'b0));
  FDRE \s_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [24]),
        .Q(\r_arid_r_reg[11] [1]),
        .R(1'b0));
  FDRE \s_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [25]),
        .Q(\r_arid_r_reg[11] [2]),
        .R(1'b0));
  FDRE \s_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [26]),
        .Q(\r_arid_r_reg[11] [3]),
        .R(1'b0));
  FDRE \s_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [27]),
        .Q(\r_arid_r_reg[11] [4]),
        .R(1'b0));
  FDRE \s_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [28]),
        .Q(\r_arid_r_reg[11] [5]),
        .R(1'b0));
  FDRE \s_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [29]),
        .Q(\r_arid_r_reg[11] [6]),
        .R(1'b0));
  FDRE \s_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [30]),
        .Q(\r_arid_r_reg[11] [7]),
        .R(1'b0));
  FDRE \s_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [31]),
        .Q(\r_arid_r_reg[11] [8]),
        .R(1'b0));
  FDRE \s_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[64] [32]),
        .Q(\r_arid_r_reg[11] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_aw_channel" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_aw_channel
   (\bus2ip_addr_i_reg[3] ,
    sel_first,
    \wrap_boundary_axaddr_r_reg[11] ,
    \axaddr_offset_r_reg[0] ,
    sel_first_reg,
    E,
    b_push,
    \axaddr_offset_r_reg[3] ,
    m_axi_awvalid,
    m_axi_awaddr,
    in,
    S,
    aclk,
    O,
    \m_payload_i_reg[47] ,
    Q,
    \axaddr_offset_r_reg[3]_0 ,
    si_rs_awvalid,
    \axaddr_offset_r_reg[1] ,
    axaddr_offset,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[48] ,
    areset_d1,
    \m_payload_i_reg[46] ,
    \cnt_read_reg[1]_rep__1 ,
    \cnt_read_reg[0]_rep__0 ,
    m_axi_awready,
    \m_payload_i_reg[11] ,
    \m_payload_i_reg[38] ,
    CO,
    D);
  output [3:0]\bus2ip_addr_i_reg[3] ;
  output sel_first;
  output \wrap_boundary_axaddr_r_reg[11] ;
  output [0:0]\axaddr_offset_r_reg[0] ;
  output [1:0]sel_first_reg;
  output [0:0]E;
  output b_push;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [19:0]in;
  output [3:0]S;
  input aclk;
  input [3:0]O;
  input \m_payload_i_reg[47] ;
  input [34:0]Q;
  input \axaddr_offset_r_reg[3]_0 ;
  input si_rs_awvalid;
  input \axaddr_offset_r_reg[1] ;
  input [2:0]axaddr_offset;
  input \m_payload_i_reg[35] ;
  input \m_payload_i_reg[3] ;
  input \m_payload_i_reg[48] ;
  input areset_d1;
  input \m_payload_i_reg[46] ;
  input \cnt_read_reg[1]_rep__1 ;
  input \cnt_read_reg[0]_rep__0 ;
  input m_axi_awready;
  input [7:0]\m_payload_i_reg[11] ;
  input \m_payload_i_reg[38] ;
  input [0:0]CO;
  input [6:0]D;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [34:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire aw_cmd_fsm_0_n_10;
  wire aw_cmd_fsm_0_n_16;
  wire aw_cmd_fsm_0_n_19;
  wire aw_cmd_fsm_0_n_2;
  wire aw_cmd_fsm_0_n_21;
  wire aw_cmd_fsm_0_n_23;
  wire aw_cmd_fsm_0_n_24;
  wire [2:0]axaddr_offset;
  wire [0:0]\axaddr_offset_r_reg[0] ;
  wire \axaddr_offset_r_reg[1] ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire \axaddr_offset_r_reg[3]_0 ;
  wire b_push;
  wire [3:0]\bus2ip_addr_i_reg[3] ;
  wire cmd_translator_0_n_1;
  wire cmd_translator_0_n_10;
  wire cmd_translator_0_n_11;
  wire cmd_translator_0_n_12;
  wire cmd_translator_0_n_13;
  wire cmd_translator_0_n_2;
  wire cmd_translator_0_n_9;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire [19:0]in;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire [7:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[3] ;
  wire \m_payload_i_reg[46] ;
  wire \m_payload_i_reg[47] ;
  wire \m_payload_i_reg[48] ;
  wire next;
  wire [1:0]p_1_in;
  wire sel_first;
  wire sel_first__0;
  wire sel_first_i;
  wire [1:0]sel_first_reg;
  wire si_rs_awvalid;
  wire \wrap_boundary_axaddr_r_reg[11] ;
  wire [0:0]\wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\wrap_cmd_0/wrap_second_len ;
  wire [3:0]\wrap_cmd_0/wrap_second_len_r ;
  wire [3:2]wrap_cnt;
  wire wrap_next_pending;

  zynq_bd_axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm aw_cmd_fsm_0
       (.D({wrap_cnt,aw_cmd_fsm_0_n_2}),
        .E(E),
        .Q(sel_first_reg),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_offset(axaddr_offset[2:1]),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0] ),
        .\axaddr_offset_r_reg[0]_0 (\wrap_cmd_0/axaddr_offset_r ),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1] ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3]_0 ),
        .\axaddr_wrap_reg[0] (aw_cmd_fsm_0_n_21),
        .\axlen_cnt_reg[0] (aw_cmd_fsm_0_n_10),
        .\axlen_cnt_reg[1] (p_1_in),
        .\axlen_cnt_reg[1]_0 ({cmd_translator_0_n_9,cmd_translator_0_n_10}),
        .\axlen_cnt_reg[3] (cmd_translator_0_n_13),
        .\axlen_cnt_reg[4] (cmd_translator_0_n_11),
        .b_push(b_push),
        .\cnt_read_reg[0]_rep__0 (\cnt_read_reg[0]_rep__0 ),
        .\cnt_read_reg[1]_rep__1 (\cnt_read_reg[1]_rep__1 ),
        .incr_next_pending(incr_next_pending),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[45] (Q[16:14]),
        .\m_payload_i_reg[46] (\m_payload_i_reg[46] ),
        .next(next),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .s_axburst_eq0_reg(aw_cmd_fsm_0_n_16),
        .s_axburst_eq1_reg(aw_cmd_fsm_0_n_19),
        .s_axburst_eq1_reg_0(cmd_translator_0_n_12),
        .sel_first__0(sel_first__0),
        .sel_first_i(sel_first_i),
        .sel_first_reg(aw_cmd_fsm_0_n_23),
        .sel_first_reg_0(aw_cmd_fsm_0_n_24),
        .sel_first_reg_1(cmd_translator_0_n_2),
        .sel_first_reg_2(sel_first),
        .si_rs_awvalid(si_rs_awvalid),
        .\wrap_boundary_axaddr_r_reg[11] (\wrap_boundary_axaddr_r_reg[11] ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] (\wrap_cmd_0/wrap_second_len ),
        .\wrap_second_len_r_reg[3]_0 (\wrap_cmd_0/wrap_second_len_r ));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s_cmd_translator cmd_translator_0
       (.CO(CO),
        .D(p_1_in),
        .E(\wrap_boundary_axaddr_r_reg[11] ),
        .O(O),
        .Q({cmd_translator_0_n_9,cmd_translator_0_n_10}),
        .S(S),
        .aclk(aclk),
        .\axaddr_incr_reg[0] (sel_first),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1] ),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] ,\wrap_cmd_0/axaddr_offset_r }),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3]_0 ),
        .\axlen_cnt_reg[4] (cmd_translator_0_n_11),
        .\bus2ip_addr_i_reg[3] (\bus2ip_addr_i_reg[3] ),
        .incr_next_pending(incr_next_pending),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[39] (aw_cmd_fsm_0_n_16),
        .\m_payload_i_reg[39]_0 (aw_cmd_fsm_0_n_19),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[47]_0 ({axaddr_offset,\axaddr_offset_r_reg[0] }),
        .\m_payload_i_reg[48] (\m_payload_i_reg[48] ),
        .\m_payload_i_reg[51] (Q[22:0]),
        .\m_payload_i_reg[6] (D),
        .m_valid_i_reg(aw_cmd_fsm_0_n_10),
        .next(next),
        .next_pending_r_reg(cmd_translator_0_n_1),
        .next_pending_r_reg_0(cmd_translator_0_n_13),
        .sel_first__0(sel_first__0),
        .sel_first_i(sel_first_i),
        .sel_first_reg_0(cmd_translator_0_n_2),
        .sel_first_reg_1(aw_cmd_fsm_0_n_23),
        .sel_first_reg_2(aw_cmd_fsm_0_n_24),
        .\state_reg[1] (cmd_translator_0_n_12),
        .\state_reg[1]_0 (aw_cmd_fsm_0_n_21),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3] (\wrap_cmd_0/wrap_second_len_r ),
        .\wrap_second_len_r_reg[3]_0 ({wrap_cnt,aw_cmd_fsm_0_n_2}),
        .\wrap_second_len_r_reg[3]_1 (\wrap_cmd_0/wrap_second_len ));
  FDRE \s_awid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \s_awid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \s_awid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[34]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \s_awid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \s_awid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \s_awid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \s_awid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \s_awid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \s_awid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \s_awid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \s_awid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \s_awid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \s_awlen_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(in[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_b_channel" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_b_channel
   (si_rs_bvalid,
    \cnt_read_reg[0]_rep__0 ,
    \cnt_read_reg[1]_rep__1 ,
    m_axi_bready,
    out,
    \skid_buffer_reg[1] ,
    shandshake,
    aclk,
    b_push,
    m_axi_bresp,
    m_axi_bvalid,
    areset_d1,
    si_rs_bready,
    in);
  output si_rs_bvalid;
  output \cnt_read_reg[0]_rep__0 ;
  output \cnt_read_reg[1]_rep__1 ;
  output m_axi_bready;
  output [11:0]out;
  output [1:0]\skid_buffer_reg[1] ;
  input shandshake;
  input aclk;
  input b_push;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input areset_d1;
  input si_rs_bready;
  input [19:0]in;

  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bid_fifo_0_n_4;
  wire \bresp_cnt[7]_i_3_n_0 ;
  wire [7:0]bresp_cnt_reg__0;
  wire bresp_push;
  wire [1:0]cnt_read;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire [19:0]in;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire [11:0]out;
  wire [7:0]p_0_in;
  wire s_bresp_acc;
  wire s_bresp_acc0;
  wire \s_bresp_acc[0]_i_1_n_0 ;
  wire \s_bresp_acc[1]_i_1_n_0 ;
  wire \s_bresp_acc_reg_n_0_[0] ;
  wire \s_bresp_acc_reg_n_0_[1] ;
  wire shandshake;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire [1:0]\skid_buffer_reg[1] ;

  zynq_bd_axi_protocol_converter_v2_1_10_b2s_simple_fifo bid_fifo_0
       (.Q(bresp_cnt_reg__0),
        .SR(s_bresp_acc0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .bresp_push(bresp_push),
        .bvalid_i_reg(bid_fifo_0_n_4),
        .\cnt_read_reg[0]_rep__0_0 (\cnt_read_reg[0]_rep__0 ),
        .\cnt_read_reg[1]_0 (cnt_read),
        .\cnt_read_reg[1]_rep__1_0 (\cnt_read_reg[1]_rep__1 ),
        .in(in),
        .mhandshake_r(mhandshake_r),
        .out(out),
        .shandshake_r(shandshake_r),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid));
  LUT1 #(
    .INIT(2'h1)) 
    \bresp_cnt[0]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[1]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .I1(bresp_cnt_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[2]_i_1 
       (.I0(bresp_cnt_reg__0[2]),
        .I1(bresp_cnt_reg__0[1]),
        .I2(bresp_cnt_reg__0[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bresp_cnt[3]_i_1 
       (.I0(bresp_cnt_reg__0[3]),
        .I1(bresp_cnt_reg__0[0]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bresp_cnt[4]_i_1 
       (.I0(bresp_cnt_reg__0[4]),
        .I1(bresp_cnt_reg__0[2]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[0]),
        .I4(bresp_cnt_reg__0[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bresp_cnt[5]_i_1 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[3]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[1]),
        .I4(bresp_cnt_reg__0[2]),
        .I5(bresp_cnt_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bresp_cnt[6]_i_1 
       (.I0(bresp_cnt_reg__0[6]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bresp_cnt[7]_i_2 
       (.I0(bresp_cnt_reg__0[7]),
        .I1(\bresp_cnt[7]_i_3_n_0 ),
        .I2(bresp_cnt_reg__0[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bresp_cnt[7]_i_3 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[3]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[1]),
        .I4(bresp_cnt_reg__0[2]),
        .I5(bresp_cnt_reg__0[4]),
        .O(\bresp_cnt[7]_i_3_n_0 ));
  FDRE \bresp_cnt_reg[0] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[0]),
        .Q(bresp_cnt_reg__0[0]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[1] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[1]),
        .Q(bresp_cnt_reg__0[1]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[2] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[2]),
        .Q(bresp_cnt_reg__0[2]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[3] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[3]),
        .Q(bresp_cnt_reg__0[3]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[4] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[4]),
        .Q(bresp_cnt_reg__0[4]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[5] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[5]),
        .Q(bresp_cnt_reg__0[5]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[6] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[6]),
        .Q(bresp_cnt_reg__0[6]),
        .R(s_bresp_acc0));
  FDRE \bresp_cnt_reg[7] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[7]),
        .Q(bresp_cnt_reg__0[7]),
        .R(s_bresp_acc0));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0 bresp_fifo_0
       (.Q(cnt_read),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .bresp_push(bresp_push),
        .in({\s_bresp_acc_reg_n_0_[1] ,\s_bresp_acc_reg_n_0_[0] }),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .mhandshake(mhandshake),
        .mhandshake_r(mhandshake_r),
        .s_bresp_acc(s_bresp_acc),
        .shandshake_r(shandshake_r),
        .\skid_buffer_reg[1] (\skid_buffer_reg[1] ));
  FDRE bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(bid_fifo_0_n_4),
        .Q(si_rs_bvalid),
        .R(1'b0));
  FDRE mhandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mhandshake),
        .Q(mhandshake_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \s_bresp_acc[0]_i_1 
       (.I0(\s_bresp_acc_reg_n_0_[0] ),
        .I1(s_bresp_acc),
        .I2(m_axi_bresp[0]),
        .I3(bresp_push),
        .I4(areset_d1),
        .O(\s_bresp_acc[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \s_bresp_acc[1]_i_1 
       (.I0(\s_bresp_acc_reg_n_0_[1] ),
        .I1(s_bresp_acc),
        .I2(m_axi_bresp[1]),
        .I3(bresp_push),
        .I4(areset_d1),
        .O(\s_bresp_acc[1]_i_1_n_0 ));
  FDRE \s_bresp_acc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[0]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \s_bresp_acc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_bresp_acc[1]_i_1_n_0 ),
        .Q(\s_bresp_acc_reg_n_0_[1] ),
        .R(1'b0));
  FDRE shandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(shandshake),
        .Q(shandshake_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_cmd_translator" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_cmd_translator
   (incr_next_pending,
    next_pending_r_reg,
    sel_first_reg_0,
    \bus2ip_addr_i_reg[3] ,
    \axaddr_incr_reg[0] ,
    sel_first__0,
    Q,
    \axlen_cnt_reg[4] ,
    \state_reg[1] ,
    next_pending_r_reg_0,
    m_axi_awaddr,
    \wrap_second_len_r_reg[3] ,
    \axaddr_offset_r_reg[3] ,
    S,
    aclk,
    wrap_next_pending,
    sel_first_i,
    \m_payload_i_reg[39] ,
    \m_payload_i_reg[39]_0 ,
    O,
    sel_first_reg_1,
    sel_first_reg_2,
    m_valid_i_reg,
    \m_payload_i_reg[47] ,
    E,
    \m_payload_i_reg[51] ,
    D,
    next,
    \m_payload_i_reg[48] ,
    \m_payload_i_reg[11] ,
    \m_payload_i_reg[38] ,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    \axaddr_offset_r_reg[1] ,
    CO,
    \state_reg[1]_0 ,
    \m_payload_i_reg[47]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \m_payload_i_reg[6] );
  output incr_next_pending;
  output next_pending_r_reg;
  output sel_first_reg_0;
  output [3:0]\bus2ip_addr_i_reg[3] ;
  output \axaddr_incr_reg[0] ;
  output sel_first__0;
  output [1:0]Q;
  output \axlen_cnt_reg[4] ;
  output \state_reg[1] ;
  output next_pending_r_reg_0;
  output [11:0]m_axi_awaddr;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]S;
  input aclk;
  input wrap_next_pending;
  input sel_first_i;
  input \m_payload_i_reg[39] ;
  input \m_payload_i_reg[39]_0 ;
  input [3:0]O;
  input sel_first_reg_1;
  input sel_first_reg_2;
  input m_valid_i_reg;
  input \m_payload_i_reg[47] ;
  input [0:0]E;
  input [22:0]\m_payload_i_reg[51] ;
  input [1:0]D;
  input next;
  input \m_payload_i_reg[48] ;
  input [7:0]\m_payload_i_reg[11] ;
  input \m_payload_i_reg[38] ;
  input [2:0]\wrap_second_len_r_reg[3]_0 ;
  input \axaddr_offset_r_reg[3]_0 ;
  input \axaddr_offset_r_reg[1] ;
  input [0:0]CO;
  input [0:0]\state_reg[1]_0 ;
  input [3:0]\m_payload_i_reg[47]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [11:4]axaddr_incr_reg;
  wire \axaddr_incr_reg[0] ;
  wire \axaddr_offset_r_reg[1] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire \axaddr_offset_r_reg[3]_0 ;
  wire \axlen_cnt_reg[4] ;
  wire [3:0]\bus2ip_addr_i_reg[3] ;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire [7:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire \m_payload_i_reg[47] ;
  wire [3:0]\m_payload_i_reg[47]_0 ;
  wire \m_payload_i_reg[48] ;
  wire [22:0]\m_payload_i_reg[51] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire m_valid_i_reg;
  wire next;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first__0;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire \state_reg[1] ;
  wire [0:0]\state_reg[1]_0 ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [2:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;

  zynq_bd_axi_protocol_converter_v2_1_10_b2s_incr_cmd incr_cmd_0
       (.CO(CO),
        .D(D),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[0]_0 (\axaddr_incr_reg[0] ),
        .\axlen_cnt_reg[4]_0 (\axlen_cnt_reg[4] ),
        .\bus2ip_addr_i_reg[3] (\bus2ip_addr_i_reg[3] ),
        .incr_next_pending(incr_next_pending),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[48] (\m_payload_i_reg[48] ),
        .\m_payload_i_reg[51] ({\m_payload_i_reg[51] [22:19],\m_payload_i_reg[51] [17],\m_payload_i_reg[51] [13:12],\m_payload_i_reg[51] [3:0]}),
        .m_valid_i_reg(m_valid_i_reg),
        .next(next),
        .sel_first_reg_0(sel_first_reg_1),
        .\state_reg[1] (\state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[3][0]_srl4_i_2 
       (.I0(s_axburst_eq1),
        .I1(\m_payload_i_reg[51] [14]),
        .I2(s_axburst_eq0),
        .O(\state_reg[1] ));
  FDRE s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39] ),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39]_0 ),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s_wrap_cmd wrap_cmd_0
       (.E(E),
        .aclk(aclk),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[3] (\bus2ip_addr_i_reg[3] ),
        .\axaddr_offset_r_reg[1]_0 (\axaddr_offset_r_reg[1] ),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_1 (\axaddr_offset_r_reg[3]_0 ),
        .m_axi_awaddr(m_axi_awaddr),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[51] [18:0]),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[47]_0 ),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .next(next),
        .next_pending_r_reg_0(next_pending_r_reg),
        .next_pending_r_reg_1(next_pending_r_reg_0),
        .sel_first_reg_0(sel_first__0),
        .sel_first_reg_1(sel_first_reg_2),
        .\state_reg[1] (\state_reg[1]_0 ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_1 ),
        .\wrap_second_len_r_reg[3]_2 (\wrap_second_len_r_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_cmd_translator" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_cmd_translator_62
   (incr_next_pending,
    next_pending_r_reg,
    sel_first_reg_0,
    \bus2ip_addr_i_reg[3] ,
    \axaddr_incr_reg[0] ,
    sel_first_reg_1,
    Q,
    \axlen_cnt_reg[1] ,
    next_pending_r_reg_0,
    r_rlast,
    \state_reg[0]_rep ,
    m_axi_araddr,
    \wrap_second_len_r_reg[3] ,
    \axaddr_offset_r_reg[3] ,
    S,
    aclk,
    wrap_next_pending,
    sel_first_i,
    \m_payload_i_reg[39] ,
    \m_payload_i_reg[39]_0 ,
    sel_first_reg_2,
    O,
    sel_first_reg_3,
    sel_first_reg_4,
    \m_payload_i_reg[47] ,
    E,
    \m_payload_i_reg[51] ,
    \state_reg[1] ,
    si_rs_arvalid,
    \state_reg[1]_rep ,
    \m_payload_i_reg[48] ,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[11] ,
    \m_payload_i_reg[38] ,
    \axaddr_offset_r_reg[3]_0 ,
    \m_payload_i_reg[35] ,
    CO,
    m_valid_i_reg,
    D,
    \m_payload_i_reg[47]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \m_payload_i_reg[6] ,
    m_axi_arready);
  output incr_next_pending;
  output next_pending_r_reg;
  output sel_first_reg_0;
  output [3:0]\bus2ip_addr_i_reg[3] ;
  output \axaddr_incr_reg[0] ;
  output sel_first_reg_1;
  output [0:0]Q;
  output \axlen_cnt_reg[1] ;
  output next_pending_r_reg_0;
  output r_rlast;
  output \state_reg[0]_rep ;
  output [11:0]m_axi_araddr;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output [3:0]\axaddr_offset_r_reg[3] ;
  output [3:0]S;
  input aclk;
  input wrap_next_pending;
  input sel_first_i;
  input \m_payload_i_reg[39] ;
  input \m_payload_i_reg[39]_0 ;
  input sel_first_reg_2;
  input [3:0]O;
  input sel_first_reg_3;
  input sel_first_reg_4;
  input \m_payload_i_reg[47] ;
  input [0:0]E;
  input [22:0]\m_payload_i_reg[51] ;
  input [1:0]\state_reg[1] ;
  input si_rs_arvalid;
  input \state_reg[1]_rep ;
  input \m_payload_i_reg[48] ;
  input [3:0]\m_payload_i_reg[3] ;
  input [3:0]\m_payload_i_reg[11] ;
  input \m_payload_i_reg[38] ;
  input \axaddr_offset_r_reg[3]_0 ;
  input \m_payload_i_reg[35] ;
  input [0:0]CO;
  input [0:0]m_valid_i_reg;
  input [0:0]D;
  input [3:0]\m_payload_i_reg[47]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [2:0]\wrap_second_len_r_reg[3]_1 ;
  input [6:0]\m_payload_i_reg[6] ;
  input m_axi_arready;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [11:4]axaddr_incr_reg;
  wire \axaddr_incr_reg[0] ;
  wire [3:0]\axaddr_offset_r_reg[3] ;
  wire \axaddr_offset_r_reg[3]_0 ;
  wire \axlen_cnt_reg[1] ;
  wire [3:0]\bus2ip_addr_i_reg[3] ;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[38] ;
  wire \m_payload_i_reg[39] ;
  wire \m_payload_i_reg[39]_0 ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[47] ;
  wire [3:0]\m_payload_i_reg[47]_0 ;
  wire \m_payload_i_reg[48] ;
  wire [22:0]\m_payload_i_reg[51] ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [0:0]m_valid_i_reg;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire r_rlast;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first_i;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire sel_first_reg_4;
  wire si_rs_arvalid;
  wire \state_reg[0]_rep ;
  wire [1:0]\state_reg[1] ;
  wire \state_reg[1]_rep ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [2:0]\wrap_second_len_r_reg[3]_1 ;

  zynq_bd_axi_protocol_converter_v2_1_10_b2s_incr_cmd_63 incr_cmd_0
       (.CO(CO),
        .D(D),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[0]_0 (\axaddr_incr_reg[0] ),
        .\axlen_cnt_reg[1]_0 (\axlen_cnt_reg[1] ),
        .\bus2ip_addr_i_reg[3] (\bus2ip_addr_i_reg[3] ),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .\m_payload_i_reg[11] (\m_payload_i_reg[11] ),
        .\m_payload_i_reg[3] (\m_payload_i_reg[3] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[47] ),
        .\m_payload_i_reg[48] (\m_payload_i_reg[48] ),
        .\m_payload_i_reg[51] ({\m_payload_i_reg[51] [22:19],\m_payload_i_reg[51] [17:16],\m_payload_i_reg[51] [13:12],\m_payload_i_reg[51] [3:0]}),
        .m_valid_i_reg(m_valid_i_reg),
        .sel_first_reg_0(sel_first_reg_2),
        .sel_first_reg_1(sel_first_reg_3),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_rep (\state_reg[1]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    r_rlast_r_i_1
       (.I0(s_axburst_eq0),
        .I1(\m_payload_i_reg[51] [14]),
        .I2(s_axburst_eq1),
        .O(r_rlast));
  FDRE s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39] ),
        .Q(s_axburst_eq0),
        .R(1'b0));
  FDRE s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[39]_0 ),
        .Q(s_axburst_eq1),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(sel_first_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \state[1]_i_2 
       (.I0(s_axburst_eq1),
        .I1(\m_payload_i_reg[51] [14]),
        .I2(s_axburst_eq0),
        .O(\state_reg[0]_rep ));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s_wrap_cmd_64 wrap_cmd_0
       (.E(E),
        .aclk(aclk),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[3] (\bus2ip_addr_i_reg[3] ),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3] ),
        .\axaddr_offset_r_reg[3]_1 (\axaddr_offset_r_reg[3]_0 ),
        .m_axi_araddr(m_axi_araddr),
        .\m_payload_i_reg[35] (\m_payload_i_reg[35] ),
        .\m_payload_i_reg[38] (\m_payload_i_reg[38] ),
        .\m_payload_i_reg[47] (\m_payload_i_reg[51] [18:0]),
        .\m_payload_i_reg[47]_0 (\m_payload_i_reg[47]_0 ),
        .\m_payload_i_reg[6] (\m_payload_i_reg[6] ),
        .m_valid_i_reg(m_valid_i_reg),
        .next_pending_r_reg_0(next_pending_r_reg),
        .next_pending_r_reg_1(next_pending_r_reg_0),
        .sel_first_reg_0(sel_first_reg_1),
        .sel_first_reg_1(sel_first_reg_4),
        .si_rs_arvalid(si_rs_arvalid),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_rep (\state_reg[1]_rep ),
        .wrap_next_pending(wrap_next_pending),
        .\wrap_second_len_r_reg[3]_0 (\wrap_second_len_r_reg[3] ),
        .\wrap_second_len_r_reg[3]_1 (\wrap_second_len_r_reg[3]_0 ),
        .\wrap_second_len_r_reg[3]_2 (\wrap_second_len_r_reg[3]_1 ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_incr_cmd" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_incr_cmd
   (incr_next_pending,
    \bus2ip_addr_i_reg[3] ,
    axaddr_incr_reg,
    \axaddr_incr_reg[0]_0 ,
    Q,
    \axlen_cnt_reg[4]_0 ,
    S,
    aclk,
    O,
    sel_first_reg_0,
    m_valid_i_reg,
    \m_payload_i_reg[47] ,
    E,
    \m_payload_i_reg[51] ,
    next,
    \m_payload_i_reg[48] ,
    \m_payload_i_reg[11] ,
    CO,
    \state_reg[1] ,
    D);
  output incr_next_pending;
  output [3:0]\bus2ip_addr_i_reg[3] ;
  output [7:0]axaddr_incr_reg;
  output \axaddr_incr_reg[0]_0 ;
  output [1:0]Q;
  output \axlen_cnt_reg[4]_0 ;
  output [3:0]S;
  input aclk;
  input [3:0]O;
  input sel_first_reg_0;
  input m_valid_i_reg;
  input \m_payload_i_reg[47] ;
  input [0:0]E;
  input [10:0]\m_payload_i_reg[51] ;
  input next;
  input \m_payload_i_reg[48] ;
  input [7:0]\m_payload_i_reg[11] ;
  input [0:0]CO;
  input [0:0]\state_reg[1] ;
  input [1:0]D;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [3:0]S;
  wire aclk;
  wire \axaddr_incr[0]_i_1_n_0 ;
  wire \axaddr_incr[4]_i_2_n_0 ;
  wire \axaddr_incr[4]_i_3_n_0 ;
  wire \axaddr_incr[4]_i_4_n_0 ;
  wire \axaddr_incr[4]_i_5_n_0 ;
  wire \axaddr_incr[8]_i_2_n_0 ;
  wire \axaddr_incr[8]_i_3_n_0 ;
  wire \axaddr_incr[8]_i_4_n_0 ;
  wire \axaddr_incr[8]_i_5_n_0 ;
  wire [7:0]axaddr_incr_reg;
  wire \axaddr_incr_reg[0]_0 ;
  wire \axaddr_incr_reg[4]_i_1_n_0 ;
  wire \axaddr_incr_reg[4]_i_1_n_1 ;
  wire \axaddr_incr_reg[4]_i_1_n_2 ;
  wire \axaddr_incr_reg[4]_i_1_n_3 ;
  wire \axaddr_incr_reg[4]_i_1_n_4 ;
  wire \axaddr_incr_reg[4]_i_1_n_5 ;
  wire \axaddr_incr_reg[4]_i_1_n_6 ;
  wire \axaddr_incr_reg[4]_i_1_n_7 ;
  wire \axaddr_incr_reg[8]_i_1_n_1 ;
  wire \axaddr_incr_reg[8]_i_1_n_2 ;
  wire \axaddr_incr_reg[8]_i_1_n_3 ;
  wire \axaddr_incr_reg[8]_i_1_n_4 ;
  wire \axaddr_incr_reg[8]_i_1_n_5 ;
  wire \axaddr_incr_reg[8]_i_1_n_6 ;
  wire \axaddr_incr_reg[8]_i_1_n_7 ;
  wire \axlen_cnt[3]_i_1_n_0 ;
  wire \axlen_cnt[4]_i_2_n_0 ;
  wire \axlen_cnt[7]_i_3_n_0 ;
  wire \axlen_cnt[7]_i_4_n_0 ;
  wire \axlen_cnt_reg[4]_0 ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire [3:0]\bus2ip_addr_i_reg[3] ;
  wire incr_next_pending;
  wire [7:0]\m_payload_i_reg[11] ;
  wire \m_payload_i_reg[47] ;
  wire \m_payload_i_reg[48] ;
  wire [10:0]\m_payload_i_reg[51] ;
  wire m_valid_i_reg;
  wire next;
  wire next_pending_r_reg_n_0;
  wire [7:2]p_1_in;
  wire sel_first_reg_0;
  wire [0:0]\state_reg[1] ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \axaddr_incr[0]_i_1 
       (.I0(\axaddr_incr_reg[0]_0 ),
        .I1(next),
        .O(\axaddr_incr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \axaddr_incr[0]_i_15 
       (.I0(\m_payload_i_reg[51] [3]),
        .I1(next),
        .I2(\m_payload_i_reg[51] [4]),
        .I3(\m_payload_i_reg[51] [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h0A6A)) 
    \axaddr_incr[0]_i_16 
       (.I0(\m_payload_i_reg[51] [2]),
        .I1(next),
        .I2(\m_payload_i_reg[51] [5]),
        .I3(\m_payload_i_reg[51] [4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h006A)) 
    \axaddr_incr[0]_i_17 
       (.I0(\m_payload_i_reg[51] [1]),
        .I1(next),
        .I2(\m_payload_i_reg[51] [4]),
        .I3(\m_payload_i_reg[51] [5]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h0006)) 
    \axaddr_incr[0]_i_18 
       (.I0(\m_payload_i_reg[51] [0]),
        .I1(next),
        .I2(\m_payload_i_reg[51] [4]),
        .I3(\m_payload_i_reg[51] [5]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_2 
       (.I0(\m_payload_i_reg[11] [3]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[3]),
        .O(\axaddr_incr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_3 
       (.I0(\m_payload_i_reg[11] [2]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[2]),
        .O(\axaddr_incr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_4 
       (.I0(\m_payload_i_reg[11] [1]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[1]),
        .O(\axaddr_incr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_5 
       (.I0(\m_payload_i_reg[11] [0]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[0]),
        .O(\axaddr_incr[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_2 
       (.I0(\m_payload_i_reg[11] [7]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[7]),
        .O(\axaddr_incr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_3 
       (.I0(\m_payload_i_reg[11] [6]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[6]),
        .O(\axaddr_incr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_4 
       (.I0(\m_payload_i_reg[11] [5]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[5]),
        .O(\axaddr_incr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_5 
       (.I0(\m_payload_i_reg[11] [4]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[4]),
        .O(\axaddr_incr[8]_i_5_n_0 ));
  FDRE \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\bus2ip_addr_i_reg[3] [0]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[8]_i_1_n_5 ),
        .Q(axaddr_incr_reg[6]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[8]_i_1_n_4 ),
        .Q(axaddr_incr_reg[7]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\bus2ip_addr_i_reg[3] [1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(\bus2ip_addr_i_reg[3] [2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(\bus2ip_addr_i_reg[3] [3]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[4]_i_1_n_7 ),
        .Q(axaddr_incr_reg[0]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[4]_i_1 
       (.CI(CO),
        .CO({\axaddr_incr_reg[4]_i_1_n_0 ,\axaddr_incr_reg[4]_i_1_n_1 ,\axaddr_incr_reg[4]_i_1_n_2 ,\axaddr_incr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[4]_i_1_n_4 ,\axaddr_incr_reg[4]_i_1_n_5 ,\axaddr_incr_reg[4]_i_1_n_6 ,\axaddr_incr_reg[4]_i_1_n_7 }),
        .S({\axaddr_incr[4]_i_2_n_0 ,\axaddr_incr[4]_i_3_n_0 ,\axaddr_incr[4]_i_4_n_0 ,\axaddr_incr[4]_i_5_n_0 }));
  FDRE \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[4]_i_1_n_6 ),
        .Q(axaddr_incr_reg[1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[4]_i_1_n_5 ),
        .Q(axaddr_incr_reg[2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[4]_i_1_n_4 ),
        .Q(axaddr_incr_reg[3]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[8]_i_1_n_7 ),
        .Q(axaddr_incr_reg[4]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[8]_i_1 
       (.CI(\axaddr_incr_reg[4]_i_1_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_1_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_1_n_1 ,\axaddr_incr_reg[8]_i_1_n_2 ,\axaddr_incr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[8]_i_1_n_4 ,\axaddr_incr_reg[8]_i_1_n_5 ,\axaddr_incr_reg[8]_i_1_n_6 ,\axaddr_incr_reg[8]_i_1_n_7 }),
        .S({\axaddr_incr[8]_i_2_n_0 ,\axaddr_incr[8]_i_3_n_0 ,\axaddr_incr[8]_i_4_n_0 ,\axaddr_incr[8]_i_5_n_0 }));
  FDRE \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(\axaddr_incr[0]_i_1_n_0 ),
        .D(\axaddr_incr_reg[8]_i_1_n_6 ),
        .Q(axaddr_incr_reg[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1 
       (.I0(E),
        .I1(\m_payload_i_reg[51] [6]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(m_valid_i_reg),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
    \axlen_cnt[3]_i_1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(m_valid_i_reg),
        .I5(\m_payload_i_reg[47] ),
        .O(\axlen_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888BB8)) 
    \axlen_cnt[4]_i_1 
       (.I0(\m_payload_i_reg[51] [7]),
        .I1(E),
        .I2(\axlen_cnt[4]_i_2_n_0 ),
        .I3(\axlen_cnt_reg_n_0_[4] ),
        .I4(\axlen_cnt_reg[4]_0 ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axlen_cnt[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axlen_cnt_reg_n_0_[3] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88888BB8)) 
    \axlen_cnt[5]_i_1 
       (.I0(\m_payload_i_reg[51] [8]),
        .I1(E),
        .I2(\axlen_cnt[7]_i_4_n_0 ),
        .I3(\axlen_cnt_reg_n_0_[5] ),
        .I4(\axlen_cnt_reg[4]_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hF88FF8F888888888)) 
    \axlen_cnt[6]_i_1 
       (.I0(E),
        .I1(\m_payload_i_reg[51] [9]),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt_reg_n_0_[5] ),
        .I4(\axlen_cnt[7]_i_4_n_0 ),
        .I5(m_valid_i_reg),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hF88FF8F888888888)) 
    \axlen_cnt[7]_i_2 
       (.I0(E),
        .I1(\m_payload_i_reg[51] [10]),
        .I2(\axlen_cnt_reg_n_0_[7] ),
        .I3(\axlen_cnt[7]_i_3_n_0 ),
        .I4(\axlen_cnt[7]_i_4_n_0 ),
        .I5(m_valid_i_reg),
        .O(p_1_in[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \axlen_cnt[7]_i_3 
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt_reg_n_0_[6] ),
        .O(\axlen_cnt[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axlen_cnt[7]_i_4 
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\axlen_cnt_reg_n_0_[4] ),
        .O(\axlen_cnt[7]_i_4_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(p_1_in[2]),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axlen_cnt[3]_i_1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(p_1_in[4]),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(p_1_in[5]),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(p_1_in[6]),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(p_1_in[7]),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF740074)) 
    next_pending_r_i_1
       (.I0(\axlen_cnt_reg[4]_0 ),
        .I1(next),
        .I2(next_pending_r_reg_n_0),
        .I3(E),
        .I4(\m_payload_i_reg[48] ),
        .O(incr_next_pending));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    next_pending_r_i_2__0
       (.I0(\axlen_cnt_reg_n_0_[4] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(\axlen_cnt_reg_n_0_[7] ),
        .I5(\axlen_cnt[7]_i_3_n_0 ),
        .O(\axlen_cnt_reg[4]_0 ));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_0),
        .Q(\axaddr_incr_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_incr_cmd" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_incr_cmd_63
   (incr_next_pending,
    \bus2ip_addr_i_reg[3] ,
    axaddr_incr_reg,
    \axaddr_incr_reg[0]_0 ,
    Q,
    \axlen_cnt_reg[1]_0 ,
    S,
    aclk,
    sel_first_reg_0,
    O,
    sel_first_reg_1,
    \m_payload_i_reg[47] ,
    E,
    \m_payload_i_reg[51] ,
    \state_reg[1]_rep ,
    \m_payload_i_reg[48] ,
    \m_payload_i_reg[3] ,
    \m_payload_i_reg[11] ,
    CO,
    m_valid_i_reg,
    D,
    \state_reg[1] ,
    m_axi_arready);
  output incr_next_pending;
  output [3:0]\bus2ip_addr_i_reg[3] ;
  output [7:0]axaddr_incr_reg;
  output \axaddr_incr_reg[0]_0 ;
  output [0:0]Q;
  output \axlen_cnt_reg[1]_0 ;
  output [3:0]S;
  input aclk;
  input sel_first_reg_0;
  input [3:0]O;
  input sel_first_reg_1;
  input \m_payload_i_reg[47] ;
  input [0:0]E;
  input [11:0]\m_payload_i_reg[51] ;
  input \state_reg[1]_rep ;
  input \m_payload_i_reg[48] ;
  input [3:0]\m_payload_i_reg[3] ;
  input [3:0]\m_payload_i_reg[11] ;
  input [0:0]CO;
  input [0:0]m_valid_i_reg;
  input [0:0]D;
  input [1:0]\state_reg[1] ;
  input m_axi_arready;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire aclk;
  wire \axaddr_incr[4]_i_2__0_n_0 ;
  wire \axaddr_incr[4]_i_3__0_n_0 ;
  wire \axaddr_incr[4]_i_4__0_n_0 ;
  wire \axaddr_incr[4]_i_5__0_n_0 ;
  wire \axaddr_incr[8]_i_2__0_n_0 ;
  wire \axaddr_incr[8]_i_3__0_n_0 ;
  wire \axaddr_incr[8]_i_4__0_n_0 ;
  wire \axaddr_incr[8]_i_5__0_n_0 ;
  wire [7:0]axaddr_incr_reg;
  wire \axaddr_incr_reg[0]_0 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_0 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_1 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_2 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_3 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_4 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_5 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_6 ;
  wire \axaddr_incr_reg[4]_i_1__0_n_7 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_1 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_2 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_3 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_4 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_5 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_6 ;
  wire \axaddr_incr_reg[8]_i_1__0_n_7 ;
  wire \axlen_cnt[1]_i_1__1_n_0 ;
  wire \axlen_cnt[2]_i_1__1_n_0 ;
  wire \axlen_cnt[3]_i_1__1_n_0 ;
  wire \axlen_cnt[4]_i_1__0_n_0 ;
  wire \axlen_cnt[4]_i_2__0_n_0 ;
  wire \axlen_cnt[5]_i_1__0_n_0 ;
  wire \axlen_cnt[6]_i_1__0_n_0 ;
  wire \axlen_cnt[6]_i_2_n_0 ;
  wire \axlen_cnt[7]_i_2__0_n_0 ;
  wire \axlen_cnt[7]_i_3__0_n_0 ;
  wire \axlen_cnt[7]_i_4__0_n_0 ;
  wire \axlen_cnt_reg[1]_0 ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire \axlen_cnt_reg_n_0_[4] ;
  wire \axlen_cnt_reg_n_0_[5] ;
  wire \axlen_cnt_reg_n_0_[6] ;
  wire \axlen_cnt_reg_n_0_[7] ;
  wire [3:0]\bus2ip_addr_i_reg[3] ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire [3:0]\m_payload_i_reg[11] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire \m_payload_i_reg[47] ;
  wire \m_payload_i_reg[48] ;
  wire [11:0]\m_payload_i_reg[51] ;
  wire [0:0]m_valid_i_reg;
  wire next_pending_r_i_2__2_n_0;
  wire next_pending_r_reg_n_0;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire [1:0]\state_reg[1] ;
  wire \state_reg[1]_rep ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \axaddr_incr[0]_i_15 
       (.I0(\m_payload_i_reg[51] [3]),
        .I1(\m_payload_i_reg[51] [4]),
        .I2(\m_payload_i_reg[51] [5]),
        .I3(\state_reg[1] [1]),
        .I4(\state_reg[1] [0]),
        .I5(m_axi_arready),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h2A262A2A2A2A2A2A)) 
    \axaddr_incr[0]_i_16 
       (.I0(\m_payload_i_reg[51] [2]),
        .I1(\m_payload_i_reg[51] [5]),
        .I2(\m_payload_i_reg[51] [4]),
        .I3(\state_reg[1] [1]),
        .I4(\state_reg[1] [0]),
        .I5(m_axi_arready),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0A060A0A0A0A0A0A)) 
    \axaddr_incr[0]_i_17 
       (.I0(\m_payload_i_reg[51] [1]),
        .I1(\m_payload_i_reg[51] [4]),
        .I2(\m_payload_i_reg[51] [5]),
        .I3(\state_reg[1] [1]),
        .I4(\state_reg[1] [0]),
        .I5(m_axi_arready),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0201020202020202)) 
    \axaddr_incr[0]_i_18 
       (.I0(\m_payload_i_reg[51] [0]),
        .I1(\m_payload_i_reg[51] [4]),
        .I2(\m_payload_i_reg[51] [5]),
        .I3(\state_reg[1] [1]),
        .I4(\state_reg[1] [0]),
        .I5(m_axi_arready),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_2__0 
       (.I0(\m_payload_i_reg[3] [3]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[3]),
        .O(\axaddr_incr[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_3__0 
       (.I0(\m_payload_i_reg[3] [2]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[2]),
        .O(\axaddr_incr[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_4__0 
       (.I0(\m_payload_i_reg[3] [1]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[1]),
        .O(\axaddr_incr[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[4]_i_5__0 
       (.I0(\m_payload_i_reg[3] [0]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[0]),
        .O(\axaddr_incr[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_2__0 
       (.I0(\m_payload_i_reg[11] [3]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[7]),
        .O(\axaddr_incr[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_3__0 
       (.I0(\m_payload_i_reg[11] [2]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[6]),
        .O(\axaddr_incr[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_4__0 
       (.I0(\m_payload_i_reg[11] [1]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[5]),
        .O(\axaddr_incr[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_incr[8]_i_5__0 
       (.I0(\m_payload_i_reg[11] [0]),
        .I1(\axaddr_incr_reg[0]_0 ),
        .I2(axaddr_incr_reg[4]),
        .O(\axaddr_incr[8]_i_5__0_n_0 ));
  FDRE \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[0]),
        .Q(\bus2ip_addr_i_reg[3] [0]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_5 ),
        .Q(axaddr_incr_reg[6]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_4 ),
        .Q(axaddr_incr_reg[7]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[1]),
        .Q(\bus2ip_addr_i_reg[3] [1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[2]),
        .Q(\bus2ip_addr_i_reg[3] [2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(O[3]),
        .Q(\bus2ip_addr_i_reg[3] [3]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_7 ),
        .Q(axaddr_incr_reg[0]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[4]_i_1__0 
       (.CI(CO),
        .CO({\axaddr_incr_reg[4]_i_1__0_n_0 ,\axaddr_incr_reg[4]_i_1__0_n_1 ,\axaddr_incr_reg[4]_i_1__0_n_2 ,\axaddr_incr_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[4]_i_1__0_n_4 ,\axaddr_incr_reg[4]_i_1__0_n_5 ,\axaddr_incr_reg[4]_i_1__0_n_6 ,\axaddr_incr_reg[4]_i_1__0_n_7 }),
        .S({\axaddr_incr[4]_i_2__0_n_0 ,\axaddr_incr[4]_i_3__0_n_0 ,\axaddr_incr[4]_i_4__0_n_0 ,\axaddr_incr[4]_i_5__0_n_0 }));
  FDRE \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_6 ),
        .Q(axaddr_incr_reg[1]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_5 ),
        .Q(axaddr_incr_reg[2]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[4]_i_1__0_n_4 ),
        .Q(axaddr_incr_reg[3]),
        .R(1'b0));
  FDRE \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_7 ),
        .Q(axaddr_incr_reg[4]),
        .R(1'b0));
  CARRY4 \axaddr_incr_reg[8]_i_1__0 
       (.CI(\axaddr_incr_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_1__0_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_1__0_n_1 ,\axaddr_incr_reg[8]_i_1__0_n_2 ,\axaddr_incr_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_incr_reg[8]_i_1__0_n_4 ,\axaddr_incr_reg[8]_i_1__0_n_5 ,\axaddr_incr_reg[8]_i_1__0_n_6 ,\axaddr_incr_reg[8]_i_1__0_n_7 }),
        .S({\axaddr_incr[8]_i_2__0_n_0 ,\axaddr_incr[8]_i_3__0_n_0 ,\axaddr_incr[8]_i_4__0_n_0 ,\axaddr_incr[8]_i_5__0_n_0 }));
  FDRE \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(sel_first_reg_0),
        .D(\axaddr_incr_reg[8]_i_1__0_n_6 ),
        .Q(axaddr_incr_reg[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(E),
        .I1(\m_payload_i_reg[51] [6]),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg[1]_0 ),
        .O(\axlen_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(E),
        .I1(\m_payload_i_reg[51] [7]),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .I3(Q),
        .I4(\axlen_cnt_reg_n_0_[1] ),
        .I5(\axlen_cnt_reg[1]_0 ),
        .O(\axlen_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(Q),
        .I4(\axlen_cnt_reg[1]_0 ),
        .I5(\m_payload_i_reg[47] ),
        .O(\axlen_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF88FF8F888888888)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(E),
        .I1(\m_payload_i_reg[51] [8]),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .I4(\axlen_cnt[4]_i_2__0_n_0 ),
        .I5(\axlen_cnt_reg[1]_0 ),
        .O(\axlen_cnt[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axlen_cnt[4]_i_2__0 
       (.I0(Q),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[2] ),
        .O(\axlen_cnt[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h8FF88888)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(E),
        .I1(\m_payload_i_reg[51] [9]),
        .I2(\axlen_cnt_reg_n_0_[5] ),
        .I3(\axlen_cnt[6]_i_2_n_0 ),
        .I4(\axlen_cnt_reg[1]_0 ),
        .O(\axlen_cnt[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8F88FF888888888)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(E),
        .I1(\m_payload_i_reg[51] [10]),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt[6]_i_2_n_0 ),
        .I4(\axlen_cnt_reg_n_0_[5] ),
        .I5(\axlen_cnt_reg[1]_0 ),
        .O(\axlen_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axlen_cnt[6]_i_2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[4] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[2] ),
        .I4(Q),
        .O(\axlen_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \axlen_cnt[6]_i_3 
       (.I0(E),
        .I1(\axlen_cnt_reg_n_0_[7] ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt_reg_n_0_[5] ),
        .I4(\axlen_cnt[7]_i_4__0_n_0 ),
        .O(\axlen_cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCC0CC)) 
    \axlen_cnt[7]_i_2__0 
       (.I0(\m_payload_i_reg[51] [11]),
        .I1(\axlen_cnt_reg_n_0_[7] ),
        .I2(\axlen_cnt[7]_i_3__0_n_0 ),
        .I3(\axlen_cnt[7]_i_4__0_n_0 ),
        .I4(Q),
        .I5(E),
        .O(\axlen_cnt[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axlen_cnt[7]_i_3__0 
       (.I0(\axlen_cnt_reg_n_0_[5] ),
        .I1(\axlen_cnt_reg_n_0_[6] ),
        .O(\axlen_cnt[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axlen_cnt[7]_i_4__0 
       (.I0(\axlen_cnt_reg_n_0_[2] ),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[4] ),
        .I3(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[7]_i_4__0_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_1__1_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[4]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[5]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[6]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[7]_i_2__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h505CFF5C)) 
    next_pending_r_i_1__2
       (.I0(next_pending_r_i_2__2_n_0),
        .I1(next_pending_r_reg_n_0),
        .I2(\state_reg[1]_rep ),
        .I3(E),
        .I4(\m_payload_i_reg[48] ),
        .O(incr_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    next_pending_r_i_2__2
       (.I0(\axlen_cnt[7]_i_4__0_n_0 ),
        .I1(\axlen_cnt_reg_n_0_[5] ),
        .I2(\axlen_cnt_reg_n_0_[6] ),
        .I3(\axlen_cnt_reg_n_0_[7] ),
        .O(next_pending_r_i_2__2_n_0));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(next_pending_r_reg_n_0),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(\axaddr_incr_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_r_channel" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_r_channel
   (m_valid_i_reg,
    \state_reg[1]_rep ,
    m_axi_rready,
    out,
    \skid_buffer_reg[46] ,
    \state_reg[1]_rep_0 ,
    aclk,
    r_rlast,
    si_rs_rready,
    m_axi_rvalid,
    in,
    areset_d1,
    D);
  output m_valid_i_reg;
  output \state_reg[1]_rep ;
  output m_axi_rready;
  output [33:0]out;
  output [12:0]\skid_buffer_reg[46] ;
  input \state_reg[1]_rep_0 ;
  input aclk;
  input r_rlast;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input areset_d1;
  input [11:0]D;

  wire [11:0]D;
  wire aclk;
  wire areset_d1;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_valid_i_reg;
  wire [33:0]out;
  wire r_push_r;
  wire r_rlast;
  wire rd_data_fifo_0_n_0;
  wire rd_data_fifo_0_n_3;
  wire si_rs_rready;
  wire [12:0]\skid_buffer_reg[46] ;
  wire \state_reg[1]_rep ;
  wire \state_reg[1]_rep_0 ;
  wire [12:0]trans_in;
  wire transaction_fifo_0_n_1;

  FDRE \r_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(trans_in[1]),
        .R(1'b0));
  FDRE \r_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(trans_in[11]),
        .R(1'b0));
  FDRE \r_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(trans_in[12]),
        .R(1'b0));
  FDRE \r_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(trans_in[2]),
        .R(1'b0));
  FDRE \r_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(trans_in[3]),
        .R(1'b0));
  FDRE \r_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(trans_in[4]),
        .R(1'b0));
  FDRE \r_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(trans_in[5]),
        .R(1'b0));
  FDRE \r_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(trans_in[6]),
        .R(1'b0));
  FDRE \r_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(trans_in[7]),
        .R(1'b0));
  FDRE \r_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(trans_in[8]),
        .R(1'b0));
  FDRE \r_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(trans_in[9]),
        .R(1'b0));
  FDRE \r_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(trans_in[10]),
        .R(1'b0));
  FDRE r_push_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\state_reg[1]_rep_0 ),
        .Q(r_push_r),
        .R(1'b0));
  FDRE r_rlast_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_rlast),
        .Q(trans_in[0]),
        .R(1'b0));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1 rd_data_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[1]_rep__3_0 (rd_data_fifo_0_n_0),
        .\cnt_read_reg[2]_rep__0_0 (transaction_fifo_0_n_1),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_valid_i_reg(m_valid_i_reg),
        .out(out),
        .si_rs_rready(si_rs_rready),
        .\state_reg[1]_rep (rd_data_fifo_0_n_3));
  zynq_bd_axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2 transaction_fifo_0
       (.aclk(aclk),
        .areset_d1(areset_d1),
        .\cnt_read_reg[0]_rep__3 (rd_data_fifo_0_n_3),
        .\cnt_read_reg[3]_rep__2 (m_valid_i_reg),
        .in(trans_in),
        .m_valid_i_reg(transaction_fifo_0_n_1),
        .r_push_r(r_push_r),
        .s_ready_i_reg(rd_data_fifo_0_n_0),
        .si_rs_rready(si_rs_rready),
        .\skid_buffer_reg[46] (\skid_buffer_reg[46] ),
        .\state_reg[1]_rep (\state_reg[1]_rep ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm
   (D,
    \axaddr_offset_r_reg[0] ,
    \axaddr_offset_r_reg[0]_0 ,
    r_push_r_reg,
    \m_payload_i_reg[0] ,
    \m_payload_i_reg[0]_0 ,
    \axlen_cnt_reg[0] ,
    \wrap_second_len_r_reg[3] ,
    E,
    s_axburst_eq0_reg,
    wrap_next_pending,
    sel_first_i,
    s_axburst_eq1_reg,
    \axlen_cnt_reg[3] ,
    \axaddr_incr_reg[0] ,
    m_axi_arvalid,
    m_valid_i0,
    \m_payload_i_reg[0]_1 ,
    sel_first_reg,
    sel_first_reg_0,
    Q,
    si_rs_arvalid,
    \axaddr_offset_r_reg[3] ,
    m_axi_arready,
    s_axburst_eq1_reg_0,
    \cnt_read_reg[1]_rep__0 ,
    \m_payload_i_reg[44] ,
    \axlen_cnt_reg[0]_0 ,
    \axlen_cnt_reg[7] ,
    \wrap_second_len_r_reg[2] ,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[47] ,
    \m_payload_i_reg[35]_0 ,
    \axaddr_offset_r_reg[0]_1 ,
    \m_payload_i_reg[3] ,
    incr_next_pending,
    \m_payload_i_reg[46] ,
    \state_reg[1]_0 ,
    next_pending_r_reg,
    areset_d1,
    sel_first_reg_1,
    sel_first_reg_2,
    s_axi_arvalid,
    s_ready_i_reg,
    sel_first_reg_3,
    aclk);
  output [1:0]D;
  output [1:0]\axaddr_offset_r_reg[0] ;
  output [0:0]\axaddr_offset_r_reg[0]_0 ;
  output r_push_r_reg;
  output \m_payload_i_reg[0] ;
  output \m_payload_i_reg[0]_0 ;
  output [0:0]\axlen_cnt_reg[0] ;
  output [1:0]\wrap_second_len_r_reg[3] ;
  output [0:0]E;
  output s_axburst_eq0_reg;
  output wrap_next_pending;
  output sel_first_i;
  output s_axburst_eq1_reg;
  output [0:0]\axlen_cnt_reg[3] ;
  output \axaddr_incr_reg[0] ;
  output m_axi_arvalid;
  output m_valid_i0;
  output [0:0]\m_payload_i_reg[0]_1 ;
  output sel_first_reg;
  output sel_first_reg_0;
  input [1:0]Q;
  input si_rs_arvalid;
  input \axaddr_offset_r_reg[3] ;
  input m_axi_arready;
  input s_axburst_eq1_reg_0;
  input \cnt_read_reg[1]_rep__0 ;
  input [1:0]\m_payload_i_reg[44] ;
  input [0:0]\axlen_cnt_reg[0]_0 ;
  input \axlen_cnt_reg[7] ;
  input [1:0]\wrap_second_len_r_reg[2] ;
  input \m_payload_i_reg[35] ;
  input [1:0]\m_payload_i_reg[47] ;
  input \m_payload_i_reg[35]_0 ;
  input [0:0]\axaddr_offset_r_reg[0]_1 ;
  input \m_payload_i_reg[3] ;
  input incr_next_pending;
  input \m_payload_i_reg[46] ;
  input \state_reg[1]_0 ;
  input next_pending_r_reg;
  input areset_d1;
  input sel_first_reg_1;
  input sel_first_reg_2;
  input s_axi_arvalid;
  input s_ready_i_reg;
  input sel_first_reg_3;
  input aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire \axaddr_incr_reg[0] ;
  wire [1:0]\axaddr_offset_r_reg[0] ;
  wire [0:0]\axaddr_offset_r_reg[0]_0 ;
  wire [0:0]\axaddr_offset_r_reg[0]_1 ;
  wire \axaddr_offset_r_reg[3] ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [0:0]\axlen_cnt_reg[0]_0 ;
  wire [0:0]\axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[7] ;
  wire \cnt_read_reg[1]_rep__0 ;
  wire incr_next_pending;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \m_payload_i_reg[0] ;
  wire \m_payload_i_reg[0]_0 ;
  wire [0:0]\m_payload_i_reg[0]_1 ;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[35]_0 ;
  wire \m_payload_i_reg[3] ;
  wire [1:0]\m_payload_i_reg[44] ;
  wire \m_payload_i_reg[46] ;
  wire [1:0]\m_payload_i_reg[47] ;
  wire m_valid_i0;
  wire next_pending_r_reg;
  wire [1:0]next_state;
  wire r_push_r_reg;
  wire s_axburst_eq0_reg;
  wire s_axburst_eq1_reg;
  wire s_axburst_eq1_reg_0;
  wire s_axi_arvalid;
  wire s_ready_i_reg;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire sel_first_reg_3;
  wire si_rs_arvalid;
  wire \state_reg[1]_0 ;
  wire \wrap_cnt_r[3]_i_2__0_n_0 ;
  wire wrap_next_pending;
  wire [1:0]\wrap_second_len_r_reg[2] ;
  wire [1:0]\wrap_second_len_r_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(sel_first_reg_2),
        .I1(m_axi_arready),
        .I2(\m_payload_i_reg[0]_0 ),
        .I3(\m_payload_i_reg[0] ),
        .O(\axaddr_incr_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAACAAAAAAA0AA)) 
    \axaddr_offset_r[0]_i_1__0 
       (.I0(\axaddr_offset_r_reg[0]_1 ),
        .I1(\m_payload_i_reg[44] [1]),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(si_rs_arvalid),
        .I4(\axaddr_offset_r_reg[0] [0]),
        .I5(\m_payload_i_reg[3] ),
        .O(\axaddr_offset_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(\axaddr_offset_r_reg[0] [0]),
        .I1(si_rs_arvalid),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(\m_payload_i_reg[44] [1]),
        .I4(\axlen_cnt_reg[0]_0 ),
        .I5(\axlen_cnt_reg[7] ),
        .O(\axlen_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(m_axi_arready),
        .I2(\m_payload_i_reg[0]_0 ),
        .I3(\m_payload_i_reg[0] ),
        .O(\axlen_cnt_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_arvalid_INST_0
       (.I0(\m_payload_i_reg[0]_0 ),
        .I1(\m_payload_i_reg[0] ),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \m_payload_i[31]_i_1 
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(si_rs_arvalid),
        .O(\m_payload_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFF70FFFF)) 
    m_valid_i_i_1__0
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(si_rs_arvalid),
        .I3(s_axi_arvalid),
        .I4(s_ready_i_reg),
        .O(m_valid_i0));
  LUT5 #(
    .INIT(32'hFF53DC50)) 
    next_pending_r_i_1__1
       (.I0(\m_payload_i_reg[46] ),
        .I1(r_push_r_reg),
        .I2(E),
        .I3(\state_reg[1]_0 ),
        .I4(next_pending_r_reg),
        .O(wrap_next_pending));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h40)) 
    r_push_r_i_1
       (.I0(\m_payload_i_reg[0] ),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(m_axi_arready),
        .O(r_push_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1__0
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[44] [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq0_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1__0
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[44] [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq1_reg));
  LUT6 #(
    .INIT(64'hFCFFFFFFCCCECCCE)) 
    sel_first_i_1__0
       (.I0(si_rs_arvalid),
        .I1(areset_d1),
        .I2(\m_payload_i_reg[0] ),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(m_axi_arready),
        .I5(sel_first_reg_1),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4F4C)) 
    sel_first_i_1__3
       (.I0(m_axi_arready),
        .I1(sel_first_reg_2),
        .I2(\axaddr_offset_r_reg[0] [0]),
        .I3(si_rs_arvalid),
        .I4(\axaddr_offset_r_reg[0] [1]),
        .I5(areset_d1),
        .O(sel_first_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4F4C)) 
    sel_first_i_1__4
       (.I0(m_axi_arready),
        .I1(sel_first_reg_3),
        .I2(\axaddr_offset_r_reg[0] [0]),
        .I3(si_rs_arvalid),
        .I4(\axaddr_offset_r_reg[0] [1]),
        .I5(areset_d1),
        .O(sel_first_reg_0));
  LUT6 #(
    .INIT(64'h0FFF0FF007000700)) 
    \state[0]_i_1__0 
       (.I0(m_axi_arready),
        .I1(s_axburst_eq1_reg_0),
        .I2(\axaddr_offset_r_reg[0] [1]),
        .I3(\axaddr_offset_r_reg[0] [0]),
        .I4(si_rs_arvalid),
        .I5(\cnt_read_reg[1]_rep__0 ),
        .O(next_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00083838)) 
    \state[1]_i_1__0 
       (.I0(m_axi_arready),
        .I1(\m_payload_i_reg[0]_0 ),
        .I2(\m_payload_i_reg[0] ),
        .I3(s_axburst_eq1_reg_0),
        .I4(\cnt_read_reg[1]_rep__0 ),
        .O(next_state[1]));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(\axaddr_offset_r_reg[0] [0]),
        .R(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[0]" *) 
  FDRE \state_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(\m_payload_i_reg[0]_0 ),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(\axaddr_offset_r_reg[0] [1]),
        .R(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "state_reg[1]" *) 
  FDRE \state_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(\m_payload_i_reg[0] ),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrap_boundary_axaddr_r[11]_i_1__0 
       (.I0(\m_payload_i_reg[0]_0 ),
        .I1(si_rs_arvalid),
        .I2(\m_payload_i_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h5575AA8A5545AA8A)) 
    \wrap_cnt_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\axaddr_offset_r_reg[0] [1]),
        .I2(si_rs_arvalid),
        .I3(\axaddr_offset_r_reg[0] [0]),
        .I4(\axaddr_offset_r_reg[3] ),
        .I5(\axaddr_offset_r_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wrap_cnt_r[3]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3] [1]),
        .I1(\wrap_second_len_r_reg[2] [0]),
        .I2(\wrap_cnt_r[3]_i_2__0_n_0 ),
        .I3(\wrap_second_len_r_reg[2] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDD11DD11DD11DDF1)) 
    \wrap_cnt_r[3]_i_2__0 
       (.I0(Q[0]),
        .I1(E),
        .I2(\m_payload_i_reg[35] ),
        .I3(\axaddr_offset_r_reg[0]_0 ),
        .I4(\m_payload_i_reg[47] [0]),
        .I5(\m_payload_i_reg[47] [1]),
        .O(\wrap_cnt_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAA8AAABAAA8A)) 
    \wrap_second_len_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\axaddr_offset_r_reg[0] [1]),
        .I2(si_rs_arvalid),
        .I3(\axaddr_offset_r_reg[0] [0]),
        .I4(\axaddr_offset_r_reg[3] ),
        .I5(\axaddr_offset_r_reg[0]_0 ),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFF4FF44444444)) 
    \wrap_second_len_r[3]_i_1__0 
       (.I0(E),
        .I1(Q[1]),
        .I2(\axaddr_offset_r_reg[0]_0 ),
        .I3(\m_payload_i_reg[35] ),
        .I4(\m_payload_i_reg[47] [0]),
        .I5(\m_payload_i_reg[35]_0 ),
        .O(\wrap_second_len_r_reg[3] [1]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_simple_fifo" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_simple_fifo
   (\cnt_read_reg[0]_rep__0_0 ,
    \cnt_read_reg[1]_rep__1_0 ,
    SR,
    bresp_push,
    bvalid_i_reg,
    out,
    b_push,
    shandshake_r,
    areset_d1,
    Q,
    mhandshake_r,
    si_rs_bready,
    si_rs_bvalid,
    \cnt_read_reg[1]_0 ,
    in,
    aclk);
  output \cnt_read_reg[0]_rep__0_0 ;
  output \cnt_read_reg[1]_rep__1_0 ;
  output [0:0]SR;
  output bresp_push;
  output bvalid_i_reg;
  output [11:0]out;
  input b_push;
  input shandshake_r;
  input areset_d1;
  input [7:0]Q;
  input mhandshake_r;
  input si_rs_bready;
  input si_rs_bvalid;
  input [1:0]\cnt_read_reg[1]_0 ;
  input [19:0]in;
  input aclk;

  wire [7:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bresp_push;
  wire bvalid_i_i_2_n_0;
  wire bvalid_i_reg;
  wire [1:1]cnt_read;
  wire \cnt_read[0]_i_1_n_0 ;
  wire [1:0]cnt_read_0;
  wire \cnt_read_reg[0]_rep__0_0 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire [1:0]\cnt_read_reg[1]_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep__1_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire [19:0]in;
  wire \memory_reg[3][0]_srl4_i_2__0_n_0 ;
  wire \memory_reg[3][0]_srl4_i_3_n_0 ;
  wire \memory_reg[3][0]_srl4_i_4_n_0 ;
  wire \memory_reg[3][0]_srl4_i_5_n_0 ;
  wire \memory_reg[3][0]_srl4_i_6_n_0 ;
  wire \memory_reg[3][0]_srl4_i_7_n_0 ;
  wire \memory_reg[3][0]_srl4_n_0 ;
  wire \memory_reg[3][1]_srl4_n_0 ;
  wire \memory_reg[3][2]_srl4_n_0 ;
  wire \memory_reg[3][3]_srl4_n_0 ;
  wire \memory_reg[3][4]_srl4_n_0 ;
  wire \memory_reg[3][5]_srl4_n_0 ;
  wire \memory_reg[3][6]_srl4_n_0 ;
  wire \memory_reg[3][7]_srl4_n_0 ;
  wire mhandshake_r;
  wire [11:0]out;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;

  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bresp_cnt[7]_i_1 
       (.I0(areset_d1),
        .I1(bresp_push),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    bvalid_i_i_1
       (.I0(bvalid_i_i_2_n_0),
        .I1(si_rs_bready),
        .I2(si_rs_bvalid),
        .I3(areset_d1),
        .O(bvalid_i_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF00070707)) 
    bvalid_i_i_2
       (.I0(\cnt_read_reg[0]_rep__0_0 ),
        .I1(\cnt_read_reg[1]_rep__1_0 ),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_0 [1]),
        .I4(\cnt_read_reg[1]_0 [0]),
        .I5(si_rs_bvalid),
        .O(bvalid_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1 
       (.I0(\cnt_read_reg[0]_rep__0_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1 
       (.I0(\cnt_read_reg[0]_rep__0_0 ),
        .I1(b_push),
        .I2(shandshake_r),
        .I3(\cnt_read_reg[1]_rep__1_0 ),
        .O(cnt_read));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read_0[0]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read),
        .Q(cnt_read_0[1]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read),
        .Q(\cnt_read_reg[1]_rep__1_0 ),
        .S(areset_d1));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\memory_reg[3][0]_srl4_n_0 ));
  LUT5 #(
    .INIT(32'h00000090)) 
    \memory_reg[3][0]_srl4_i_1__0 
       (.I0(Q[7]),
        .I1(\memory_reg[3][7]_srl4_n_0 ),
        .I2(\memory_reg[3][0]_srl4_i_2__0_n_0 ),
        .I3(\memory_reg[3][0]_srl4_i_3_n_0 ),
        .I4(\memory_reg[3][0]_srl4_i_4_n_0 ),
        .O(bresp_push));
  LUT5 #(
    .INIT(32'h90990000)) 
    \memory_reg[3][0]_srl4_i_2__0 
       (.I0(\memory_reg[3][2]_srl4_n_0 ),
        .I1(Q[2]),
        .I2(\memory_reg[3][4]_srl4_n_0 ),
        .I3(Q[4]),
        .I4(mhandshake_r),
        .O(\memory_reg[3][0]_srl4_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFFEAEA)) 
    \memory_reg[3][0]_srl4_i_3 
       (.I0(\memory_reg[3][0]_srl4_i_5_n_0 ),
        .I1(\cnt_read_reg[1]_rep__1_0 ),
        .I2(\cnt_read_reg[0]_rep__0_0 ),
        .I3(\memory_reg[3][1]_srl4_n_0 ),
        .I4(Q[1]),
        .I5(\memory_reg[3][0]_srl4_i_6_n_0 ),
        .O(\memory_reg[3][0]_srl4_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \memory_reg[3][0]_srl4_i_4 
       (.I0(Q[6]),
        .I1(\memory_reg[3][6]_srl4_n_0 ),
        .I2(\memory_reg[3][1]_srl4_n_0 ),
        .I3(Q[1]),
        .I4(\memory_reg[3][0]_srl4_i_7_n_0 ),
        .O(\memory_reg[3][0]_srl4_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \memory_reg[3][0]_srl4_i_5 
       (.I0(Q[3]),
        .I1(\memory_reg[3][3]_srl4_n_0 ),
        .I2(Q[6]),
        .I3(\memory_reg[3][6]_srl4_n_0 ),
        .O(\memory_reg[3][0]_srl4_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \memory_reg[3][0]_srl4_i_6 
       (.I0(\memory_reg[3][4]_srl4_n_0 ),
        .I1(Q[4]),
        .I2(\memory_reg[3][5]_srl4_n_0 ),
        .I3(Q[5]),
        .I4(\memory_reg[3][0]_srl4_n_0 ),
        .I5(Q[0]),
        .O(\memory_reg[3][0]_srl4_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \memory_reg[3][0]_srl4_i_7 
       (.I0(\memory_reg[3][3]_srl4_n_0 ),
        .I1(Q[3]),
        .I2(\memory_reg[3][5]_srl4_n_0 ),
        .I3(Q[5]),
        .O(\memory_reg[3][0]_srl4_i_7_n_0 ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][10]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[2]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][11]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[3]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][12]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[4]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][13]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[5]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][14]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[6]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][15]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[7]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][16]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[8]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][17]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[9]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][18]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[10]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][19]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[11]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\memory_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][2]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[2]),
        .Q(\memory_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][3]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[3]),
        .Q(\memory_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][4]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[4]),
        .Q(\memory_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][5]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep__0_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[5]),
        .Q(\memory_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][6]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[6]),
        .Q(\memory_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][7]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[7]),
        .Q(\memory_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][8]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[0]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][9]_srl4 
       (.A0(\cnt_read_reg[0]_rep_n_0 ),
        .A1(\cnt_read_reg[1]_rep_n_0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[1]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_simple_fifo" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0
   (Q,
    s_bresp_acc,
    mhandshake,
    m_axi_bready,
    \skid_buffer_reg[1] ,
    bresp_push,
    shandshake_r,
    m_axi_bresp,
    in,
    m_axi_bvalid,
    mhandshake_r,
    aclk,
    areset_d1);
  output [1:0]Q;
  output s_bresp_acc;
  output mhandshake;
  output m_axi_bready;
  output [1:0]\skid_buffer_reg[1] ;
  input bresp_push;
  input shandshake_r;
  input [1:0]m_axi_bresp;
  input [1:0]in;
  input m_axi_bvalid;
  input mhandshake_r;
  input aclk;
  input areset_d1;

  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire bresp_push;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire [1:0]in;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire s_bresp_acc;
  wire shandshake_r;
  wire [1:0]\skid_buffer_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1__0 
       (.I0(Q[0]),
        .I1(bresp_push),
        .I2(shandshake_r),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1__0 
       (.I0(Q[0]),
        .I1(bresp_push),
        .I2(shandshake_r),
        .I3(Q[1]),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .S(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_bready_INST_0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(mhandshake_r),
        .O(m_axi_bready));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\skid_buffer_reg[1] [0]));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\skid_buffer_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    mhandshake_r_i_1
       (.I0(m_axi_bvalid),
        .I1(mhandshake_r),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(mhandshake));
  LUT5 #(
    .INIT(32'h088A0808)) 
    \s_bresp_acc[1]_i_2 
       (.I0(mhandshake),
        .I1(m_axi_bresp[1]),
        .I2(in[1]),
        .I3(in[0]),
        .I4(m_axi_bresp[0]),
        .O(s_bresp_acc));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_simple_fifo" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1
   (\cnt_read_reg[1]_rep__3_0 ,
    m_valid_i_reg,
    m_axi_rready,
    \state_reg[1]_rep ,
    out,
    si_rs_rready,
    m_axi_rvalid,
    \cnt_read_reg[2]_rep__0_0 ,
    in,
    aclk,
    areset_d1);
  output \cnt_read_reg[1]_rep__3_0 ;
  output m_valid_i_reg;
  output m_axi_rready;
  output \state_reg[1]_rep ;
  output [33:0]out;
  input si_rs_rready;
  input m_axi_rvalid;
  input \cnt_read_reg[2]_rep__0_0 ;
  input [33:0]in;
  input aclk;
  input areset_d1;

  wire aclk;
  wire areset_d1;
  wire [4:0]cnt_read;
  wire \cnt_read[0]_i_1__1_n_0 ;
  wire \cnt_read[1]_i_1__1_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[3]_i_2_n_0 ;
  wire \cnt_read[4]_i_1_n_0 ;
  wire \cnt_read[4]_i_2_n_0 ;
  wire \cnt_read[4]_i_3_n_0 ;
  wire \cnt_read_reg[0]_rep__0_n_0 ;
  wire \cnt_read_reg[0]_rep__1_n_0 ;
  wire \cnt_read_reg[0]_rep__2_n_0 ;
  wire \cnt_read_reg[0]_rep__3_n_0 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep__1_n_0 ;
  wire \cnt_read_reg[1]_rep__2_n_0 ;
  wire \cnt_read_reg[1]_rep__3_0 ;
  wire \cnt_read_reg[1]_rep__3_n_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire \cnt_read_reg[2]_rep__0_0 ;
  wire \cnt_read_reg[2]_rep__0_n_0 ;
  wire \cnt_read_reg[2]_rep__1_n_0 ;
  wire \cnt_read_reg[2]_rep__2_n_0 ;
  wire \cnt_read_reg[2]_rep_n_0 ;
  wire \cnt_read_reg[3]_rep__0_n_0 ;
  wire \cnt_read_reg[3]_rep__1_n_0 ;
  wire \cnt_read_reg[3]_rep__2_n_0 ;
  wire \cnt_read_reg[3]_rep_n_0 ;
  wire \cnt_read_reg[4]_rep__0_n_0 ;
  wire \cnt_read_reg[4]_rep__1_n_0 ;
  wire \cnt_read_reg[4]_rep__2_n_0 ;
  wire \cnt_read_reg[4]_rep_n_0 ;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_valid_i_reg;
  wire [33:0]out;
  wire si_rs_rready;
  wire \state_reg[1]_rep ;
  wire wr_en0;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h96)) 
    \cnt_read[0]_i_1__1 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(\cnt_read_reg[1]_rep__3_0 ),
        .I2(\cnt_read[3]_i_2_n_0 ),
        .O(\cnt_read[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \cnt_read[1]_i_1__1 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(\cnt_read_reg[1]_rep__3_0 ),
        .I2(\cnt_read[3]_i_2_n_0 ),
        .I3(\cnt_read_reg[1]_rep__2_n_0 ),
        .O(\cnt_read[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \cnt_read[2]_i_1 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(\cnt_read_reg[0]_rep__2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__3_0 ),
        .I3(\cnt_read[3]_i_2_n_0 ),
        .I4(\cnt_read_reg[2]_rep__2_n_0 ),
        .O(\cnt_read[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFB20000004)) 
    \cnt_read[3]_i_1 
       (.I0(\cnt_read_reg[1]_rep__2_n_0 ),
        .I1(\cnt_read[3]_i_2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__3_0 ),
        .I3(\cnt_read_reg[0]_rep__2_n_0 ),
        .I4(\cnt_read_reg[2]_rep__2_n_0 ),
        .I5(\cnt_read_reg[3]_rep__2_n_0 ),
        .O(\cnt_read[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08808880FFFFFFFF)) 
    \cnt_read[3]_i_2 
       (.I0(\cnt_read_reg[4]_rep__2_n_0 ),
        .I1(\cnt_read_reg[3]_rep__2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__3_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_n_0 ),
        .I4(\cnt_read_reg[0]_rep__3_n_0 ),
        .I5(m_axi_rvalid),
        .O(\cnt_read[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cnt_read[3]_i_3 
       (.I0(m_valid_i_reg),
        .I1(si_rs_rready),
        .O(\cnt_read_reg[1]_rep__3_0 ));
  LUT5 #(
    .INIT(32'h9AA69AAA)) 
    \cnt_read[4]_i_1 
       (.I0(\cnt_read_reg[4]_rep__2_n_0 ),
        .I1(\cnt_read[4]_i_2_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_n_0 ),
        .I3(\cnt_read_reg[3]_rep__2_n_0 ),
        .I4(\cnt_read[4]_i_3_n_0 ),
        .O(\cnt_read[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7F77)) 
    \cnt_read[4]_i_2 
       (.I0(\cnt_read_reg[1]_rep__3_n_0 ),
        .I1(\cnt_read_reg[0]_rep__3_n_0 ),
        .I2(m_valid_i_reg),
        .I3(si_rs_rready),
        .I4(\cnt_read[3]_i_2_n_0 ),
        .O(\cnt_read[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \cnt_read[4]_i_3 
       (.I0(\cnt_read_reg[0]_rep__2_n_0 ),
        .I1(si_rs_rready),
        .I2(m_valid_i_reg),
        .I3(\cnt_read[3]_i_2_n_0 ),
        .I4(\cnt_read_reg[1]_rep__2_n_0 ),
        .O(\cnt_read[4]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__1_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__2_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__3 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[0]_rep__3_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__1_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__2_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__3 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(\cnt_read_reg[1]_rep__3_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read[2]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__1_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(\cnt_read_reg[2]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(cnt_read[3]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__1_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(\cnt_read_reg[3]_rep__2_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(cnt_read[4]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__1_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(\cnt_read_reg[4]_rep__2_n_0 ),
        .S(areset_d1));
  LUT5 #(
    .INIT(32'hF77F777F)) 
    m_axi_rready_INST_0
       (.I0(\cnt_read_reg[4]_rep__2_n_0 ),
        .I1(\cnt_read_reg[3]_rep__2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__2_n_0 ),
        .I3(\cnt_read_reg[2]_rep__2_n_0 ),
        .I4(\cnt_read_reg[0]_rep__2_n_0 ),
        .O(m_axi_rready));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    m_valid_i_i_2
       (.I0(\cnt_read_reg[3]_rep__2_n_0 ),
        .I1(\cnt_read_reg[4]_rep__2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__3_n_0 ),
        .I3(\cnt_read_reg[0]_rep__3_n_0 ),
        .I4(\cnt_read_reg[2]_rep__2_n_0 ),
        .I5(\cnt_read_reg[2]_rep__0_0 ),
        .O(m_valid_i_reg));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h800AAAAAAAAAAAAA)) 
    \memory_reg[31][0]_srl32_i_1 
       (.I0(m_axi_rvalid),
        .I1(\cnt_read_reg[0]_rep__3_n_0 ),
        .I2(\cnt_read_reg[2]_rep__2_n_0 ),
        .I3(\cnt_read_reg[1]_rep__3_n_0 ),
        .I4(\cnt_read_reg[3]_rep__2_n_0 ),
        .I5(\cnt_read_reg[4]_rep__2_n_0 ),
        .O(wr_en0));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][13]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[13]),
        .Q31(\NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][14]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[14]),
        .Q31(\NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][15]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[15]),
        .Q31(\NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][16]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[16]),
        .Q31(\NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][17]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[17]),
        .Q31(\NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][18]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[18]),
        .Q31(\NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][19]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[19]),
        .Q31(\NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][20]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[20]),
        .Q(out[20]),
        .Q31(\NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][21]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[21]),
        .Q(out[21]),
        .Q31(\NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][22]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[22]),
        .Q(out[22]),
        .Q31(\NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][23]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[23]),
        .Q(out[23]),
        .Q31(\NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][24]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[24]),
        .Q(out[24]),
        .Q31(\NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][25]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[25]),
        .Q(out[25]),
        .Q31(\NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][26]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[26]),
        .Q(out[26]),
        .Q31(\NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][27]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[27]),
        .Q(out[27]),
        .Q31(\NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][28]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[28]),
        .Q(out[28]),
        .Q31(\NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][29]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[29]),
        .Q(out[29]),
        .Q31(\NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][30]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[30]),
        .Q(out[30]),
        .Q31(\NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][31]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[31]),
        .Q(out[31]),
        .Q31(\NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][32]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[32]),
        .Q(out[32]),
        .Q31(\NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][33]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[33]),
        .Q(out[33]),
        .Q31(\NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A({\cnt_read_reg[4]_rep__1_n_0 ,\cnt_read_reg[3]_rep__1_n_0 ,\cnt_read_reg[2]_rep__1_n_0 ,\cnt_read_reg[1]_rep__1_n_0 ,\cnt_read_reg[0]_rep__1_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A({\cnt_read_reg[4]_rep__0_n_0 ,\cnt_read_reg[3]_rep__0_n_0 ,\cnt_read_reg[2]_rep__0_n_0 ,\cnt_read_reg[1]_rep__0_n_0 ,\cnt_read_reg[0]_rep__0_n_0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h7C000000)) 
    \state[1]_i_4 
       (.I0(\cnt_read_reg[0]_rep__3_n_0 ),
        .I1(\cnt_read_reg[2]_rep__2_n_0 ),
        .I2(\cnt_read_reg[1]_rep__3_n_0 ),
        .I3(\cnt_read_reg[3]_rep__2_n_0 ),
        .I4(\cnt_read_reg[4]_rep__2_n_0 ),
        .O(\state_reg[1]_rep ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_simple_fifo" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2
   (\state_reg[1]_rep ,
    m_valid_i_reg,
    \skid_buffer_reg[46] ,
    s_ready_i_reg,
    r_push_r,
    si_rs_rready,
    \cnt_read_reg[3]_rep__2 ,
    \cnt_read_reg[0]_rep__3 ,
    in,
    aclk,
    areset_d1);
  output \state_reg[1]_rep ;
  output m_valid_i_reg;
  output [12:0]\skid_buffer_reg[46] ;
  input s_ready_i_reg;
  input r_push_r;
  input si_rs_rready;
  input \cnt_read_reg[3]_rep__2 ;
  input \cnt_read_reg[0]_rep__3 ;
  input [12:0]in;
  input aclk;
  input areset_d1;

  wire aclk;
  wire areset_d1;
  wire [4:0]cnt_read;
  wire \cnt_read[0]_i_1__2_n_0 ;
  wire \cnt_read[1]_i_1__2_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_2__0_n_0 ;
  wire \cnt_read[4]_i_3__0_n_0 ;
  wire \cnt_read_reg[0]_rep__0_n_0 ;
  wire \cnt_read_reg[0]_rep__1_n_0 ;
  wire \cnt_read_reg[0]_rep__3 ;
  wire \cnt_read_reg[0]_rep_n_0 ;
  wire \cnt_read_reg[1]_rep__0_n_0 ;
  wire \cnt_read_reg[1]_rep_n_0 ;
  wire \cnt_read_reg[2]_rep__0_n_0 ;
  wire \cnt_read_reg[2]_rep_n_0 ;
  wire \cnt_read_reg[3]_rep__0_n_0 ;
  wire \cnt_read_reg[3]_rep__2 ;
  wire \cnt_read_reg[3]_rep_n_0 ;
  wire \cnt_read_reg[4]_rep__0_n_0 ;
  wire \cnt_read_reg[4]_rep_n_0 ;
  wire [12:0]in;
  wire m_valid_i_reg;
  wire r_push_r;
  wire s_ready_i_reg;
  wire si_rs_rready;
  wire [12:0]\skid_buffer_reg[46] ;
  wire \state_reg[1]_rep ;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \cnt_read[0]_i_1__2 
       (.I0(\cnt_read_reg[0]_rep__1_n_0 ),
        .I1(s_ready_i_reg),
        .I2(r_push_r),
        .O(\cnt_read[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \cnt_read[1]_i_1__2 
       (.I0(\cnt_read_reg[0]_rep__1_n_0 ),
        .I1(r_push_r),
        .I2(s_ready_i_reg),
        .I3(\cnt_read_reg[1]_rep__0_n_0 ),
        .O(\cnt_read[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \cnt_read[2]_i_1__0 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__0_n_0 ),
        .I2(r_push_r),
        .I3(s_ready_i_reg),
        .I4(\cnt_read_reg[2]_rep__0_n_0 ),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \cnt_read[3]_i_1__0 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(s_ready_i_reg),
        .I2(r_push_r),
        .I3(\cnt_read_reg[0]_rep__0_n_0 ),
        .I4(\cnt_read_reg[2]_rep__0_n_0 ),
        .I5(\cnt_read_reg[3]_rep__0_n_0 ),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9AA69AAA)) 
    \cnt_read[4]_i_1__0 
       (.I0(\cnt_read_reg[4]_rep__0_n_0 ),
        .I1(\cnt_read[4]_i_2__0_n_0 ),
        .I2(\cnt_read_reg[2]_rep__0_n_0 ),
        .I3(\cnt_read_reg[3]_rep__0_n_0 ),
        .I4(\cnt_read[4]_i_3__0_n_0 ),
        .O(\cnt_read[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5DFFFFFF)) 
    \cnt_read[4]_i_2__0 
       (.I0(\cnt_read_reg[1]_rep__0_n_0 ),
        .I1(si_rs_rready),
        .I2(\cnt_read_reg[3]_rep__2 ),
        .I3(r_push_r),
        .I4(\cnt_read_reg[0]_rep__0_n_0 ),
        .O(\cnt_read[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \cnt_read[4]_i_3__0 
       (.I0(\cnt_read_reg[0]_rep__1_n_0 ),
        .I1(r_push_r),
        .I2(si_rs_rready),
        .I3(\cnt_read_reg[3]_rep__2 ),
        .I4(\cnt_read_reg[1]_rep__0_n_0 ),
        .O(\cnt_read[4]_i_3__0_n_0 ));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[0]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[0]_rep__0_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
  FDSE \cnt_read_reg[0]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[0]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[0]_rep__1_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__2_n_0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[1]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
  FDSE \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[1]_i_1__2_n_0 ),
        .Q(\cnt_read_reg[1]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read[2]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[2]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
  FDSE \cnt_read_reg[2]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[2]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(cnt_read[3]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[3]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
  FDSE \cnt_read_reg[3]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[3]_rep__0_n_0 ),
        .S(areset_d1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(cnt_read[4]),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[4]_rep_n_0 ),
        .S(areset_d1));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
  FDSE \cnt_read_reg[4]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(\cnt_read_reg[4]_rep__0_n_0 ),
        .S(areset_d1));
  LUT5 #(
    .INIT(32'h80000000)) 
    m_valid_i_i_3
       (.I0(\cnt_read_reg[2]_rep__0_n_0 ),
        .I1(\cnt_read_reg[0]_rep__1_n_0 ),
        .I2(\cnt_read_reg[1]_rep__0_n_0 ),
        .I3(\cnt_read_reg[4]_rep__0_n_0 ),
        .I4(\cnt_read_reg[3]_rep__0_n_0 ),
        .O(m_valid_i_reg));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[0]),
        .Q(\skid_buffer_reg[46] [0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[10]),
        .Q(\skid_buffer_reg[46] [10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[11]),
        .Q(\skid_buffer_reg[46] [11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[12]),
        .Q(\skid_buffer_reg[46] [12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[1]),
        .Q(\skid_buffer_reg[46] [1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[2]),
        .Q(\skid_buffer_reg[46] [2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[3]),
        .Q(\skid_buffer_reg[46] [3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[4]),
        .Q(\skid_buffer_reg[46] [4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A({\cnt_read_reg[4]_rep_n_0 ,\cnt_read_reg[3]_rep_n_0 ,\cnt_read_reg[2]_rep_n_0 ,\cnt_read_reg[1]_rep_n_0 ,\cnt_read_reg[0]_rep_n_0 }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[5]),
        .Q(\skid_buffer_reg[46] [5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[6]),
        .Q(\skid_buffer_reg[46] [6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[7]),
        .Q(\skid_buffer_reg[46] [7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[8]),
        .Q(\skid_buffer_reg[46] [8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
  (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /inst/\gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[9]),
        .Q(\skid_buffer_reg[46] [9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h4011555555555555)) 
    \state[1]_i_3 
       (.I0(\cnt_read_reg[0]_rep__3 ),
        .I1(\cnt_read_reg[1]_rep__0_n_0 ),
        .I2(\cnt_read_reg[0]_rep__0_n_0 ),
        .I3(\cnt_read_reg[2]_rep__0_n_0 ),
        .I4(\cnt_read_reg[4]_rep__0_n_0 ),
        .I5(\cnt_read_reg[3]_rep__0_n_0 ),
        .O(\state_reg[1]_rep ));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm
   (D,
    \axaddr_offset_r_reg[0] ,
    Q,
    E,
    b_push,
    \axlen_cnt_reg[1] ,
    \axlen_cnt_reg[0] ,
    \wrap_boundary_axaddr_r_reg[11] ,
    \wrap_second_len_r_reg[3] ,
    s_axburst_eq0_reg,
    wrap_next_pending,
    sel_first_i,
    s_axburst_eq1_reg,
    next,
    \axaddr_wrap_reg[0] ,
    m_axi_awvalid,
    sel_first_reg,
    sel_first_reg_0,
    \axaddr_offset_r_reg[3] ,
    si_rs_awvalid,
    \wrap_second_len_r_reg[3]_0 ,
    \m_payload_i_reg[45] ,
    \axlen_cnt_reg[1]_0 ,
    \axlen_cnt_reg[4] ,
    \axaddr_offset_r_reg[1] ,
    axaddr_offset,
    \m_payload_i_reg[35] ,
    \axaddr_offset_r_reg[0]_0 ,
    \m_payload_i_reg[3] ,
    incr_next_pending,
    areset_d1,
    sel_first_reg_1,
    \m_payload_i_reg[46] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    \cnt_read_reg[1]_rep__1 ,
    \cnt_read_reg[0]_rep__0 ,
    m_axi_awready,
    s_axburst_eq1_reg_0,
    sel_first_reg_2,
    sel_first__0,
    aclk);
  output [2:0]D;
  output [0:0]\axaddr_offset_r_reg[0] ;
  output [1:0]Q;
  output [0:0]E;
  output b_push;
  output [1:0]\axlen_cnt_reg[1] ;
  output \axlen_cnt_reg[0] ;
  output [0:0]\wrap_boundary_axaddr_r_reg[11] ;
  output [3:0]\wrap_second_len_r_reg[3] ;
  output s_axburst_eq0_reg;
  output wrap_next_pending;
  output sel_first_i;
  output s_axburst_eq1_reg;
  output next;
  output [0:0]\axaddr_wrap_reg[0] ;
  output m_axi_awvalid;
  output sel_first_reg;
  output sel_first_reg_0;
  input \axaddr_offset_r_reg[3] ;
  input si_rs_awvalid;
  input [3:0]\wrap_second_len_r_reg[3]_0 ;
  input [2:0]\m_payload_i_reg[45] ;
  input [1:0]\axlen_cnt_reg[1]_0 ;
  input \axlen_cnt_reg[4] ;
  input \axaddr_offset_r_reg[1] ;
  input [1:0]axaddr_offset;
  input \m_payload_i_reg[35] ;
  input [0:0]\axaddr_offset_r_reg[0]_0 ;
  input \m_payload_i_reg[3] ;
  input incr_next_pending;
  input areset_d1;
  input sel_first_reg_1;
  input \m_payload_i_reg[46] ;
  input \axlen_cnt_reg[3] ;
  input next_pending_r_reg;
  input \cnt_read_reg[1]_rep__1 ;
  input \cnt_read_reg[0]_rep__0 ;
  input m_axi_awready;
  input s_axburst_eq1_reg_0;
  input sel_first_reg_2;
  input sel_first__0;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire [1:0]axaddr_offset;
  wire [0:0]\axaddr_offset_r_reg[0] ;
  wire [0:0]\axaddr_offset_r_reg[0]_0 ;
  wire \axaddr_offset_r_reg[1] ;
  wire \axaddr_offset_r_reg[3] ;
  wire [0:0]\axaddr_wrap_reg[0] ;
  wire \axlen_cnt_reg[0] ;
  wire [1:0]\axlen_cnt_reg[1] ;
  wire [1:0]\axlen_cnt_reg[1]_0 ;
  wire \axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[4] ;
  wire b_push;
  wire \cnt_read_reg[0]_rep__0 ;
  wire \cnt_read_reg[1]_rep__1 ;
  wire incr_next_pending;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[3] ;
  wire [2:0]\m_payload_i_reg[45] ;
  wire \m_payload_i_reg[46] ;
  wire next;
  wire next_pending_r_reg;
  wire [1:0]next_state;
  wire s_axburst_eq0_reg;
  wire s_axburst_eq1_reg;
  wire s_axburst_eq1_reg_0;
  wire sel_first__0;
  wire sel_first_i;
  wire sel_first_reg;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire sel_first_reg_2;
  wire si_rs_awvalid;
  wire \state[0]_i_2_n_0 ;
  wire [0:0]\wrap_boundary_axaddr_r_reg[11] ;
  wire \wrap_cnt_r[3]_i_2_n_0 ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3] ;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;

  LUT6 #(
    .INIT(64'hAAAAAACAAAAAAA0A)) 
    \axaddr_offset_r[0]_i_1 
       (.I0(\axaddr_offset_r_reg[0]_0 ),
        .I1(\m_payload_i_reg[45] [1]),
        .I2(si_rs_awvalid),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\m_payload_i_reg[3] ),
        .O(\axaddr_offset_r_reg[0] ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \axlen_cnt[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_awvalid),
        .I3(\m_payload_i_reg[45] [1]),
        .I4(\axlen_cnt_reg[1]_0 [0]),
        .I5(\axlen_cnt_reg[0] ),
        .O(\axlen_cnt_reg[1] [0]));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \axlen_cnt[1]_i_1 
       (.I0(\wrap_boundary_axaddr_r_reg[11] ),
        .I1(\m_payload_i_reg[45] [2]),
        .I2(\axlen_cnt_reg[1]_0 [1]),
        .I3(\axlen_cnt_reg[1]_0 [0]),
        .I4(\axlen_cnt_reg[0] ),
        .O(\axlen_cnt_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \axlen_cnt[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_awvalid),
        .I3(next),
        .O(\axaddr_wrap_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h00FD)) 
    \axlen_cnt[7]_i_5 
       (.I0(si_rs_awvalid),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\axlen_cnt_reg[4] ),
        .O(\axlen_cnt_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_awvalid_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(m_axi_awvalid));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[31]_i_1__1 
       (.I0(b_push),
        .I1(si_rs_awvalid),
        .O(E));
  LUT6 #(
    .INIT(64'h8A8800008A888A88)) 
    \memory_reg[3][0]_srl4_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(s_axburst_eq1_reg_0),
        .I3(m_axi_awready),
        .I4(\cnt_read_reg[0]_rep__0 ),
        .I5(\cnt_read_reg[1]_rep__1 ),
        .O(b_push));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    next_pending_r_i_1__0
       (.I0(\m_payload_i_reg[46] ),
        .I1(\wrap_boundary_axaddr_r_reg[11] ),
        .I2(\axlen_cnt_reg[3] ),
        .I3(next),
        .I4(next_pending_r_reg),
        .O(wrap_next_pending));
  LUT6 #(
    .INIT(64'hDDDDFFFF00D00000)) 
    next_pending_r_i_3
       (.I0(\cnt_read_reg[1]_rep__1 ),
        .I1(\cnt_read_reg[0]_rep__0 ),
        .I2(m_axi_awready),
        .I3(s_axburst_eq1_reg_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(next));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    s_axburst_eq0_i_1
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[45] [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq0_reg));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    s_axburst_eq1_i_1
       (.I0(wrap_next_pending),
        .I1(\m_payload_i_reg[45] [0]),
        .I2(sel_first_i),
        .I3(incr_next_pending),
        .O(s_axburst_eq1_reg));
  LUT6 #(
    .INIT(64'hFF02FFFFFF02FF02)) 
    sel_first_i_1
       (.I0(si_rs_awvalid),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(areset_d1),
        .I4(next),
        .I5(sel_first_reg_1),
        .O(sel_first_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    sel_first_i_1__1
       (.I0(next),
        .I1(sel_first_reg_2),
        .I2(si_rs_awvalid),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(areset_d1),
        .O(sel_first_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    sel_first_i_1__2
       (.I0(next),
        .I1(sel_first__0),
        .I2(si_rs_awvalid),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(areset_d1),
        .O(sel_first_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \state[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(si_rs_awvalid),
        .I3(\state[0]_i_2_n_0 ),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'h8AAA8A8A8A008A00)) 
    \state[0]_i_2 
       (.I0(Q[0]),
        .I1(\cnt_read_reg[0]_rep__0 ),
        .I2(\cnt_read_reg[1]_rep__1 ),
        .I3(Q[1]),
        .I4(s_axburst_eq1_reg_0),
        .I5(m_axi_awready),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000AA8820002000)) 
    \state[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(s_axburst_eq1_reg_0),
        .I3(m_axi_awready),
        .I4(\cnt_read_reg[0]_rep__0 ),
        .I5(\cnt_read_reg[1]_rep__1 ),
        .O(next_state[1]));
  (* KEEP = "yes" *) 
  FDRE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(Q[0]),
        .R(areset_d1));
  (* KEEP = "yes" *) 
  FDRE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(Q[1]),
        .R(areset_d1));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \wrap_boundary_axaddr_r[11]_i_1 
       (.I0(si_rs_awvalid),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\wrap_boundary_axaddr_r_reg[11] ));
  LUT6 #(
    .INIT(64'h55555585AAAAAA8A)) 
    \wrap_cnt_r[0]_i_1 
       (.I0(\axaddr_offset_r_reg[3] ),
        .I1(\axaddr_offset_r_reg[0] ),
        .I2(si_rs_awvalid),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h959AAAAAAAAAAAAA)) 
    \wrap_cnt_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [2]),
        .I1(\axaddr_offset_r_reg[0] ),
        .I2(\wrap_boundary_axaddr_r_reg[11] ),
        .I3(\wrap_second_len_r_reg[3]_0 [0]),
        .I4(\axaddr_offset_r_reg[3] ),
        .I5(\wrap_second_len_r_reg[3] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wrap_cnt_r[3]_i_1 
       (.I0(\wrap_second_len_r_reg[3] [3]),
        .I1(\wrap_second_len_r_reg[3] [1]),
        .I2(\wrap_cnt_r[3]_i_2_n_0 ),
        .I3(\wrap_second_len_r_reg[3] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBB11BB11BB11BBF1)) 
    \wrap_cnt_r[3]_i_2 
       (.I0(\wrap_boundary_axaddr_r_reg[11] ),
        .I1(\wrap_second_len_r_reg[3]_0 [0]),
        .I2(\axaddr_offset_r_reg[1] ),
        .I3(\axaddr_offset_r_reg[0] ),
        .I4(axaddr_offset[0]),
        .I5(axaddr_offset[1]),
        .O(\wrap_cnt_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \wrap_second_len_r[0]_i_1 
       (.I0(\axaddr_offset_r_reg[3] ),
        .I1(\axaddr_offset_r_reg[0] ),
        .I2(si_rs_awvalid),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\wrap_second_len_r_reg[3]_0 [0]),
        .O(\wrap_second_len_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'h2222EEE2EEEE2222)) 
    \wrap_second_len_r[1]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_0 [1]),
        .I1(\wrap_boundary_axaddr_r_reg[11] ),
        .I2(axaddr_offset[0]),
        .I3(axaddr_offset[1]),
        .I4(\axaddr_offset_r_reg[0] ),
        .I5(\axaddr_offset_r_reg[1] ),
        .O(\wrap_second_len_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hEE2E22E2EE2E2222)) 
    \wrap_second_len_r[2]_i_1 
       (.I0(\wrap_second_len_r_reg[3]_0 [2]),
        .I1(\wrap_boundary_axaddr_r_reg[11] ),
        .I2(\axaddr_offset_r_reg[1] ),
        .I3(\axaddr_offset_r_reg[0] ),
        .I4(axaddr_offset[0]),
        .I5(axaddr_offset[1]),
        .O(\wrap_second_len_r_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    \wrap_second_len_r[3]_i_1 
       (.I0(\axaddr_offset_r_reg[0] ),
        .I1(\axaddr_offset_r_reg[1] ),
        .I2(axaddr_offset[0]),
        .I3(\m_payload_i_reg[35] ),
        .I4(\wrap_boundary_axaddr_r_reg[11] ),
        .I5(\wrap_second_len_r_reg[3]_0 [3]),
        .O(\wrap_second_len_r_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_wrap_cmd" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_wrap_cmd
   (next_pending_r_reg_0,
    sel_first_reg_0,
    next_pending_r_reg_1,
    m_axi_awaddr,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    wrap_next_pending,
    aclk,
    sel_first_reg_1,
    E,
    \m_payload_i_reg[47] ,
    next,
    axaddr_incr_reg,
    \m_payload_i_reg[38] ,
    \axaddr_incr_reg[3] ,
    \axaddr_offset_r_reg[3]_1 ,
    \axaddr_offset_r_reg[1]_0 ,
    \m_payload_i_reg[47]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    \state_reg[1] ,
    \wrap_second_len_r_reg[3]_2 ,
    \m_payload_i_reg[6] );
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output next_pending_r_reg_1;
  output [11:0]m_axi_awaddr;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  input wrap_next_pending;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input [18:0]\m_payload_i_reg[47] ;
  input next;
  input [7:0]axaddr_incr_reg;
  input \m_payload_i_reg[38] ;
  input [3:0]\axaddr_incr_reg[3] ;
  input \axaddr_offset_r_reg[3]_1 ;
  input \axaddr_offset_r_reg[1]_0 ;
  input [3:0]\m_payload_i_reg[47]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]\state_reg[1] ;
  input [2:0]\wrap_second_len_r_reg[3]_2 ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [0:0]E;
  wire aclk;
  wire [7:0]axaddr_incr_reg;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire \axaddr_offset_r_reg[1]_0 ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_offset_r_reg[3]_1 ;
  wire [11:0]axaddr_wrap;
  wire [11:0]axaddr_wrap0;
  wire \axaddr_wrap[0]_i_1_n_0 ;
  wire \axaddr_wrap[10]_i_1_n_0 ;
  wire \axaddr_wrap[11]_i_1_n_0 ;
  wire \axaddr_wrap[11]_i_3_n_0 ;
  wire \axaddr_wrap[11]_i_4_n_0 ;
  wire \axaddr_wrap[11]_i_5_n_0 ;
  wire \axaddr_wrap[11]_i_6_n_0 ;
  wire \axaddr_wrap[11]_i_7_n_0 ;
  wire \axaddr_wrap[11]_i_8_n_0 ;
  wire \axaddr_wrap[1]_i_1_n_0 ;
  wire \axaddr_wrap[2]_i_1_n_0 ;
  wire \axaddr_wrap[3]_i_1_n_0 ;
  wire \axaddr_wrap[3]_i_3_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[3]_i_6_n_0 ;
  wire \axaddr_wrap[4]_i_1_n_0 ;
  wire \axaddr_wrap[5]_i_1_n_0 ;
  wire \axaddr_wrap[6]_i_1_n_0 ;
  wire \axaddr_wrap[7]_i_1_n_0 ;
  wire \axaddr_wrap[7]_i_3_n_0 ;
  wire \axaddr_wrap[7]_i_4_n_0 ;
  wire \axaddr_wrap[7]_i_5_n_0 ;
  wire \axaddr_wrap[7]_i_6_n_0 ;
  wire \axaddr_wrap[8]_i_1_n_0 ;
  wire \axaddr_wrap[9]_i_1_n_0 ;
  wire \axaddr_wrap_reg[11]_i_2_n_1 ;
  wire \axaddr_wrap_reg[11]_i_2_n_2 ;
  wire \axaddr_wrap_reg[11]_i_2_n_3 ;
  wire \axaddr_wrap_reg[3]_i_2_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2_n_3 ;
  wire \axlen_cnt[0]_i_1__0_n_0 ;
  wire \axlen_cnt[1]_i_1__0_n_0 ;
  wire \axlen_cnt[2]_i_1__0_n_0 ;
  wire \axlen_cnt[3]_i_1__0_n_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire [11:0]m_axi_awaddr;
  wire \m_payload_i_reg[38] ;
  wire [18:0]\m_payload_i_reg[47] ;
  wire [3:0]\m_payload_i_reg[47]_0 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire next;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire [0:0]\state_reg[1] ;
  wire [11:0]wrap_boundary_axaddr_r;
  wire [1:1]wrap_cnt;
  wire [3:0]wrap_cnt_r;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [2:0]\wrap_second_len_r_reg[3]_2 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_2_CO_UNCONNECTED ;

  FDRE \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[0]_i_1 
       (.I0(axaddr_wrap0[0]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[0]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [0]),
        .O(\axaddr_wrap[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[10]_i_1 
       (.I0(axaddr_wrap0[10]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[10]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [10]),
        .O(\axaddr_wrap[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[11]_i_1 
       (.I0(axaddr_wrap0[11]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[11]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [11]),
        .O(\axaddr_wrap[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \axaddr_wrap[11]_i_3 
       (.I0(wrap_cnt_r[3]),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axaddr_wrap[11]_i_8_n_0 ),
        .O(\axaddr_wrap[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_4 
       (.I0(axaddr_wrap[11]),
        .O(\axaddr_wrap[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_5 
       (.I0(axaddr_wrap[10]),
        .O(\axaddr_wrap[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_6 
       (.I0(axaddr_wrap[9]),
        .O(\axaddr_wrap[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_7 
       (.I0(axaddr_wrap[8]),
        .O(\axaddr_wrap[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \axaddr_wrap[11]_i_8 
       (.I0(wrap_cnt_r[0]),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(wrap_cnt_r[1]),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(wrap_cnt_r[2]),
        .O(\axaddr_wrap[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[1]_i_1 
       (.I0(axaddr_wrap0[1]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[1]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [1]),
        .O(\axaddr_wrap[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[2]_i_1 
       (.I0(axaddr_wrap0[2]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[2]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [2]),
        .O(\axaddr_wrap[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[3]_i_1 
       (.I0(axaddr_wrap0[3]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[3]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [3]),
        .O(\axaddr_wrap[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(axaddr_wrap[3]),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(axaddr_wrap[2]),
        .I1(\m_payload_i_reg[47] [12]),
        .I2(\m_payload_i_reg[47] [13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(axaddr_wrap[1]),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(axaddr_wrap[0]),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[4]_i_1 
       (.I0(axaddr_wrap0[4]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[4]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [4]),
        .O(\axaddr_wrap[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[5]_i_1 
       (.I0(axaddr_wrap0[5]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[5]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [5]),
        .O(\axaddr_wrap[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[6]_i_1 
       (.I0(axaddr_wrap0[6]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[6]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [6]),
        .O(\axaddr_wrap[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[7]_i_1 
       (.I0(axaddr_wrap0[7]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[7]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [7]),
        .O(\axaddr_wrap[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_3 
       (.I0(axaddr_wrap[7]),
        .O(\axaddr_wrap[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_4 
       (.I0(axaddr_wrap[6]),
        .O(\axaddr_wrap[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_5 
       (.I0(axaddr_wrap[5]),
        .O(\axaddr_wrap[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_6 
       (.I0(axaddr_wrap[4]),
        .O(\axaddr_wrap[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[8]_i_1 
       (.I0(axaddr_wrap0[8]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[8]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [8]),
        .O(\axaddr_wrap[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[9]_i_1 
       (.I0(axaddr_wrap0[9]),
        .I1(\axaddr_wrap[11]_i_3_n_0 ),
        .I2(wrap_boundary_axaddr_r[9]),
        .I3(next),
        .I4(\m_payload_i_reg[47] [9]),
        .O(\axaddr_wrap[9]_i_1_n_0 ));
  FDRE \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[0]_i_1_n_0 ),
        .Q(axaddr_wrap[0]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[10]_i_1_n_0 ),
        .Q(axaddr_wrap[10]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[11]_i_1_n_0 ),
        .Q(axaddr_wrap[11]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_2 
       (.CI(\axaddr_wrap_reg[7]_i_2_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_2_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_2_n_1 ,\axaddr_wrap_reg[11]_i_2_n_2 ,\axaddr_wrap_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[11:8]),
        .S({\axaddr_wrap[11]_i_4_n_0 ,\axaddr_wrap[11]_i_5_n_0 ,\axaddr_wrap[11]_i_6_n_0 ,\axaddr_wrap[11]_i_7_n_0 }));
  FDRE \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[1]_i_1_n_0 ),
        .Q(axaddr_wrap[1]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[2]_i_1_n_0 ),
        .Q(axaddr_wrap[2]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[3]_i_1_n_0 ),
        .Q(axaddr_wrap[3]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2_n_0 ,\axaddr_wrap_reg[3]_i_2_n_1 ,\axaddr_wrap_reg[3]_i_2_n_2 ,\axaddr_wrap_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(axaddr_wrap[3:0]),
        .O(axaddr_wrap0[3:0]),
        .S({\axaddr_wrap[3]_i_3_n_0 ,\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap[3]_i_6_n_0 }));
  FDRE \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[4]_i_1_n_0 ),
        .Q(axaddr_wrap[4]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[5]_i_1_n_0 ),
        .Q(axaddr_wrap[5]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[6]_i_1_n_0 ),
        .Q(axaddr_wrap[6]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[7]_i_1_n_0 ),
        .Q(axaddr_wrap[7]),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\axaddr_wrap_reg[3]_i_2_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2_n_0 ,\axaddr_wrap_reg[7]_i_2_n_1 ,\axaddr_wrap_reg[7]_i_2_n_2 ,\axaddr_wrap_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[7:4]),
        .S({\axaddr_wrap[7]_i_3_n_0 ,\axaddr_wrap[7]_i_4_n_0 ,\axaddr_wrap[7]_i_5_n_0 ,\axaddr_wrap[7]_i_6_n_0 }));
  FDRE \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[8]_i_1_n_0 ),
        .Q(axaddr_wrap[8]),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axaddr_wrap[9]_i_1_n_0 ),
        .Q(axaddr_wrap[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A3A0)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(\m_payload_i_reg[47] [15]),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(E),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAC3AAC3AAC3AAC0)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(\m_payload_i_reg[47] [16]),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(E),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAACCC3AAAACCC0)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(\m_payload_i_reg[47] [17]),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(E),
        .I5(\m_payload_i_reg[47] [18]),
        .O(\axlen_cnt[3]_i_1__0_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axlen_cnt[0]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axlen_cnt[1]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axlen_cnt[2]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(\state_reg[1] ),
        .D(\axlen_cnt[3]_i_1__0_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[0]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[0]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [0]),
        .O(m_axi_awaddr[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[10]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[10]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[6]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [10]),
        .O(m_axi_awaddr[10]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[11]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[11]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[7]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [11]),
        .O(m_axi_awaddr[11]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[1]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[1]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [1]),
        .O(m_axi_awaddr[1]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[2]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[2]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [2]),
        .O(m_axi_awaddr[2]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[3]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[3]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [3]),
        .O(m_axi_awaddr[3]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[4]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[4]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [4]),
        .O(m_axi_awaddr[4]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[5]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[5]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [5]),
        .O(m_axi_awaddr[5]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[6]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[6]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [6]),
        .O(m_axi_awaddr[6]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[7]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[7]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [7]),
        .O(m_axi_awaddr[7]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[8]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[8]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[4]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [8]),
        .O(m_axi_awaddr[8]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_awaddr[9]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(axaddr_wrap[9]),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[5]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [9]),
        .O(m_axi_awaddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h01)) 
    next_pending_r_i_3__0
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .O(next_pending_r_reg_1));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [0]),
        .Q(wrap_boundary_axaddr_r[0]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [10]),
        .Q(wrap_boundary_axaddr_r[10]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [11]),
        .Q(wrap_boundary_axaddr_r[11]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [1]),
        .Q(wrap_boundary_axaddr_r[1]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [2]),
        .Q(wrap_boundary_axaddr_r[2]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [3]),
        .Q(wrap_boundary_axaddr_r[3]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [4]),
        .Q(wrap_boundary_axaddr_r[4]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [5]),
        .Q(wrap_boundary_axaddr_r[5]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [6]),
        .Q(wrap_boundary_axaddr_r[6]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [7]),
        .Q(wrap_boundary_axaddr_r[7]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [8]),
        .Q(wrap_boundary_axaddr_r[8]),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [9]),
        .Q(wrap_boundary_axaddr_r[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h1540B5E0)) 
    \wrap_cnt_r[1]_i_1 
       (.I0(E),
        .I1(\wrap_second_len_r_reg[3]_0 [0]),
        .I2(\axaddr_offset_r_reg[3]_1 ),
        .I3(\wrap_second_len_r_reg[3]_0 [1]),
        .I4(\axaddr_offset_r_reg[1]_0 ),
        .O(wrap_cnt));
  FDRE \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [0]),
        .Q(wrap_cnt_r[0]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_cnt),
        .Q(wrap_cnt_r[1]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [1]),
        .Q(wrap_cnt_r[2]),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [2]),
        .Q(wrap_cnt_r[3]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_10_b2s_wrap_cmd" *) 
module zynq_bd_axi_protocol_converter_v2_1_10_b2s_wrap_cmd_64
   (next_pending_r_reg_0,
    sel_first_reg_0,
    next_pending_r_reg_1,
    m_axi_araddr,
    \wrap_second_len_r_reg[3]_0 ,
    \axaddr_offset_r_reg[3]_0 ,
    wrap_next_pending,
    aclk,
    sel_first_reg_1,
    E,
    \m_payload_i_reg[47] ,
    \state_reg[1] ,
    si_rs_arvalid,
    \state_reg[1]_rep ,
    axaddr_incr_reg,
    \m_payload_i_reg[38] ,
    \axaddr_incr_reg[3] ,
    \axaddr_offset_r_reg[3]_1 ,
    \m_payload_i_reg[35] ,
    \m_payload_i_reg[47]_0 ,
    \wrap_second_len_r_reg[3]_1 ,
    m_valid_i_reg,
    \wrap_second_len_r_reg[3]_2 ,
    \m_payload_i_reg[6] );
  output next_pending_r_reg_0;
  output sel_first_reg_0;
  output next_pending_r_reg_1;
  output [11:0]m_axi_araddr;
  output [3:0]\wrap_second_len_r_reg[3]_0 ;
  output [3:0]\axaddr_offset_r_reg[3]_0 ;
  input wrap_next_pending;
  input aclk;
  input sel_first_reg_1;
  input [0:0]E;
  input [18:0]\m_payload_i_reg[47] ;
  input [1:0]\state_reg[1] ;
  input si_rs_arvalid;
  input \state_reg[1]_rep ;
  input [7:0]axaddr_incr_reg;
  input \m_payload_i_reg[38] ;
  input [3:0]\axaddr_incr_reg[3] ;
  input \axaddr_offset_r_reg[3]_1 ;
  input \m_payload_i_reg[35] ;
  input [3:0]\m_payload_i_reg[47]_0 ;
  input [3:0]\wrap_second_len_r_reg[3]_1 ;
  input [0:0]m_valid_i_reg;
  input [2:0]\wrap_second_len_r_reg[3]_2 ;
  input [6:0]\m_payload_i_reg[6] ;

  wire [0:0]E;
  wire aclk;
  wire [7:0]axaddr_incr_reg;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axaddr_offset_r_reg[3]_1 ;
  wire \axaddr_wrap[0]_i_1__0_n_0 ;
  wire \axaddr_wrap[10]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_1__0_n_0 ;
  wire \axaddr_wrap[11]_i_3__0_n_0 ;
  wire \axaddr_wrap[11]_i_4__0_n_0 ;
  wire \axaddr_wrap[11]_i_5__0_n_0 ;
  wire \axaddr_wrap[11]_i_6__0_n_0 ;
  wire \axaddr_wrap[11]_i_7__0_n_0 ;
  wire \axaddr_wrap[11]_i_8__0_n_0 ;
  wire \axaddr_wrap[1]_i_1__0_n_0 ;
  wire \axaddr_wrap[2]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_1__0_n_0 ;
  wire \axaddr_wrap[3]_i_3_n_0 ;
  wire \axaddr_wrap[3]_i_4_n_0 ;
  wire \axaddr_wrap[3]_i_5_n_0 ;
  wire \axaddr_wrap[3]_i_6_n_0 ;
  wire \axaddr_wrap[4]_i_1__0_n_0 ;
  wire \axaddr_wrap[5]_i_1__0_n_0 ;
  wire \axaddr_wrap[6]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_1__0_n_0 ;
  wire \axaddr_wrap[7]_i_3__0_n_0 ;
  wire \axaddr_wrap[7]_i_4__0_n_0 ;
  wire \axaddr_wrap[7]_i_5__0_n_0 ;
  wire \axaddr_wrap[7]_i_6__0_n_0 ;
  wire \axaddr_wrap[8]_i_1__0_n_0 ;
  wire \axaddr_wrap[9]_i_1__0_n_0 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_3 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_4 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_5 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_6 ;
  wire \axaddr_wrap_reg[11]_i_2__0_n_7 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_3 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_4 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_5 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_6 ;
  wire \axaddr_wrap_reg[3]_i_2__0_n_7 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_0 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_1 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_2 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_3 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_4 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_5 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_6 ;
  wire \axaddr_wrap_reg[7]_i_2__0_n_7 ;
  wire \axaddr_wrap_reg_n_0_[0] ;
  wire \axaddr_wrap_reg_n_0_[10] ;
  wire \axaddr_wrap_reg_n_0_[11] ;
  wire \axaddr_wrap_reg_n_0_[1] ;
  wire \axaddr_wrap_reg_n_0_[2] ;
  wire \axaddr_wrap_reg_n_0_[3] ;
  wire \axaddr_wrap_reg_n_0_[4] ;
  wire \axaddr_wrap_reg_n_0_[5] ;
  wire \axaddr_wrap_reg_n_0_[6] ;
  wire \axaddr_wrap_reg_n_0_[7] ;
  wire \axaddr_wrap_reg_n_0_[8] ;
  wire \axaddr_wrap_reg_n_0_[9] ;
  wire \axlen_cnt[0]_i_1__2_n_0 ;
  wire \axlen_cnt[1]_i_1__2_n_0 ;
  wire \axlen_cnt[2]_i_1__2_n_0 ;
  wire \axlen_cnt[3]_i_1__2_n_0 ;
  wire \axlen_cnt_reg_n_0_[0] ;
  wire \axlen_cnt_reg_n_0_[1] ;
  wire \axlen_cnt_reg_n_0_[2] ;
  wire \axlen_cnt_reg_n_0_[3] ;
  wire [11:0]m_axi_araddr;
  wire \m_payload_i_reg[35] ;
  wire \m_payload_i_reg[38] ;
  wire [18:0]\m_payload_i_reg[47] ;
  wire [3:0]\m_payload_i_reg[47]_0 ;
  wire [6:0]\m_payload_i_reg[6] ;
  wire [0:0]m_valid_i_reg;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire sel_first_reg_0;
  wire sel_first_reg_1;
  wire si_rs_arvalid;
  wire [1:0]\state_reg[1] ;
  wire \state_reg[1]_rep ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[0] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[10] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[11] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[1] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[2] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[3] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[4] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[5] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[6] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[7] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[8] ;
  wire \wrap_boundary_axaddr_r_reg_n_0_[9] ;
  wire \wrap_cnt_r[1]_i_1__0_n_0 ;
  wire \wrap_cnt_r_reg_n_0_[0] ;
  wire \wrap_cnt_r_reg_n_0_[1] ;
  wire \wrap_cnt_r_reg_n_0_[2] ;
  wire \wrap_cnt_r_reg_n_0_[3] ;
  wire wrap_next_pending;
  wire [3:0]\wrap_second_len_r_reg[3]_0 ;
  wire [3:0]\wrap_second_len_r_reg[3]_1 ;
  wire [2:0]\wrap_second_len_r_reg[3]_2 ;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_2__0_CO_UNCONNECTED ;

  FDRE \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [0]),
        .Q(\axaddr_offset_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [1]),
        .Q(\axaddr_offset_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [2]),
        .Q(\axaddr_offset_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_payload_i_reg[47]_0 [3]),
        .Q(\axaddr_offset_r_reg[3]_0 [3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[0]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_7 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[0] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [0]),
        .O(\axaddr_wrap[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[10]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_5 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[10] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [10]),
        .O(\axaddr_wrap[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[11]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_4 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[11] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [11]),
        .O(\axaddr_wrap[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \axaddr_wrap[11]_i_3__0 
       (.I0(\wrap_cnt_r_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[3] ),
        .I2(\axaddr_wrap[11]_i_8__0_n_0 ),
        .O(\axaddr_wrap[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_4__0 
       (.I0(\axaddr_wrap_reg_n_0_[11] ),
        .O(\axaddr_wrap[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_5__0 
       (.I0(\axaddr_wrap_reg_n_0_[10] ),
        .O(\axaddr_wrap[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_6__0 
       (.I0(\axaddr_wrap_reg_n_0_[9] ),
        .O(\axaddr_wrap[11]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[11]_i_7__0 
       (.I0(\axaddr_wrap_reg_n_0_[8] ),
        .O(\axaddr_wrap[11]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \axaddr_wrap[11]_i_8__0 
       (.I0(\wrap_cnt_r_reg_n_0_[0] ),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\wrap_cnt_r_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\wrap_cnt_r_reg_n_0_[2] ),
        .O(\axaddr_wrap[11]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[1]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_6 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[1] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [1]),
        .O(\axaddr_wrap[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[2]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_5 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[2] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [2]),
        .O(\axaddr_wrap[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[3]_i_1__0 
       (.I0(\axaddr_wrap_reg[3]_i_2__0_n_4 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[3] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [3]),
        .O(\axaddr_wrap[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \axaddr_wrap[3]_i_3 
       (.I0(\axaddr_wrap_reg_n_0_[3] ),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_4 
       (.I0(\axaddr_wrap_reg_n_0_[2] ),
        .I1(\m_payload_i_reg[47] [12]),
        .I2(\m_payload_i_reg[47] [13]),
        .O(\axaddr_wrap[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \axaddr_wrap[3]_i_5 
       (.I0(\axaddr_wrap_reg_n_0_[1] ),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \axaddr_wrap[3]_i_6 
       (.I0(\axaddr_wrap_reg_n_0_[0] ),
        .I1(\m_payload_i_reg[47] [13]),
        .I2(\m_payload_i_reg[47] [12]),
        .O(\axaddr_wrap[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[4]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_7 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[4] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [4]),
        .O(\axaddr_wrap[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[5]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_6 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[5] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [5]),
        .O(\axaddr_wrap[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[6]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_5 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[6] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [6]),
        .O(\axaddr_wrap[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[7]_i_1__0 
       (.I0(\axaddr_wrap_reg[7]_i_2__0_n_4 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[7] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [7]),
        .O(\axaddr_wrap[7]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_3__0 
       (.I0(\axaddr_wrap_reg_n_0_[7] ),
        .O(\axaddr_wrap[7]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_4__0 
       (.I0(\axaddr_wrap_reg_n_0_[6] ),
        .O(\axaddr_wrap[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_5__0 
       (.I0(\axaddr_wrap_reg_n_0_[5] ),
        .O(\axaddr_wrap[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_wrap[7]_i_6__0 
       (.I0(\axaddr_wrap_reg_n_0_[4] ),
        .O(\axaddr_wrap[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[8]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_7 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[8] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [8]),
        .O(\axaddr_wrap[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_wrap[9]_i_1__0 
       (.I0(\axaddr_wrap_reg[11]_i_2__0_n_6 ),
        .I1(\axaddr_wrap[11]_i_3__0_n_0 ),
        .I2(\wrap_boundary_axaddr_r_reg_n_0_[9] ),
        .I3(\state_reg[1]_rep ),
        .I4(\m_payload_i_reg[47] [9]),
        .O(\axaddr_wrap[9]_i_1__0_n_0 ));
  FDRE \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[0]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[10]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[11]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[11]_i_2__0 
       (.CI(\axaddr_wrap_reg[7]_i_2__0_n_0 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_2__0_CO_UNCONNECTED [3],\axaddr_wrap_reg[11]_i_2__0_n_1 ,\axaddr_wrap_reg[11]_i_2__0_n_2 ,\axaddr_wrap_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_wrap_reg[11]_i_2__0_n_4 ,\axaddr_wrap_reg[11]_i_2__0_n_5 ,\axaddr_wrap_reg[11]_i_2__0_n_6 ,\axaddr_wrap_reg[11]_i_2__0_n_7 }),
        .S({\axaddr_wrap[11]_i_4__0_n_0 ,\axaddr_wrap[11]_i_5__0_n_0 ,\axaddr_wrap[11]_i_6__0_n_0 ,\axaddr_wrap[11]_i_7__0_n_0 }));
  FDRE \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[1]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[2]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[3]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_wrap_reg[3]_i_2__0_n_0 ,\axaddr_wrap_reg[3]_i_2__0_n_1 ,\axaddr_wrap_reg[3]_i_2__0_n_2 ,\axaddr_wrap_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_wrap_reg_n_0_[3] ,\axaddr_wrap_reg_n_0_[2] ,\axaddr_wrap_reg_n_0_[1] ,\axaddr_wrap_reg_n_0_[0] }),
        .O({\axaddr_wrap_reg[3]_i_2__0_n_4 ,\axaddr_wrap_reg[3]_i_2__0_n_5 ,\axaddr_wrap_reg[3]_i_2__0_n_6 ,\axaddr_wrap_reg[3]_i_2__0_n_7 }),
        .S({\axaddr_wrap[3]_i_3_n_0 ,\axaddr_wrap[3]_i_4_n_0 ,\axaddr_wrap[3]_i_5_n_0 ,\axaddr_wrap[3]_i_6_n_0 }));
  FDRE \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[4]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[5]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[6]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[7]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \axaddr_wrap_reg[7]_i_2__0 
       (.CI(\axaddr_wrap_reg[3]_i_2__0_n_0 ),
        .CO({\axaddr_wrap_reg[7]_i_2__0_n_0 ,\axaddr_wrap_reg[7]_i_2__0_n_1 ,\axaddr_wrap_reg[7]_i_2__0_n_2 ,\axaddr_wrap_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axaddr_wrap_reg[7]_i_2__0_n_4 ,\axaddr_wrap_reg[7]_i_2__0_n_5 ,\axaddr_wrap_reg[7]_i_2__0_n_6 ,\axaddr_wrap_reg[7]_i_2__0_n_7 }),
        .S({\axaddr_wrap[7]_i_3__0_n_0 ,\axaddr_wrap[7]_i_4__0_n_0 ,\axaddr_wrap[7]_i_5__0_n_0 ,\axaddr_wrap[7]_i_6__0_n_0 }));
  FDRE \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[8]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axaddr_wrap[9]_i_1__0_n_0 ),
        .Q(\axaddr_wrap_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A3A0)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(\m_payload_i_reg[47] [15]),
        .I1(\axlen_cnt_reg_n_0_[0] ),
        .I2(E),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAC3AAC3AAC3AAC0)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(\m_payload_i_reg[47] [16]),
        .I1(\axlen_cnt_reg_n_0_[1] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(E),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAACCC3AAAACCC0)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(\m_payload_i_reg[47] [17]),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[0] ),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(E),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(\axlen_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(\axlen_cnt_reg_n_0_[3] ),
        .I1(\axlen_cnt_reg_n_0_[2] ),
        .I2(\axlen_cnt_reg_n_0_[1] ),
        .I3(\axlen_cnt_reg_n_0_[0] ),
        .I4(E),
        .I5(\m_payload_i_reg[47] [18]),
        .O(\axlen_cnt[3]_i_1__2_n_0 ));
  FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[0]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[1]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[2]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(m_valid_i_reg),
        .D(\axlen_cnt[3]_i_1__2_n_0 ),
        .Q(\axlen_cnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[0] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [0]),
        .O(m_axi_araddr[0]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[10] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[6]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [10]),
        .O(m_axi_araddr[10]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[11] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[7]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [11]),
        .O(m_axi_araddr[11]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[1] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [1]),
        .O(m_axi_araddr[1]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[2] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [2]),
        .O(m_axi_araddr[2]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[3] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(\axaddr_incr_reg[3] [3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [3]),
        .O(m_axi_araddr[3]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[4] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[0]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [4]),
        .O(m_axi_araddr[4]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[5] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[1]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [5]),
        .O(m_axi_araddr[5]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[6] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[2]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [6]),
        .O(m_axi_araddr[6]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[7] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[3]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [7]),
        .O(m_axi_araddr[7]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[8] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[4]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [8]),
        .O(m_axi_araddr[8]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(sel_first_reg_0),
        .I1(\axaddr_wrap_reg_n_0_[9] ),
        .I2(\m_payload_i_reg[47] [14]),
        .I3(axaddr_incr_reg[5]),
        .I4(\m_payload_i_reg[38] ),
        .I5(\m_payload_i_reg[47] [9]),
        .O(m_axi_araddr[9]));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB00)) 
    next_pending_r_i_3__2
       (.I0(\state_reg[1] [1]),
        .I1(si_rs_arvalid),
        .I2(\state_reg[1] [0]),
        .I3(\axlen_cnt_reg_n_0_[1] ),
        .I4(\axlen_cnt_reg_n_0_[2] ),
        .I5(\axlen_cnt_reg_n_0_[3] ),
        .O(next_pending_r_reg_1));
  FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(next_pending_r_reg_0),
        .R(1'b0));
  FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_reg_1),
        .Q(sel_first_reg_0),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [0]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [10]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [11]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [1]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [2]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [3]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [4]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [5]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[6] [6]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [7]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [8]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\m_payload_i_reg[47] [9]),
        .Q(\wrap_boundary_axaddr_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h13D320E0)) 
    \wrap_cnt_r[1]_i_1__0 
       (.I0(\wrap_second_len_r_reg[3]_0 [0]),
        .I1(E),
        .I2(\axaddr_offset_r_reg[3]_1 ),
        .I3(\m_payload_i_reg[35] ),
        .I4(\wrap_second_len_r_reg[3]_0 [1]),
        .O(\wrap_cnt_r[1]_i_1__0_n_0 ));
  FDRE \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [0]),
        .Q(\wrap_cnt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_cnt_r[1]_i_1__0_n_0 ),
        .Q(\wrap_cnt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [1]),
        .Q(\wrap_cnt_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_2 [2]),
        .Q(\wrap_cnt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [0]),
        .Q(\wrap_second_len_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [1]),
        .Q(\wrap_second_len_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [2]),
        .Q(\wrap_second_len_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\wrap_second_len_r_reg[3]_1 [3]),
        .Q(\wrap_second_len_r_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axi_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axi_register_slice
   (\skid_buffer_reg[64] ,
    \skid_buffer_reg[64]_0 ,
    si_rs_awvalid,
    s_ready_i_reg,
    si_rs_bready,
    si_rs_arvalid,
    s_ready_i_reg_0,
    si_rs_rready,
    Q,
    \s_arid_r_reg[11] ,
    \wrap_cnt_r_reg[1] ,
    \wrap_second_len_r_reg[3] ,
    axaddr_offset,
    \axaddr_offset_r_reg[1] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    next_pending_r_reg_0,
    shandshake,
    \wrap_cnt_r_reg[2] ,
    D,
    \wrap_cnt_r_reg[2]_0 ,
    \axaddr_offset_r_reg[3] ,
    \axaddr_offset_r_reg[1]_0 ,
    \wrap_second_len_r_reg[3]_0 ,
    \axlen_cnt_reg[3]_0 ,
    next_pending_r_reg_1,
    next_pending_r_reg_2,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_offset_r_reg[0] ,
    \wrap_boundary_axaddr_r_reg[6]_0 ,
    \axaddr_offset_r_reg[0]_0 ,
    \bus2ip_addr_i_reg[2] ,
    \bus2ip_addr_i_reg[2]_0 ,
    \axaddr_incr_reg[11] ,
    CO,
    O,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[11]_0 ,
    \axaddr_incr_reg[7]_0 ,
    \axaddr_incr_reg[3] ,
    \m_payload_i_reg[13] ,
    \skid_buffer_reg[46] ,
    aclk,
    m_valid_i0,
    aresetn,
    \cnt_read_reg[3]_rep__2 ,
    s_axi_rready,
    b_push,
    s_axi_awvalid,
    m_valid_i_reg,
    \axaddr_offset_r_reg[3]_0 ,
    \axaddr_offset_r_reg[0]_1 ,
    \state_reg[1] ,
    si_rs_bvalid,
    \wrap_second_len_r_reg[2] ,
    \state_reg[0]_rep ,
    axaddr_offset_0,
    \axaddr_offset_r_reg[3]_1 ,
    \state_reg[0]_rep_0 ,
    \state_reg[1]_rep ,
    sel_first,
    sel_first_1,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    out,
    \s_bresp_acc_reg[1] ,
    r_push_r_reg,
    \cnt_read_reg[4] ,
    S,
    \m_payload_i_reg[3] ,
    axaddr_incr_reg,
    \axaddr_incr_reg[3]_0 ,
    E,
    \state_reg[1]_rep_0 );
  output \skid_buffer_reg[64] ;
  output \skid_buffer_reg[64]_0 ;
  output si_rs_awvalid;
  output s_ready_i_reg;
  output si_rs_bready;
  output si_rs_arvalid;
  output s_ready_i_reg_0;
  output si_rs_rready;
  output [57:0]Q;
  output [57:0]\s_arid_r_reg[11] ;
  output \wrap_cnt_r_reg[1] ;
  output \wrap_second_len_r_reg[3] ;
  output [2:0]axaddr_offset;
  output \axaddr_offset_r_reg[1] ;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg;
  output next_pending_r_reg_0;
  output shandshake;
  output [0:0]\wrap_cnt_r_reg[2] ;
  output [1:0]D;
  output \wrap_cnt_r_reg[2]_0 ;
  output [2:0]\axaddr_offset_r_reg[3] ;
  output \axaddr_offset_r_reg[1]_0 ;
  output \wrap_second_len_r_reg[3]_0 ;
  output \axlen_cnt_reg[3]_0 ;
  output next_pending_r_reg_1;
  output next_pending_r_reg_2;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \axaddr_offset_r_reg[0] ;
  output [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  output \axaddr_offset_r_reg[0]_0 ;
  output \bus2ip_addr_i_reg[2] ;
  output \bus2ip_addr_i_reg[2]_0 ;
  output [7:0]\axaddr_incr_reg[11] ;
  output [0:0]CO;
  output [3:0]O;
  output [3:0]\axaddr_incr_reg[7] ;
  output [3:0]\axaddr_incr_reg[11]_0 ;
  output [0:0]\axaddr_incr_reg[7]_0 ;
  output [3:0]\axaddr_incr_reg[3] ;
  output [13:0]\m_payload_i_reg[13] ;
  output [46:0]\skid_buffer_reg[46] ;
  input aclk;
  input m_valid_i0;
  input aresetn;
  input \cnt_read_reg[3]_rep__2 ;
  input s_axi_rready;
  input b_push;
  input s_axi_awvalid;
  input m_valid_i_reg;
  input [2:0]\axaddr_offset_r_reg[3]_0 ;
  input [0:0]\axaddr_offset_r_reg[0]_1 ;
  input [1:0]\state_reg[1] ;
  input si_rs_bvalid;
  input [2:0]\wrap_second_len_r_reg[2] ;
  input \state_reg[0]_rep ;
  input [0:0]axaddr_offset_0;
  input [2:0]\axaddr_offset_r_reg[3]_1 ;
  input \state_reg[0]_rep_0 ;
  input \state_reg[1]_rep ;
  input sel_first;
  input sel_first_1;
  input s_axi_bready;
  input s_axi_arvalid;
  input [11:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [11:0]out;
  input [1:0]\s_bresp_acc_reg[1] ;
  input [12:0]r_push_r_reg;
  input [33:0]\cnt_read_reg[4] ;
  input [3:0]S;
  input [3:0]\m_payload_i_reg[3] ;
  input [3:0]axaddr_incr_reg;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [0:0]E;
  input [0:0]\state_reg[1]_rep_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [57:0]Q;
  wire [3:0]S;
  wire aclk;
  wire ar_pipe_n_2;
  wire aresetn;
  wire aw_pipe_n_1;
  wire aw_pipe_n_92;
  wire [3:0]axaddr_incr_reg;
  wire [7:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[11]_0 ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [0:0]\axaddr_incr_reg[7]_0 ;
  wire [2:0]axaddr_offset;
  wire [0:0]axaddr_offset_0;
  wire \axaddr_offset_r_reg[0] ;
  wire \axaddr_offset_r_reg[0]_0 ;
  wire [0:0]\axaddr_offset_r_reg[0]_1 ;
  wire \axaddr_offset_r_reg[1] ;
  wire \axaddr_offset_r_reg[1]_0 ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire [2:0]\axaddr_offset_r_reg[3]_0 ;
  wire [2:0]\axaddr_offset_r_reg[3]_1 ;
  wire \axlen_cnt_reg[3] ;
  wire \axlen_cnt_reg[3]_0 ;
  wire b_push;
  wire \bus2ip_addr_i_reg[2] ;
  wire \bus2ip_addr_i_reg[2]_0 ;
  wire \cnt_read_reg[3]_rep__2 ;
  wire [33:0]\cnt_read_reg[4] ;
  wire [13:0]\m_payload_i_reg[13] ;
  wire [3:0]\m_payload_i_reg[3] ;
  wire m_valid_i0;
  wire m_valid_i_reg;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire next_pending_r_reg_1;
  wire next_pending_r_reg_2;
  wire [11:0]out;
  wire [12:0]r_push_r_reg;
  wire [57:0]\s_arid_r_reg[11] ;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire s_ready_i_reg;
  wire s_ready_i_reg_0;
  wire sel_first;
  wire sel_first_1;
  wire shandshake;
  wire si_rs_arvalid;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire si_rs_rready;
  wire [46:0]\skid_buffer_reg[46] ;
  wire \skid_buffer_reg[64] ;
  wire \skid_buffer_reg[64]_0 ;
  wire \state_reg[0]_rep ;
  wire \state_reg[0]_rep_0 ;
  wire [1:0]\state_reg[1] ;
  wire \state_reg[1]_rep ;
  wire [0:0]\state_reg[1]_rep_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6]_0 ;
  wire \wrap_cnt_r_reg[1] ;
  wire [0:0]\wrap_cnt_r_reg[2] ;
  wire \wrap_cnt_r_reg[2]_0 ;
  wire [2:0]\wrap_second_len_r_reg[2] ;
  wire \wrap_second_len_r_reg[3] ;
  wire \wrap_second_len_r_reg[3]_0 ;

  zynq_bd_axi_register_slice_v2_1_10_axic_register_slice ar_pipe
       (.D(D),
        .Q(\s_arid_r_reg[11] ),
        .aclk(aclk),
        .\aresetn_d_reg[0] (aw_pipe_n_1),
        .\aresetn_d_reg[0]_0 (aw_pipe_n_92),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11]_0 ),
        .\axaddr_incr_reg[3] (\axaddr_incr_reg[3] ),
        .\axaddr_incr_reg[3]_0 (\axaddr_incr_reg[3]_0 ),
        .\axaddr_incr_reg[7] (\axaddr_incr_reg[7] ),
        .\axaddr_incr_reg[7]_0 (\axaddr_incr_reg[7]_0 ),
        .axaddr_offset_0(axaddr_offset_0),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0]_0 ),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1]_0 ),
        .\axaddr_offset_r_reg[2] (\axaddr_offset_r_reg[3] [1]),
        .\axaddr_offset_r_reg[3] ({\axaddr_offset_r_reg[3] [2],\axaddr_offset_r_reg[3] [0]}),
        .\axaddr_offset_r_reg[3]_0 (\axaddr_offset_r_reg[3]_1 ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3]_0 ),
        .\bus2ip_addr_i_reg[2] (\bus2ip_addr_i_reg[2]_0 ),
        .\m_payload_i_reg[3]_0 (\m_payload_i_reg[3] ),
        .m_valid_i0(m_valid_i0),
        .m_valid_i_reg_0(ar_pipe_n_2),
        .next_pending_r_reg(next_pending_r_reg_1),
        .next_pending_r_reg_0(next_pending_r_reg_2),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_ready_i_reg_0(si_rs_arvalid),
        .sel_first_1(sel_first_1),
        .\skid_buffer_reg[64]_0 (\skid_buffer_reg[64]_0 ),
        .\state_reg[0]_rep (\state_reg[0]_rep ),
        .\state_reg[0]_rep_0 (\state_reg[0]_rep_0 ),
        .\state_reg[1]_rep (\state_reg[1]_rep ),
        .\state_reg[1]_rep_0 (\state_reg[1]_rep_0 ),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6]_0 ),
        .\wrap_cnt_r_reg[2] (\wrap_cnt_r_reg[2] ),
        .\wrap_cnt_r_reg[2]_0 (\wrap_cnt_r_reg[2]_0 ),
        .\wrap_second_len_r_reg[2] (\wrap_second_len_r_reg[2] ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3]_0 ));
  zynq_bd_axi_register_slice_v2_1_10_axic_register_slice_61 aw_pipe
       (.CO(CO),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[1]_inv (aw_pipe_n_92),
        .\aresetn_d_reg[1]_inv_0 (ar_pipe_n_2),
        .axaddr_incr_reg(axaddr_incr_reg),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11] ),
        .axaddr_offset(axaddr_offset),
        .\axaddr_offset_r_reg[0] (\axaddr_offset_r_reg[0] ),
        .\axaddr_offset_r_reg[0]_0 (\axaddr_offset_r_reg[0]_1 ),
        .\axaddr_offset_r_reg[1] (\axaddr_offset_r_reg[1] ),
        .\axaddr_offset_r_reg[3] (\axaddr_offset_r_reg[3]_0 ),
        .\axlen_cnt_reg[3] (\axlen_cnt_reg[3] ),
        .b_push(b_push),
        .\bus2ip_addr_i_reg[2] (\bus2ip_addr_i_reg[2] ),
        .m_valid_i_reg_0(m_valid_i_reg),
        .next_pending_r_reg(next_pending_r_reg),
        .next_pending_r_reg_0(next_pending_r_reg_0),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_ready_i_reg_0(aw_pipe_n_1),
        .s_ready_i_reg_1(si_rs_awvalid),
        .sel_first(sel_first),
        .\skid_buffer_reg[64]_0 (\skid_buffer_reg[64] ),
        .\state_reg[1] (\state_reg[1] ),
        .\wrap_boundary_axaddr_r_reg[6] (\wrap_boundary_axaddr_r_reg[6] ),
        .\wrap_cnt_r_reg[1] (\wrap_cnt_r_reg[1] ),
        .\wrap_second_len_r_reg[3] (\wrap_second_len_r_reg[3] ));
  zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized1 b_pipe
       (.aclk(aclk),
        .\aresetn_d_reg[0] (aw_pipe_n_1),
        .\aresetn_d_reg[1]_inv (ar_pipe_n_2),
        .\m_payload_i_reg[13]_0 (\m_payload_i_reg[13] ),
        .out(out),
        .s_axi_bready(s_axi_bready),
        .\s_bresp_acc_reg[1] (\s_bresp_acc_reg[1] ),
        .s_ready_i_reg_0(s_ready_i_reg),
        .shandshake(shandshake),
        .si_rs_bvalid(si_rs_bvalid),
        .\skid_buffer_reg[0]_0 (si_rs_bready));
  zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized2 r_pipe
       (.aclk(aclk),
        .\aresetn_d_reg[0] (aw_pipe_n_1),
        .\aresetn_d_reg[1]_inv (ar_pipe_n_2),
        .\cnt_read_reg[3]_rep__2 (\cnt_read_reg[3]_rep__2 ),
        .\cnt_read_reg[4] (\cnt_read_reg[4] ),
        .r_push_r_reg(r_push_r_reg),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg_0(s_ready_i_reg_0),
        .\skid_buffer_reg[0]_0 (si_rs_rready),
        .\skid_buffer_reg[46]_0 (\skid_buffer_reg[46] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axi_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axi_register_slice__parameterized1
   (p_80_out,
    m_axi_bready,
    p_74_out,
    \skid_buffer_reg[46] ,
    valid_qual_i0__1,
    E,
    r_cmd_pop_0__1,
    Q,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ,
    \aresetn_d_reg[1] ,
    aclk,
    p_1_in,
    m_axi_bvalid,
    s_axi_bready,
    chosen,
    \aresetn_d_reg[1]_0 ,
    s_axi_rready,
    chosen_0,
    m_axi_rvalid,
    \gen_master_slots[1].r_issuing_cnt_reg[8] ,
    r_cmd_pop_2__1,
    ADDRESS_HIT_0,
    target_mi_enc,
    r_issuing_cnt,
    p_49_in,
    m_axi_rid,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rdata,
    D,
    \chosen_reg[0] );
  output p_80_out;
  output [0:0]m_axi_bready;
  output p_74_out;
  output \skid_buffer_reg[46] ;
  output valid_qual_i0__1;
  output [0:0]E;
  output r_cmd_pop_0__1;
  output [46:0]Q;
  output [13:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  input \aresetn_d_reg[1] ;
  input aclk;
  input p_1_in;
  input [0:0]m_axi_bvalid;
  input [0:0]s_axi_bready;
  input [0:0]chosen;
  input \aresetn_d_reg[1]_0 ;
  input [0:0]s_axi_rready;
  input [0:0]chosen_0;
  input [0:0]m_axi_rvalid;
  input \gen_master_slots[1].r_issuing_cnt_reg[8] ;
  input r_cmd_pop_2__1;
  input ADDRESS_HIT_0;
  input target_mi_enc;
  input [4:0]r_issuing_cnt;
  input p_49_in;
  input [11:0]m_axi_rid;
  input [0:0]m_axi_rlast;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [13:0]D;
  input [0:0]\chosen_reg[0] ;

  wire ADDRESS_HIT_0;
  wire [13:0]D;
  wire [0:0]E;
  wire [46:0]Q;
  wire aclk;
  wire \aresetn_d_reg[1] ;
  wire \aresetn_d_reg[1]_0 ;
  wire [0:0]chosen;
  wire [0:0]chosen_0;
  wire [0:0]\chosen_reg[0] ;
  wire \gen_master_slots[1].r_issuing_cnt_reg[8] ;
  wire [13:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire [0:0]m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire p_1_in;
  wire p_49_in;
  wire p_74_out;
  wire p_80_out;
  wire r_cmd_pop_0__1;
  wire r_cmd_pop_2__1;
  wire [4:0]r_issuing_cnt;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_rready;
  wire \skid_buffer_reg[46] ;
  wire target_mi_enc;
  wire valid_qual_i0__1;

  zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized10 b_pipe
       (.D(D),
        .aclk(aclk),
        .\aresetn_d_reg[1] (\aresetn_d_reg[1] ),
        .\aresetn_d_reg[1]_0 (\aresetn_d_reg[1]_0 ),
        .chosen(chosen),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .\m_payload_i_reg[0]_0 (p_80_out),
        .p_1_in(p_1_in),
        .s_axi_bready(s_axi_bready));
  zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized12 r_pipe
       (.ADDRESS_HIT_0(ADDRESS_HIT_0),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\aresetn_d_reg[1] (\aresetn_d_reg[1] ),
        .chosen_0(chosen_0),
        .\chosen_reg[0] (\chosen_reg[0] ),
        .\gen_master_slots[1].r_issuing_cnt_reg[8] (\gen_master_slots[1].r_issuing_cnt_reg[8] ),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_valid_i_reg_0(p_74_out),
        .p_1_in(p_1_in),
        .p_49_in(p_49_in),
        .r_cmd_pop_0__1(r_cmd_pop_0__1),
        .r_cmd_pop_2__1(r_cmd_pop_2__1),
        .r_issuing_cnt(r_issuing_cnt),
        .s_axi_rready(s_axi_rready),
        .\skid_buffer_reg[46]_0 (\skid_buffer_reg[46] ),
        .target_mi_enc(target_mi_enc),
        .valid_qual_i0__1(valid_qual_i0__1));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axi_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axi_register_slice__parameterized2
   (p_60_out,
    m_axi_bready,
    p_1_in,
    p_54_out,
    \skid_buffer_reg[46] ,
    s_axi_bresp,
    S,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ,
    \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ,
    \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ,
    \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ,
    \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ,
    \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ,
    \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ,
    \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ,
    s_axi_rresp,
    s_axi_rdata,
    E,
    r_cmd_pop_1__1,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ,
    \aresetn_d_reg[1] ,
    \aresetn_d_reg[1]_0 ,
    aclk,
    aresetn,
    m_axi_bvalid,
    s_axi_bready,
    chosen,
    \aresetn_d_reg[1]_1 ,
    s_axi_rready,
    chosen_0,
    m_axi_rvalid,
    \m_payload_i_reg[13] ,
    p_38_out,
    Q,
    \gen_multi_thread.gen_thread_loop[6].active_id_reg[83] ,
    \gen_multi_thread.gen_thread_loop[5].active_id_reg[71] ,
    \gen_multi_thread.gen_thread_loop[4].active_id_reg[59] ,
    \gen_multi_thread.gen_thread_loop[3].active_id_reg[47] ,
    \gen_multi_thread.gen_thread_loop[2].active_id_reg[35] ,
    \gen_multi_thread.gen_thread_loop[1].active_id_reg[23] ,
    \gen_multi_thread.gen_thread_loop[0].active_id_reg[11] ,
    \m_payload_i_reg[13]_0 ,
    resp_select,
    \m_payload_i_reg[33] ,
    p_32_out,
    \gen_master_slots[1].r_issuing_cnt_reg[11] ,
    p_31_in,
    m_axi_rid,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rdata,
    D,
    \chosen_reg[1] );
  output p_60_out;
  output [0:0]m_axi_bready;
  output p_1_in;
  output p_54_out;
  output \skid_buffer_reg[46] ;
  output [1:0]s_axi_bresp;
  output [3:0]S;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ;
  output [3:0]\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ;
  output [1:0]s_axi_rresp;
  output [31:0]s_axi_rdata;
  output [0:0]E;
  output r_cmd_pop_1__1;
  output \gen_no_arbiter.s_ready_i_reg[0] ;
  output [12:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ;
  output \aresetn_d_reg[1] ;
  input \aresetn_d_reg[1]_0 ;
  input aclk;
  input aresetn;
  input [0:0]m_axi_bvalid;
  input [0:0]s_axi_bready;
  input [1:0]chosen;
  input \aresetn_d_reg[1]_1 ;
  input [0:0]s_axi_rready;
  input [1:0]chosen_0;
  input [0:0]m_axi_rvalid;
  input [13:0]\m_payload_i_reg[13] ;
  input p_38_out;
  input [11:0]Q;
  input [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] ;
  input [11:0]\m_payload_i_reg[13]_0 ;
  input [0:0]resp_select;
  input [33:0]\m_payload_i_reg[33] ;
  input p_32_out;
  input [3:0]\gen_master_slots[1].r_issuing_cnt_reg[11] ;
  input p_31_in;
  input [11:0]m_axi_rid;
  input [0:0]m_axi_rlast;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [13:0]D;
  input [0:0]\chosen_reg[1] ;

  wire [13:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[1] ;
  wire \aresetn_d_reg[1]_0 ;
  wire \aresetn_d_reg[1]_1 ;
  wire [1:0]chosen;
  wire [1:0]chosen_0;
  wire [0:0]\chosen_reg[1] ;
  wire [3:0]\gen_master_slots[1].r_issuing_cnt_reg[11] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ;
  wire [12:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ;
  wire \gen_no_arbiter.s_ready_i_reg[0] ;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire [0:0]m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire [13:0]\m_payload_i_reg[13] ;
  wire [11:0]\m_payload_i_reg[13]_0 ;
  wire [33:0]\m_payload_i_reg[33] ;
  wire p_1_in;
  wire p_31_in;
  wire p_32_out;
  wire p_38_out;
  wire p_54_out;
  wire p_60_out;
  wire r_cmd_pop_1__1;
  wire [0:0]resp_select;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire \skid_buffer_reg[46] ;

  zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized15 b_pipe
       (.D(D),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[1] (\aresetn_d_reg[1] ),
        .\aresetn_d_reg[1]_0 (\aresetn_d_reg[1]_0 ),
        .\aresetn_d_reg[1]_1 (\aresetn_d_reg[1]_1 ),
        .chosen(chosen),
        .\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] (\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] (\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] ),
        .\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] (\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] (\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] ),
        .\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] (\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] (\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] ),
        .\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] (\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] (\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] ),
        .\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] (\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] (\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] ),
        .\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] (\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] (\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] ),
        .\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] (\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] (\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .\m_payload_i_reg[0]_0 (p_60_out),
        .\m_payload_i_reg[13]_0 (\m_payload_i_reg[13] ),
        .\m_payload_i_reg[13]_1 (\m_payload_i_reg[13]_0 ),
        .p_1_in(p_1_in),
        .p_38_out(p_38_out),
        .resp_select(resp_select),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp));
  zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized17 r_pipe
       (.E(E),
        .aclk(aclk),
        .\aresetn_d_reg[1] (\aresetn_d_reg[1]_0 ),
        .chosen_0(chosen_0),
        .\chosen_reg[1] (\chosen_reg[1] ),
        .\gen_master_slots[1].r_issuing_cnt_reg[11] (\gen_master_slots[1].r_issuing_cnt_reg[11] ),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_11 ),
        .\gen_no_arbiter.s_ready_i_reg[0] (\gen_no_arbiter.s_ready_i_reg[0] ),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_payload_i_reg[33]_0 (\m_payload_i_reg[33] ),
        .m_valid_i_reg_0(p_54_out),
        .p_1_in(p_1_in),
        .p_31_in(p_31_in),
        .p_32_out(p_32_out),
        .r_cmd_pop_1__1(r_cmd_pop_1__1),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .\skid_buffer_reg[46]_0 (\skid_buffer_reg[46] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axi_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axi_register_slice__parameterized3
   (p_38_out,
    m_valid_i_reg,
    mi_bready_2,
    p_32_out,
    mi_rready_2,
    s_ready_i_reg,
    r_cmd_pop_2__1,
    Q,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ,
    aclk,
    p_1_in,
    \aresetn_d_reg[0] ,
    p_21_in,
    s_axi_bready,
    chosen,
    s_axi_rready,
    chosen_0,
    p_15_in,
    \gen_axi.s_axi_rid_i_reg[11] ,
    p_17_in,
    D,
    E);
  output p_38_out;
  output m_valid_i_reg;
  output mi_bready_2;
  output p_32_out;
  output mi_rready_2;
  output s_ready_i_reg;
  output r_cmd_pop_2__1;
  output [12:0]Q;
  output [11:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  input aclk;
  input p_1_in;
  input \aresetn_d_reg[0] ;
  input p_21_in;
  input [0:0]s_axi_bready;
  input [0:0]chosen;
  input [0:0]s_axi_rready;
  input [0:0]chosen_0;
  input p_15_in;
  input [11:0]\gen_axi.s_axi_rid_i_reg[11] ;
  input p_17_in;
  input [11:0]D;
  input [0:0]E;

  wire [11:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire [0:0]chosen;
  wire [0:0]chosen_0;
  wire [11:0]\gen_axi.s_axi_rid_i_reg[11] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  wire m_valid_i_reg;
  wire mi_bready_2;
  wire mi_rready_2;
  wire p_15_in;
  wire p_17_in;
  wire p_1_in;
  wire p_21_in;
  wire p_32_out;
  wire p_38_out;
  wire r_cmd_pop_2__1;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_rready;
  wire s_ready_i_reg;

  zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized20 b_pipe
       (.D(D),
        .aclk(aclk),
        .\aresetn_d_reg[0] (\aresetn_d_reg[0] ),
        .chosen(chosen),
        .\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] (\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .\m_payload_i_reg[2]_0 (p_38_out),
        .m_valid_i_reg_0(m_valid_i_reg),
        .mi_bready_2(mi_bready_2),
        .p_1_in(p_1_in),
        .p_21_in(p_21_in),
        .s_axi_bready(s_axi_bready),
        .s_ready_i_reg_0(s_ready_i_reg));
  zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized22 r_pipe
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\aresetn_d_reg[1] (m_valid_i_reg),
        .chosen_0(chosen_0),
        .\gen_axi.s_axi_rid_i_reg[11] (\gen_axi.s_axi_rid_i_reg[11] ),
        .m_valid_i_reg_0(p_32_out),
        .p_15_in(p_15_in),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .r_cmd_pop_2__1(r_cmd_pop_2__1),
        .s_axi_rready(s_axi_rready),
        .\skid_buffer_reg[34]_0 (mi_rready_2));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axic_register_slice
   (\skid_buffer_reg[64]_0 ,
    s_ready_i_reg_0,
    m_valid_i_reg_0,
    Q,
    \wrap_cnt_r_reg[2] ,
    D,
    \wrap_cnt_r_reg[2]_0 ,
    \axaddr_offset_r_reg[2] ,
    \axaddr_offset_r_reg[3] ,
    \axaddr_offset_r_reg[1] ,
    \wrap_second_len_r_reg[3] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    next_pending_r_reg_0,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_offset_r_reg[0] ,
    \bus2ip_addr_i_reg[2] ,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[11] ,
    \axaddr_incr_reg[7]_0 ,
    \axaddr_incr_reg[3] ,
    \aresetn_d_reg[0] ,
    aclk,
    m_valid_i0,
    \aresetn_d_reg[0]_0 ,
    \wrap_second_len_r_reg[2] ,
    \state_reg[0]_rep ,
    axaddr_offset_0,
    \axaddr_offset_r_reg[3]_0 ,
    \state_reg[0]_rep_0 ,
    \state_reg[1]_rep ,
    sel_first_1,
    s_axi_arvalid,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    \m_payload_i_reg[3]_0 ,
    \axaddr_incr_reg[3]_0 ,
    \state_reg[1]_rep_0 );
  output \skid_buffer_reg[64]_0 ;
  output s_ready_i_reg_0;
  output m_valid_i_reg_0;
  output [57:0]Q;
  output [0:0]\wrap_cnt_r_reg[2] ;
  output [1:0]D;
  output \wrap_cnt_r_reg[2]_0 ;
  output \axaddr_offset_r_reg[2] ;
  output [1:0]\axaddr_offset_r_reg[3] ;
  output \axaddr_offset_r_reg[1] ;
  output \wrap_second_len_r_reg[3] ;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg;
  output next_pending_r_reg_0;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \axaddr_offset_r_reg[0] ;
  output \bus2ip_addr_i_reg[2] ;
  output [3:0]\axaddr_incr_reg[7] ;
  output [3:0]\axaddr_incr_reg[11] ;
  output [0:0]\axaddr_incr_reg[7]_0 ;
  output [3:0]\axaddr_incr_reg[3] ;
  input \aresetn_d_reg[0] ;
  input aclk;
  input m_valid_i0;
  input \aresetn_d_reg[0]_0 ;
  input [2:0]\wrap_second_len_r_reg[2] ;
  input \state_reg[0]_rep ;
  input [0:0]axaddr_offset_0;
  input [2:0]\axaddr_offset_r_reg[3]_0 ;
  input \state_reg[0]_rep_0 ;
  input \state_reg[1]_rep ;
  input sel_first_1;
  input s_axi_arvalid;
  input [11:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [3:0]\m_payload_i_reg[3]_0 ;
  input [3:0]\axaddr_incr_reg[3]_0 ;
  input [0:0]\state_reg[1]_rep_0 ;

  wire [1:0]D;
  wire [57:0]Q;
  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[0]_0 ;
  wire \axaddr_incr[0]_i_10__0_n_0 ;
  wire \axaddr_incr[0]_i_12__0_n_0 ;
  wire \axaddr_incr[0]_i_13__0_n_0 ;
  wire \axaddr_incr[0]_i_14__0_n_0 ;
  wire \axaddr_incr[0]_i_3__0_n_0 ;
  wire \axaddr_incr[0]_i_4__0_n_0 ;
  wire \axaddr_incr[0]_i_5__0_n_0 ;
  wire \axaddr_incr[0]_i_6__0_n_0 ;
  wire \axaddr_incr[0]_i_7__0_n_0 ;
  wire \axaddr_incr[0]_i_8__0_n_0 ;
  wire \axaddr_incr[0]_i_9__0_n_0 ;
  wire \axaddr_incr[4]_i_10__0_n_0 ;
  wire \axaddr_incr[4]_i_7__0_n_0 ;
  wire \axaddr_incr[4]_i_8__0_n_0 ;
  wire \axaddr_incr[4]_i_9__0_n_0 ;
  wire \axaddr_incr[8]_i_10__0_n_0 ;
  wire \axaddr_incr[8]_i_7__0_n_0 ;
  wire \axaddr_incr[8]_i_8__0_n_0 ;
  wire \axaddr_incr[8]_i_9__0_n_0 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_0 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_1 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_2 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_3 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_4 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_5 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_6 ;
  wire \axaddr_incr_reg[0]_i_11__0_n_7 ;
  wire \axaddr_incr_reg[0]_i_2__0_n_1 ;
  wire \axaddr_incr_reg[0]_i_2__0_n_2 ;
  wire \axaddr_incr_reg[0]_i_2__0_n_3 ;
  wire [3:0]\axaddr_incr_reg[11] ;
  wire [3:0]\axaddr_incr_reg[3] ;
  wire [3:0]\axaddr_incr_reg[3]_0 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_0 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_1 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_2 ;
  wire \axaddr_incr_reg[4]_i_6__0_n_3 ;
  wire [3:0]\axaddr_incr_reg[7] ;
  wire [0:0]\axaddr_incr_reg[7]_0 ;
  wire \axaddr_incr_reg[8]_i_6__0_n_1 ;
  wire \axaddr_incr_reg[8]_i_6__0_n_2 ;
  wire \axaddr_incr_reg[8]_i_6__0_n_3 ;
  wire [0:0]axaddr_offset_0;
  wire \axaddr_offset_r[1]_i_3__0_n_0 ;
  wire \axaddr_offset_r[2]_i_2__0_n_0 ;
  wire \axaddr_offset_r[2]_i_3__0_n_0 ;
  wire \axaddr_offset_r[3]_i_2__0_n_0 ;
  wire \axaddr_offset_r_reg[0] ;
  wire \axaddr_offset_r_reg[1] ;
  wire \axaddr_offset_r_reg[2] ;
  wire [1:0]\axaddr_offset_r_reg[3] ;
  wire [2:0]\axaddr_offset_r_reg[3]_0 ;
  wire \axlen_cnt_reg[3] ;
  wire \bus2ip_addr_i_reg[2] ;
  wire \m_payload_i[0]_i_1__0_n_0 ;
  wire \m_payload_i[10]_i_1__0_n_0 ;
  wire \m_payload_i[11]_i_1__0_n_0 ;
  wire \m_payload_i[12]_i_1__0_n_0 ;
  wire \m_payload_i[13]_i_1__1_n_0 ;
  wire \m_payload_i[14]_i_1__0_n_0 ;
  wire \m_payload_i[15]_i_1__0_n_0 ;
  wire \m_payload_i[16]_i_1__0_n_0 ;
  wire \m_payload_i[17]_i_1__0_n_0 ;
  wire \m_payload_i[18]_i_1__0_n_0 ;
  wire \m_payload_i[19]_i_1__0_n_0 ;
  wire \m_payload_i[1]_i_1__0_n_0 ;
  wire \m_payload_i[20]_i_1__0_n_0 ;
  wire \m_payload_i[21]_i_1__0_n_0 ;
  wire \m_payload_i[22]_i_1__0_n_0 ;
  wire \m_payload_i[23]_i_1__0_n_0 ;
  wire \m_payload_i[24]_i_1__0_n_0 ;
  wire \m_payload_i[25]_i_1__0_n_0 ;
  wire \m_payload_i[26]_i_1__0_n_0 ;
  wire \m_payload_i[27]_i_1__0_n_0 ;
  wire \m_payload_i[28]_i_1__0_n_0 ;
  wire \m_payload_i[29]_i_1__0_n_0 ;
  wire \m_payload_i[2]_i_1__0_n_0 ;
  wire \m_payload_i[30]_i_1__0_n_0 ;
  wire \m_payload_i[31]_i_2__0_n_0 ;
  wire \m_payload_i[32]_i_1__0_n_0 ;
  wire \m_payload_i[33]_i_1__0_n_0 ;
  wire \m_payload_i[34]_i_1__0_n_0 ;
  wire \m_payload_i[35]_i_1__0_n_0 ;
  wire \m_payload_i[36]_i_1__0_n_0 ;
  wire \m_payload_i[38]_i_1__0_n_0 ;
  wire \m_payload_i[39]_i_1__0_n_0 ;
  wire \m_payload_i[3]_i_1__0_n_0 ;
  wire \m_payload_i[44]_i_1__0_n_0 ;
  wire \m_payload_i[45]_i_1__0_n_0 ;
  wire \m_payload_i[46]_i_1__1_n_0 ;
  wire \m_payload_i[47]_i_1__0_n_0 ;
  wire \m_payload_i[48]_i_1__0_n_0 ;
  wire \m_payload_i[49]_i_1__0_n_0 ;
  wire \m_payload_i[4]_i_1__0_n_0 ;
  wire \m_payload_i[50]_i_1__0_n_0 ;
  wire \m_payload_i[51]_i_1__0_n_0 ;
  wire \m_payload_i[53]_i_1__0_n_0 ;
  wire \m_payload_i[54]_i_1__0_n_0 ;
  wire \m_payload_i[55]_i_1__0_n_0 ;
  wire \m_payload_i[56]_i_1__0_n_0 ;
  wire \m_payload_i[57]_i_1__0_n_0 ;
  wire \m_payload_i[58]_i_1__0_n_0 ;
  wire \m_payload_i[59]_i_1__0_n_0 ;
  wire \m_payload_i[5]_i_1__0_n_0 ;
  wire \m_payload_i[60]_i_1__0_n_0 ;
  wire \m_payload_i[61]_i_1__0_n_0 ;
  wire \m_payload_i[62]_i_1__0_n_0 ;
  wire \m_payload_i[63]_i_1__0_n_0 ;
  wire \m_payload_i[64]_i_1__0_n_0 ;
  wire \m_payload_i[6]_i_1__0_n_0 ;
  wire \m_payload_i[7]_i_1__0_n_0 ;
  wire \m_payload_i[8]_i_1__0_n_0 ;
  wire \m_payload_i[9]_i_1__0_n_0 ;
  wire [3:0]\m_payload_i_reg[3]_0 ;
  wire \m_payload_i_reg_n_0_[38] ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire sel_first_1;
  wire \skid_buffer_reg[64]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[48] ;
  wire \skid_buffer_reg_n_0_[49] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[62] ;
  wire \skid_buffer_reg_n_0_[63] ;
  wire \skid_buffer_reg_n_0_[64] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire \state_reg[0]_rep ;
  wire \state_reg[0]_rep_0 ;
  wire \state_reg[1]_rep ;
  wire [0:0]\state_reg[1]_rep_0 ;
  wire \wrap_boundary_axaddr_r[3]_i_2__0_n_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire [0:0]\wrap_cnt_r_reg[2] ;
  wire \wrap_cnt_r_reg[2]_0 ;
  wire [2:0]\wrap_second_len_r_reg[2] ;
  wire \wrap_second_len_r_reg[3] ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_6__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b1)) 
    \aresetn_d_reg[1]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[0]_0 ),
        .Q(m_valid_i_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \axaddr_incr[0]_i_10__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(\axaddr_incr_reg[3]_0 [0]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_7 ),
        .O(\axaddr_incr[0]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \axaddr_incr[0]_i_12__0 
       (.I0(Q[2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[0]_i_13__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(\axaddr_incr[0]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[0]_i_14__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axaddr_incr[0]_i_3__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_4__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_5__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axaddr_incr[0]_i_6__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_1),
        .O(\axaddr_incr[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF780078)) 
    \axaddr_incr[0]_i_7__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(\axaddr_incr_reg[3]_0 [3]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_4 ),
        .O(\axaddr_incr[0]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_8__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(\axaddr_incr_reg[3]_0 [2]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_5 ),
        .O(\axaddr_incr[0]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_9__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(\axaddr_incr_reg[3]_0 [1]),
        .I3(sel_first_1),
        .I4(\axaddr_incr_reg[0]_i_11__0_n_6 ),
        .O(\axaddr_incr[0]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_10__0 
       (.I0(Q[4]),
        .O(\axaddr_incr[4]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_7__0 
       (.I0(Q[7]),
        .O(\axaddr_incr[4]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_8__0 
       (.I0(Q[6]),
        .O(\axaddr_incr[4]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_9__0 
       (.I0(Q[5]),
        .O(\axaddr_incr[4]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_10__0 
       (.I0(Q[8]),
        .O(\axaddr_incr[8]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_7__0 
       (.I0(Q[11]),
        .O(\axaddr_incr[8]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_8__0 
       (.I0(Q[10]),
        .O(\axaddr_incr[8]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_9__0 
       (.I0(Q[9]),
        .O(\axaddr_incr[8]_i_9__0_n_0 ));
  CARRY4 \axaddr_incr_reg[0]_i_11__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[0]_i_11__0_n_0 ,\axaddr_incr_reg[0]_i_11__0_n_1 ,\axaddr_incr_reg[0]_i_11__0_n_2 ,\axaddr_incr_reg[0]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[0]_i_12__0_n_0 ,\axaddr_incr[0]_i_13__0_n_0 ,\axaddr_incr[0]_i_14__0_n_0 }),
        .O({\axaddr_incr_reg[0]_i_11__0_n_4 ,\axaddr_incr_reg[0]_i_11__0_n_5 ,\axaddr_incr_reg[0]_i_11__0_n_6 ,\axaddr_incr_reg[0]_i_11__0_n_7 }),
        .S(\m_payload_i_reg[3]_0 ));
  CARRY4 \axaddr_incr_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[7]_0 ,\axaddr_incr_reg[0]_i_2__0_n_1 ,\axaddr_incr_reg[0]_i_2__0_n_2 ,\axaddr_incr_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_incr[0]_i_3__0_n_0 ,\axaddr_incr[0]_i_4__0_n_0 ,\axaddr_incr[0]_i_5__0_n_0 ,\axaddr_incr[0]_i_6__0_n_0 }),
        .O(\axaddr_incr_reg[3] ),
        .S({\axaddr_incr[0]_i_7__0_n_0 ,\axaddr_incr[0]_i_8__0_n_0 ,\axaddr_incr[0]_i_9__0_n_0 ,\axaddr_incr[0]_i_10__0_n_0 }));
  CARRY4 \axaddr_incr_reg[4]_i_6__0 
       (.CI(\axaddr_incr_reg[0]_i_11__0_n_0 ),
        .CO({\axaddr_incr_reg[4]_i_6__0_n_0 ,\axaddr_incr_reg[4]_i_6__0_n_1 ,\axaddr_incr_reg[4]_i_6__0_n_2 ,\axaddr_incr_reg[4]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[7] ),
        .S({\axaddr_incr[4]_i_7__0_n_0 ,\axaddr_incr[4]_i_8__0_n_0 ,\axaddr_incr[4]_i_9__0_n_0 ,\axaddr_incr[4]_i_10__0_n_0 }));
  CARRY4 \axaddr_incr_reg[8]_i_6__0 
       (.CI(\axaddr_incr_reg[4]_i_6__0_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_6__0_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_6__0_n_1 ,\axaddr_incr_reg[8]_i_6__0_n_2 ,\axaddr_incr_reg[8]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[11] ),
        .S({\axaddr_incr[8]_i_7__0_n_0 ,\axaddr_incr[8]_i_8__0_n_0 ,\axaddr_incr[8]_i_9__0_n_0 ,\axaddr_incr[8]_i_10__0_n_0 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[0]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[35]),
        .I3(Q[2]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\axaddr_offset_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \axaddr_offset_r[1]_i_1__0 
       (.I0(\axaddr_offset_r_reg[1] ),
        .O(\axaddr_offset_r_reg[3] [0]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \axaddr_offset_r[1]_i_2__0 
       (.I0(\axaddr_offset_r[1]_i_3__0_n_0 ),
        .I1(Q[35]),
        .I2(Q[39]),
        .I3(\axaddr_offset_r[2]_i_3__0_n_0 ),
        .I4(\state_reg[0]_rep ),
        .I5(\axaddr_offset_r_reg[3]_0 [0]),
        .O(\axaddr_offset_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\axaddr_offset_r[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAC00FFFFAC000000)) 
    \axaddr_offset_r[2]_i_1__0 
       (.I0(\axaddr_offset_r[2]_i_2__0_n_0 ),
        .I1(\axaddr_offset_r[2]_i_3__0_n_0 ),
        .I2(Q[35]),
        .I3(Q[40]),
        .I4(\state_reg[0]_rep ),
        .I5(\axaddr_offset_r_reg[3]_0 [1]),
        .O(\axaddr_offset_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\axaddr_offset_r[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_3__0 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_offset_r[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \axaddr_offset_r[3]_i_1__0 
       (.I0(Q[41]),
        .I1(\axaddr_offset_r[3]_i_2__0_n_0 ),
        .I2(\state_reg[0]_rep_0 ),
        .I3(s_ready_i_reg_0),
        .I4(\state_reg[1]_rep ),
        .I5(\axaddr_offset_r_reg[3]_0 [2]),
        .O(\axaddr_offset_r_reg[3] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[3]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[35]),
        .I3(Q[5]),
        .I4(Q[36]),
        .I5(Q[3]),
        .O(\axaddr_offset_r[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(Q[41]),
        .I1(\state_reg[1]_rep ),
        .I2(s_ready_i_reg_0),
        .I3(\state_reg[0]_rep_0 ),
        .O(\axlen_cnt_reg[3] ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[11]_INST_0_i_1 
       (.I0(\m_payload_i_reg_n_0_[38] ),
        .I1(sel_first_1),
        .O(\bus2ip_addr_i_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__0 
       (.I0(s_axi_araddr[12]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__1 
       (.I0(s_axi_araddr[13]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2__0 
       (.I0(s_axi_araddr[31]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__0 
       (.I0(s_axi_arprot[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__0 
       (.I0(s_axi_arprot[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__0 
       (.I0(s_axi_arprot[2]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__0 
       (.I0(s_axi_arsize[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__0 
       (.I0(s_axi_arburst[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__0 
       (.I0(s_axi_arburst[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__1 
       (.I0(s_axi_arlen[2]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(\m_payload_i[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[48]_i_1__0 
       (.I0(s_axi_arlen[4]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[48] ),
        .O(\m_payload_i[48]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[49]_i_1__0 
       (.I0(s_axi_arlen[5]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[49] ),
        .O(\m_payload_i[49]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1__0 
       (.I0(s_axi_arlen[6]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(\m_payload_i[50]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1__0 
       (.I0(s_axi_arlen[7]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(\m_payload_i[51]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1__0 
       (.I0(s_axi_arid[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(\m_payload_i[53]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1__0 
       (.I0(s_axi_arid[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(\m_payload_i[54]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1__0 
       (.I0(s_axi_arid[2]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(\m_payload_i[55]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1__0 
       (.I0(s_axi_arid[3]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(\m_payload_i[56]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1__0 
       (.I0(s_axi_arid[4]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(\m_payload_i[57]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1__0 
       (.I0(s_axi_arid[5]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(\m_payload_i[58]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1__0 
       (.I0(s_axi_arid[6]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(\m_payload_i[59]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1__0 
       (.I0(s_axi_arid[7]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(\m_payload_i[60]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1__0 
       (.I0(s_axi_arid[8]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(\m_payload_i[61]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[62]_i_1__0 
       (.I0(s_axi_arid[9]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[62] ),
        .O(\m_payload_i[62]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[63]_i_1__0 
       (.I0(s_axi_arid[10]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[63] ),
        .O(\m_payload_i[63]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[64]_i_1__0 
       (.I0(s_axi_arid[11]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[64] ),
        .O(\m_payload_i[64]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__0_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[32]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[38]_i_1__0_n_0 ),
        .Q(\m_payload_i_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[39]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[44]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[45]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[46]_i_1__1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[47]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[48] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[48]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[49] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[49]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[50]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[51]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[53]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[54]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[55]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[56]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[57]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[58]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[59]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[60]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[61]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \m_payload_i_reg[62] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[62]_i_1__0_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \m_payload_i_reg[63] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[63]_i_1__0_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \m_payload_i_reg[64] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[64]_i_1__0_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\state_reg[1]_rep_0 ),
        .D(\m_payload_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(s_ready_i_reg_0),
        .R(m_valid_i_reg_0));
  LUT4 #(
    .INIT(16'h0001)) 
    next_pending_r_i_2__1
       (.I0(Q[40]),
        .I1(Q[39]),
        .I2(Q[41]),
        .I3(Q[38]),
        .O(next_pending_r_reg_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    next_pending_r_i_3__1
       (.I0(next_pending_r_reg_0),
        .I1(Q[42]),
        .I2(Q[45]),
        .I3(Q[43]),
        .I4(Q[44]),
        .O(next_pending_r_reg));
  LUT5 #(
    .INIT(32'hF444FFFF)) 
    s_ready_i_i_1__0
       (.I0(s_axi_arvalid),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\state_reg[1]_rep ),
        .I3(\state_reg[0]_rep_0 ),
        .I4(s_ready_i_reg_0),
        .O(s_ready_i0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(\skid_buffer_reg[64]_0 ),
        .R(\aresetn_d_reg[0] ));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[48] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arlen[4]),
        .Q(\skid_buffer_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[49] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arlen[5]),
        .Q(\skid_buffer_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arlen[6]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arlen[7]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[0]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[1]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[2]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[3]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[4]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[5]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[6]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[7]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[8]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[62] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[9]),
        .Q(\skid_buffer_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[63] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[10]),
        .Q(\skid_buffer_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[64] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_arid[11]),
        .Q(\skid_buffer_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_araddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \wrap_boundary_axaddr_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .O(\wrap_boundary_axaddr_r_reg[6] [0]));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \wrap_boundary_axaddr_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .I4(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8888082AAAAA082A)) 
    \wrap_boundary_axaddr_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[39]),
        .I3(Q[40]),
        .I4(Q[36]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [2]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \wrap_boundary_axaddr_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ),
        .I2(Q[36]),
        .I3(Q[39]),
        .I4(Q[35]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2__0 
       (.I0(Q[40]),
        .I1(Q[35]),
        .I2(Q[41]),
        .O(\wrap_boundary_axaddr_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h002AA02A0A2AAA2A)) 
    \wrap_boundary_axaddr_r[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[39]),
        .I5(Q[40]),
        .O(\wrap_boundary_axaddr_r_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \wrap_boundary_axaddr_r[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[40]),
        .I3(Q[35]),
        .I4(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [6]));
  LUT6 #(
    .INIT(64'hA656AAAAAAAAAAAA)) 
    \wrap_cnt_r[2]_i_1__0 
       (.I0(D[1]),
        .I1(\wrap_second_len_r_reg[2] [0]),
        .I2(\state_reg[0]_rep ),
        .I3(axaddr_offset_0),
        .I4(\wrap_cnt_r_reg[2]_0 ),
        .I5(D[0]),
        .O(\wrap_cnt_r_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFBAFFFFFFFF)) 
    \wrap_second_len_r[0]_i_2__0 
       (.I0(\wrap_second_len_r_reg[3] ),
        .I1(\state_reg[0]_rep ),
        .I2(\axaddr_offset_r_reg[3]_0 [2]),
        .I3(\axaddr_offset_r_reg[2] ),
        .I4(axaddr_offset_0),
        .I5(\axaddr_offset_r_reg[1] ),
        .O(\wrap_cnt_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0EF0FFFF0EF00000)) 
    \wrap_second_len_r[1]_i_1__0 
       (.I0(\axaddr_offset_r_reg[2] ),
        .I1(\axaddr_offset_r_reg[3] [1]),
        .I2(axaddr_offset_0),
        .I3(\axaddr_offset_r_reg[1] ),
        .I4(\state_reg[0]_rep ),
        .I5(\wrap_second_len_r_reg[2] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hD2D0FFFFD2D00000)) 
    \wrap_second_len_r[2]_i_1__0 
       (.I0(\axaddr_offset_r_reg[1] ),
        .I1(axaddr_offset_0),
        .I2(\axaddr_offset_r_reg[2] ),
        .I3(\axaddr_offset_r_reg[3] [1]),
        .I4(\state_reg[0]_rep ),
        .I5(\wrap_second_len_r_reg[2] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \wrap_second_len_r[3]_i_2__0 
       (.I0(\axaddr_offset_r[2]_i_2__0_n_0 ),
        .I1(Q[35]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[6]),
        .I5(\axlen_cnt_reg[3] ),
        .O(\wrap_second_len_r_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axic_register_slice_61
   (\skid_buffer_reg[64]_0 ,
    s_ready_i_reg_0,
    s_ready_i_reg_1,
    Q,
    \wrap_cnt_r_reg[1] ,
    \wrap_second_len_r_reg[3] ,
    axaddr_offset,
    \axaddr_offset_r_reg[1] ,
    \axlen_cnt_reg[3] ,
    next_pending_r_reg,
    next_pending_r_reg_0,
    \wrap_boundary_axaddr_r_reg[6] ,
    \axaddr_offset_r_reg[0] ,
    \bus2ip_addr_i_reg[2] ,
    \axaddr_incr_reg[11] ,
    CO,
    O,
    \aresetn_d_reg[1]_inv ,
    aclk,
    \aresetn_d_reg[1]_inv_0 ,
    aresetn,
    b_push,
    s_axi_awvalid,
    m_valid_i_reg_0,
    \axaddr_offset_r_reg[3] ,
    \axaddr_offset_r_reg[0]_0 ,
    \state_reg[1] ,
    sel_first,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    S,
    axaddr_incr_reg,
    E);
  output \skid_buffer_reg[64]_0 ;
  output s_ready_i_reg_0;
  output s_ready_i_reg_1;
  output [57:0]Q;
  output \wrap_cnt_r_reg[1] ;
  output \wrap_second_len_r_reg[3] ;
  output [2:0]axaddr_offset;
  output \axaddr_offset_r_reg[1] ;
  output \axlen_cnt_reg[3] ;
  output next_pending_r_reg;
  output next_pending_r_reg_0;
  output [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  output \axaddr_offset_r_reg[0] ;
  output \bus2ip_addr_i_reg[2] ;
  output [7:0]\axaddr_incr_reg[11] ;
  output [0:0]CO;
  output [3:0]O;
  output \aresetn_d_reg[1]_inv ;
  input aclk;
  input \aresetn_d_reg[1]_inv_0 ;
  input aresetn;
  input b_push;
  input s_axi_awvalid;
  input m_valid_i_reg_0;
  input [2:0]\axaddr_offset_r_reg[3] ;
  input [0:0]\axaddr_offset_r_reg[0]_0 ;
  input [1:0]\state_reg[1] ;
  input sel_first;
  input [11:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [3:0]S;
  input [3:0]axaddr_incr_reg;
  input [0:0]E;

  wire [3:0]C;
  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [57:0]Q;
  wire [3:0]S;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[1]_inv ;
  wire \aresetn_d_reg[1]_inv_0 ;
  wire \aresetn_d_reg_n_0_[0] ;
  wire \axaddr_incr[0]_i_10_n_0 ;
  wire \axaddr_incr[0]_i_12_n_0 ;
  wire \axaddr_incr[0]_i_13_n_0 ;
  wire \axaddr_incr[0]_i_14_n_0 ;
  wire \axaddr_incr[0]_i_3_n_0 ;
  wire \axaddr_incr[0]_i_4_n_0 ;
  wire \axaddr_incr[0]_i_5_n_0 ;
  wire \axaddr_incr[0]_i_6_n_0 ;
  wire \axaddr_incr[0]_i_7_n_0 ;
  wire \axaddr_incr[0]_i_8_n_0 ;
  wire \axaddr_incr[0]_i_9_n_0 ;
  wire \axaddr_incr[4]_i_10_n_0 ;
  wire \axaddr_incr[4]_i_7_n_0 ;
  wire \axaddr_incr[4]_i_8_n_0 ;
  wire \axaddr_incr[4]_i_9_n_0 ;
  wire \axaddr_incr[8]_i_10_n_0 ;
  wire \axaddr_incr[8]_i_7_n_0 ;
  wire \axaddr_incr[8]_i_8_n_0 ;
  wire \axaddr_incr[8]_i_9_n_0 ;
  wire [3:0]axaddr_incr_reg;
  wire \axaddr_incr_reg[0]_i_11_n_0 ;
  wire \axaddr_incr_reg[0]_i_11_n_1 ;
  wire \axaddr_incr_reg[0]_i_11_n_2 ;
  wire \axaddr_incr_reg[0]_i_11_n_3 ;
  wire \axaddr_incr_reg[0]_i_2_n_1 ;
  wire \axaddr_incr_reg[0]_i_2_n_2 ;
  wire \axaddr_incr_reg[0]_i_2_n_3 ;
  wire [7:0]\axaddr_incr_reg[11] ;
  wire \axaddr_incr_reg[4]_i_6_n_0 ;
  wire \axaddr_incr_reg[4]_i_6_n_1 ;
  wire \axaddr_incr_reg[4]_i_6_n_2 ;
  wire \axaddr_incr_reg[4]_i_6_n_3 ;
  wire \axaddr_incr_reg[8]_i_6_n_1 ;
  wire \axaddr_incr_reg[8]_i_6_n_2 ;
  wire \axaddr_incr_reg[8]_i_6_n_3 ;
  wire [2:0]axaddr_offset;
  wire \axaddr_offset_r[1]_i_3_n_0 ;
  wire \axaddr_offset_r[2]_i_2_n_0 ;
  wire \axaddr_offset_r[2]_i_3_n_0 ;
  wire \axaddr_offset_r[3]_i_2_n_0 ;
  wire \axaddr_offset_r_reg[0] ;
  wire [0:0]\axaddr_offset_r_reg[0]_0 ;
  wire \axaddr_offset_r_reg[1] ;
  wire [2:0]\axaddr_offset_r_reg[3] ;
  wire \axlen_cnt_reg[3] ;
  wire b_push;
  wire \bus2ip_addr_i_reg[2] ;
  wire \m_payload_i_reg_n_0_[38] ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire next_pending_r_reg;
  wire next_pending_r_reg_0;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire s_ready_i_reg_1;
  wire sel_first;
  wire [64:0]skid_buffer;
  wire \skid_buffer_reg[64]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[47] ;
  wire \skid_buffer_reg_n_0_[48] ;
  wire \skid_buffer_reg_n_0_[49] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[50] ;
  wire \skid_buffer_reg_n_0_[51] ;
  wire \skid_buffer_reg_n_0_[53] ;
  wire \skid_buffer_reg_n_0_[54] ;
  wire \skid_buffer_reg_n_0_[55] ;
  wire \skid_buffer_reg_n_0_[56] ;
  wire \skid_buffer_reg_n_0_[57] ;
  wire \skid_buffer_reg_n_0_[58] ;
  wire \skid_buffer_reg_n_0_[59] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[60] ;
  wire \skid_buffer_reg_n_0_[61] ;
  wire \skid_buffer_reg_n_0_[62] ;
  wire \skid_buffer_reg_n_0_[63] ;
  wire \skid_buffer_reg_n_0_[64] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire [1:0]\state_reg[1] ;
  wire \wrap_boundary_axaddr_r[3]_i_2_n_0 ;
  wire [6:0]\wrap_boundary_axaddr_r_reg[6] ;
  wire \wrap_cnt_r_reg[1] ;
  wire \wrap_second_len_r_reg[3] ;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_6_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \aresetn_d[1]_inv_i_1 
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .I1(aresetn),
        .O(\aresetn_d_reg[1]_inv ));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(\aresetn_d_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \axaddr_incr[0]_i_10 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(axaddr_incr_reg[0]),
        .I3(sel_first),
        .I4(C[0]),
        .O(\axaddr_incr[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \axaddr_incr[0]_i_12 
       (.I0(Q[2]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axaddr_incr[0]_i_13 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(\axaddr_incr[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \axaddr_incr[0]_i_14 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[35]),
        .O(\axaddr_incr[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axaddr_incr[0]_i_3 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_4 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axaddr_incr[0]_i_5 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axaddr_incr[0]_i_6 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(\axaddr_incr[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF780078)) 
    \axaddr_incr[0]_i_7 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(axaddr_incr_reg[3]),
        .I3(sel_first),
        .I4(C[3]),
        .O(\axaddr_incr[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_8 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(axaddr_incr_reg[2]),
        .I3(sel_first),
        .I4(C[2]),
        .O(\axaddr_incr[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \axaddr_incr[0]_i_9 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(axaddr_incr_reg[1]),
        .I3(sel_first),
        .I4(C[1]),
        .O(\axaddr_incr[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_10 
       (.I0(Q[4]),
        .O(\axaddr_incr[4]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_7 
       (.I0(Q[7]),
        .O(\axaddr_incr[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_8 
       (.I0(Q[6]),
        .O(\axaddr_incr[4]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[4]_i_9 
       (.I0(Q[5]),
        .O(\axaddr_incr[4]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_10 
       (.I0(Q[8]),
        .O(\axaddr_incr[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_7 
       (.I0(Q[11]),
        .O(\axaddr_incr[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_8 
       (.I0(Q[10]),
        .O(\axaddr_incr[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axaddr_incr[8]_i_9 
       (.I0(Q[9]),
        .O(\axaddr_incr[8]_i_9_n_0 ));
  CARRY4 \axaddr_incr_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\axaddr_incr_reg[0]_i_11_n_0 ,\axaddr_incr_reg[0]_i_11_n_1 ,\axaddr_incr_reg[0]_i_11_n_2 ,\axaddr_incr_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3],\axaddr_incr[0]_i_12_n_0 ,\axaddr_incr[0]_i_13_n_0 ,\axaddr_incr[0]_i_14_n_0 }),
        .O(C),
        .S(S));
  CARRY4 \axaddr_incr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\axaddr_incr_reg[0]_i_2_n_1 ,\axaddr_incr_reg[0]_i_2_n_2 ,\axaddr_incr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\axaddr_incr[0]_i_3_n_0 ,\axaddr_incr[0]_i_4_n_0 ,\axaddr_incr[0]_i_5_n_0 ,\axaddr_incr[0]_i_6_n_0 }),
        .O(O),
        .S({\axaddr_incr[0]_i_7_n_0 ,\axaddr_incr[0]_i_8_n_0 ,\axaddr_incr[0]_i_9_n_0 ,\axaddr_incr[0]_i_10_n_0 }));
  CARRY4 \axaddr_incr_reg[4]_i_6 
       (.CI(\axaddr_incr_reg[0]_i_11_n_0 ),
        .CO({\axaddr_incr_reg[4]_i_6_n_0 ,\axaddr_incr_reg[4]_i_6_n_1 ,\axaddr_incr_reg[4]_i_6_n_2 ,\axaddr_incr_reg[4]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[11] [3:0]),
        .S({\axaddr_incr[4]_i_7_n_0 ,\axaddr_incr[4]_i_8_n_0 ,\axaddr_incr[4]_i_9_n_0 ,\axaddr_incr[4]_i_10_n_0 }));
  CARRY4 \axaddr_incr_reg[8]_i_6 
       (.CI(\axaddr_incr_reg[4]_i_6_n_0 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_6_CO_UNCONNECTED [3],\axaddr_incr_reg[8]_i_6_n_1 ,\axaddr_incr_reg[8]_i_6_n_2 ,\axaddr_incr_reg[8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\axaddr_incr_reg[11] [7:4]),
        .S({\axaddr_incr[8]_i_7_n_0 ,\axaddr_incr[8]_i_8_n_0 ,\axaddr_incr[8]_i_9_n_0 ,\axaddr_incr[8]_i_10_n_0 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[35]),
        .I3(Q[2]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\axaddr_offset_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \axaddr_offset_r[1]_i_1 
       (.I0(\axaddr_offset_r_reg[1] ),
        .O(axaddr_offset[0]));
  LUT6 #(
    .INIT(64'h111DDDDDDD1DDDDD)) 
    \axaddr_offset_r[1]_i_2 
       (.I0(\axaddr_offset_r_reg[3] [0]),
        .I1(m_valid_i_reg_0),
        .I2(\axaddr_offset_r[1]_i_3_n_0 ),
        .I3(Q[35]),
        .I4(Q[39]),
        .I5(\axaddr_offset_r[2]_i_3_n_0 ),
        .O(\axaddr_offset_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\axaddr_offset_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2EE2222222222)) 
    \axaddr_offset_r[2]_i_1 
       (.I0(\axaddr_offset_r_reg[3] [1]),
        .I1(m_valid_i_reg_0),
        .I2(\axaddr_offset_r[2]_i_2_n_0 ),
        .I3(\axaddr_offset_r[2]_i_3_n_0 ),
        .I4(Q[35]),
        .I5(Q[40]),
        .O(axaddr_offset[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_2 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\axaddr_offset_r[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr_offset_r[2]_i_3 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\axaddr_offset_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8F00000080)) 
    \axaddr_offset_r[3]_i_1 
       (.I0(Q[41]),
        .I1(\axaddr_offset_r[3]_i_2_n_0 ),
        .I2(s_ready_i_reg_1),
        .I3(\state_reg[1] [0]),
        .I4(\state_reg[1] [1]),
        .I5(\axaddr_offset_r_reg[3] [2]),
        .O(axaddr_offset[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axaddr_offset_r[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[35]),
        .I3(Q[5]),
        .I4(Q[36]),
        .I5(Q[3]),
        .O(\axaddr_offset_r[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \axlen_cnt[3]_i_2 
       (.I0(Q[41]),
        .I1(\state_reg[1] [1]),
        .I2(\state_reg[1] [0]),
        .I3(s_ready_i_reg_1),
        .O(\axlen_cnt_reg[3] ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_awaddr[11]_INST_0_i_1 
       (.I0(\m_payload_i_reg_n_0_[38] ),
        .I1(sel_first),
        .O(\bus2ip_addr_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__0 
       (.I0(s_axi_awaddr[13]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_2 
       (.I0(s_axi_awaddr[31]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(s_axi_awprot[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(s_axi_awprot[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1 
       (.I0(s_axi_awprot[2]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1 
       (.I0(s_axi_awburst[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1 
       (.I0(s_axi_awburst[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_1__0 
       (.I0(s_axi_awlen[2]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[47]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[47] ),
        .O(skid_buffer[47]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[48]_i_1 
       (.I0(s_axi_awlen[4]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[48] ),
        .O(skid_buffer[48]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[49]_i_1 
       (.I0(s_axi_awlen[5]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[49] ),
        .O(skid_buffer[49]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[50]_i_1 
       (.I0(s_axi_awlen[6]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[50] ),
        .O(skid_buffer[50]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[51]_i_1 
       (.I0(s_axi_awlen[7]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[51] ),
        .O(skid_buffer[51]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[53]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[53] ),
        .O(skid_buffer[53]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[54]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[54] ),
        .O(skid_buffer[54]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[55]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[55] ),
        .O(skid_buffer[55]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[56]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[56] ),
        .O(skid_buffer[56]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[57]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[57] ),
        .O(skid_buffer[57]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[58]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[58] ),
        .O(skid_buffer[58]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[59]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[59] ),
        .O(skid_buffer[59]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[60]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[60] ),
        .O(skid_buffer[60]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[61]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[61] ),
        .O(skid_buffer[61]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[62]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[62] ),
        .O(skid_buffer[62]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[63]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[63] ),
        .O(skid_buffer[63]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[64]_i_1 
       (.I0(s_axi_awid[11]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[64] ),
        .O(skid_buffer[64]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(\skid_buffer_reg[64]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(\m_payload_i_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[47]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[48]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[49]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[50]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[51]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[53]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[54]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[55]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[56]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[57]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[58]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[59]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[60]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[61]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \m_payload_i_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[62]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \m_payload_i_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[63]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \m_payload_i_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[64]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1__2
       (.I0(b_push),
        .I1(s_ready_i_reg_1),
        .I2(s_axi_awvalid),
        .I3(\skid_buffer_reg[64]_0 ),
        .O(m_valid_i0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(s_ready_i_reg_1),
        .R(\aresetn_d_reg[1]_inv_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    next_pending_r_i_2
       (.I0(Q[40]),
        .I1(Q[39]),
        .I2(Q[41]),
        .I3(Q[38]),
        .O(next_pending_r_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    next_pending_r_i_4
       (.I0(next_pending_r_reg_0),
        .I1(Q[42]),
        .I2(Q[43]),
        .I3(Q[44]),
        .I4(Q[45]),
        .O(next_pending_r_reg));
  LUT1 #(
    .INIT(2'h1)) 
    s_ready_i_i_1__1
       (.I0(\aresetn_d_reg_n_0_[0] ),
        .O(s_ready_i_reg_0));
  LUT4 #(
    .INIT(16'hBFBB)) 
    s_ready_i_i_2
       (.I0(b_push),
        .I1(s_ready_i_reg_1),
        .I2(s_axi_awvalid),
        .I3(\skid_buffer_reg[64]_0 ),
        .O(s_ready_i0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(\skid_buffer_reg[64]_0 ),
        .R(s_ready_i_reg_0));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awprot[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awprot[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awprot[2]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awsize[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awsize[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awburst[0]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awburst[1]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awlen[0]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awlen[1]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awlen[2]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awlen[3]),
        .Q(\skid_buffer_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[48] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awlen[4]),
        .Q(\skid_buffer_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[49] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awlen[5]),
        .Q(\skid_buffer_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awlen[6]),
        .Q(\skid_buffer_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awlen[7]),
        .Q(\skid_buffer_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[0]),
        .Q(\skid_buffer_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[1]),
        .Q(\skid_buffer_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[2]),
        .Q(\skid_buffer_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[3]),
        .Q(\skid_buffer_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[4]),
        .Q(\skid_buffer_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[5]),
        .Q(\skid_buffer_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[6]),
        .Q(\skid_buffer_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[7]),
        .Q(\skid_buffer_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[8]),
        .Q(\skid_buffer_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[62] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[9]),
        .Q(\skid_buffer_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[63] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[10]),
        .Q(\skid_buffer_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[64] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awid[11]),
        .Q(\skid_buffer_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[64]_0 ),
        .D(s_axi_awaddr[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \wrap_boundary_axaddr_r[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .O(\wrap_boundary_axaddr_r_reg[6] [0]));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \wrap_boundary_axaddr_r[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .I4(Q[39]),
        .O(\wrap_boundary_axaddr_r_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8888082AAAAA082A)) 
    \wrap_boundary_axaddr_r[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[39]),
        .I3(Q[40]),
        .I4(Q[36]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [2]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \wrap_boundary_axaddr_r[3]_i_1 
       (.I0(Q[3]),
        .I1(\wrap_boundary_axaddr_r[3]_i_2_n_0 ),
        .I2(Q[36]),
        .I3(Q[39]),
        .I4(Q[35]),
        .I5(Q[38]),
        .O(\wrap_boundary_axaddr_r_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_boundary_axaddr_r[3]_i_2 
       (.I0(Q[40]),
        .I1(Q[35]),
        .I2(Q[41]),
        .O(\wrap_boundary_axaddr_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002AA02A0A2AAA2A)) 
    \wrap_boundary_axaddr_r[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[39]),
        .I5(Q[40]),
        .O(\wrap_boundary_axaddr_r_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h2A222AAA)) 
    \wrap_boundary_axaddr_r[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[40]),
        .I3(Q[35]),
        .I4(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \wrap_boundary_axaddr_r[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[41]),
        .O(\wrap_boundary_axaddr_r_reg[6] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFBAFFFFFFFF)) 
    \wrap_second_len_r[0]_i_2 
       (.I0(\wrap_second_len_r_reg[3] ),
        .I1(m_valid_i_reg_0),
        .I2(\axaddr_offset_r_reg[3] [2]),
        .I3(axaddr_offset[1]),
        .I4(\axaddr_offset_r_reg[0]_0 ),
        .I5(\axaddr_offset_r_reg[1] ),
        .O(\wrap_cnt_r_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \wrap_second_len_r[3]_i_2 
       (.I0(\axaddr_offset_r[2]_i_2_n_0 ),
        .I1(Q[35]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[6]),
        .I5(\axlen_cnt_reg[3] ),
        .O(\wrap_second_len_r_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized1
   (s_ready_i_reg_0,
    \skid_buffer_reg[0]_0 ,
    shandshake,
    \m_payload_i_reg[13]_0 ,
    \aresetn_d_reg[1]_inv ,
    aclk,
    \aresetn_d_reg[0] ,
    si_rs_bvalid,
    s_axi_bready,
    out,
    \s_bresp_acc_reg[1] );
  output s_ready_i_reg_0;
  output \skid_buffer_reg[0]_0 ;
  output shandshake;
  output [13:0]\m_payload_i_reg[13]_0 ;
  input \aresetn_d_reg[1]_inv ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input si_rs_bvalid;
  input s_axi_bready;
  input [11:0]out;
  input [1:0]\s_bresp_acc_reg[1] ;

  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1]_inv ;
  wire \m_payload_i[0]_i_1__1_n_0 ;
  wire \m_payload_i[10]_i_1__1_n_0 ;
  wire \m_payload_i[11]_i_1__1_n_0 ;
  wire \m_payload_i[12]_i_1__1_n_0 ;
  wire \m_payload_i[13]_i_2_n_0 ;
  wire \m_payload_i[1]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__1_n_0 ;
  wire \m_payload_i[4]_i_1__1_n_0 ;
  wire \m_payload_i[5]_i_1__1_n_0 ;
  wire \m_payload_i[6]_i_1__1_n_0 ;
  wire \m_payload_i[7]_i_1__1_n_0 ;
  wire \m_payload_i[8]_i_1__1_n_0 ;
  wire \m_payload_i[9]_i_1__1_n_0 ;
  wire [13:0]\m_payload_i_reg[13]_0 ;
  wire m_valid_i0;
  wire [11:0]out;
  wire p_1_in;
  wire s_axi_bready;
  wire [1:0]\s_bresp_acc_reg[1] ;
  wire s_ready_i0;
  wire s_ready_i_reg_0;
  wire shandshake;
  wire si_rs_bvalid;
  wire \skid_buffer_reg[0]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__1 
       (.I0(\s_bresp_acc_reg[1] [0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__1 
       (.I0(out[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__1 
       (.I0(out[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__1 
       (.I0(out[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[13]_i_1 
       (.I0(s_axi_bready),
        .I1(s_ready_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_2 
       (.I0(out[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__1 
       (.I0(\s_bresp_acc_reg[1] [1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__1 
       (.I0(out[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__1 
       (.I0(out[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__1 
       (.I0(out[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__1 
       (.I0(out[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__1 
       (.I0(out[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__1 
       (.I0(out[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__1 
       (.I0(out[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__1 
       (.I0(out[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__1_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_2_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__1_n_0 ),
        .Q(\m_payload_i_reg[13]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF4FF)) 
    m_valid_i_i_1
       (.I0(s_axi_bready),
        .I1(s_ready_i_reg_0),
        .I2(si_rs_bvalid),
        .I3(\skid_buffer_reg[0]_0 ),
        .O(m_valid_i0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(s_ready_i_reg_0),
        .R(\aresetn_d_reg[1]_inv ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    s_ready_i_i_1
       (.I0(si_rs_bvalid),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(s_axi_bready),
        .I3(s_ready_i_reg_0),
        .O(s_ready_i0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(\aresetn_d_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    shandshake_r_i_1
       (.I0(\skid_buffer_reg[0]_0 ),
        .I1(si_rs_bvalid),
        .O(shandshake));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\s_bresp_acc_reg[1] [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[8]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[9]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[10]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[11]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\s_bresp_acc_reg[1] [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[0]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[1]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[2]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[3]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[4]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[5]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[6]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(out[7]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized10
   (\m_payload_i_reg[0]_0 ,
    m_axi_bready,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ,
    \aresetn_d_reg[1] ,
    aclk,
    p_1_in,
    m_axi_bvalid,
    s_axi_bready,
    chosen,
    \aresetn_d_reg[1]_0 ,
    D);
  output \m_payload_i_reg[0]_0 ;
  output [0:0]m_axi_bready;
  output [13:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  input \aresetn_d_reg[1] ;
  input aclk;
  input p_1_in;
  input [0:0]m_axi_bvalid;
  input [0:0]s_axi_bready;
  input [0:0]chosen;
  input \aresetn_d_reg[1]_0 ;
  input [13:0]D;

  wire [13:0]D;
  wire aclk;
  wire \aresetn_d_reg[1] ;
  wire \aresetn_d_reg[1]_0 ;
  wire [0:0]chosen;
  wire [13:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire \m_payload_i[13]_i_1__1_n_0 ;
  wire \m_payload_i_reg[0]_0 ;
  wire m_valid_i_i_2_n_0;
  wire p_1_in;
  wire [0:0]s_axi_bready;
  wire s_ready_i_i_1__2_n_0;

  LUT1 #(
    .INIT(2'h1)) 
    \m_payload_i[13]_i_1__1 
       (.I0(\m_payload_i_reg[0]_0 ),
        .O(\m_payload_i[13]_i_1__1_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[0]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[10]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[11]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[12]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[13]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[1]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[2]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[3]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[4]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[5]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[6]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[7]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[8]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\m_payload_i[13]_i_1__1_n_0 ),
        .D(D[9]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8BBBBBBB)) 
    m_valid_i_i_2
       (.I0(m_axi_bvalid),
        .I1(m_axi_bready),
        .I2(s_axi_bready),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen),
        .O(m_valid_i_i_2_n_0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_2_n_0),
        .Q(\m_payload_i_reg[0]_0 ),
        .R(\aresetn_d_reg[1] ));
  LUT5 #(
    .INIT(32'hB111FFFF)) 
    s_ready_i_i_1__2
       (.I0(\m_payload_i_reg[0]_0 ),
        .I1(m_axi_bvalid),
        .I2(s_axi_bready),
        .I3(chosen),
        .I4(\aresetn_d_reg[1]_0 ),
        .O(s_ready_i_i_1__2_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__2_n_0),
        .Q(m_axi_bready),
        .R(p_1_in));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized12
   (m_valid_i_reg_0,
    \skid_buffer_reg[46]_0 ,
    valid_qual_i0__1,
    E,
    r_cmd_pop_0__1,
    Q,
    \aresetn_d_reg[1] ,
    aclk,
    p_1_in,
    s_axi_rready,
    chosen_0,
    m_axi_rvalid,
    \gen_master_slots[1].r_issuing_cnt_reg[8] ,
    r_cmd_pop_2__1,
    ADDRESS_HIT_0,
    target_mi_enc,
    r_issuing_cnt,
    p_49_in,
    m_axi_rid,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rdata,
    \chosen_reg[0] );
  output m_valid_i_reg_0;
  output \skid_buffer_reg[46]_0 ;
  output valid_qual_i0__1;
  output [0:0]E;
  output r_cmd_pop_0__1;
  output [46:0]Q;
  input \aresetn_d_reg[1] ;
  input aclk;
  input p_1_in;
  input [0:0]s_axi_rready;
  input [0:0]chosen_0;
  input [0:0]m_axi_rvalid;
  input \gen_master_slots[1].r_issuing_cnt_reg[8] ;
  input r_cmd_pop_2__1;
  input ADDRESS_HIT_0;
  input target_mi_enc;
  input [4:0]r_issuing_cnt;
  input p_49_in;
  input [11:0]m_axi_rid;
  input [0:0]m_axi_rlast;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [0:0]\chosen_reg[0] ;

  wire ADDRESS_HIT_0;
  wire [0:0]E;
  wire [46:0]Q;
  wire aclk;
  wire \aresetn_d_reg[1] ;
  wire [0:0]chosen_0;
  wire [0:0]\chosen_reg[0] ;
  wire \gen_master_slots[1].r_issuing_cnt_reg[8] ;
  wire \gen_no_arbiter.s_ready_i[0]_i_12__0_n_0 ;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire [0:0]m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire p_1_in;
  wire p_49_in;
  wire r_cmd_pop_0__1;
  wire r_cmd_pop_2__1;
  wire [4:0]r_issuing_cnt;
  wire [0:0]s_axi_rready;
  wire s_ready_i_i_1__5_n_0;
  wire [46:0]skid_buffer;
  wire \skid_buffer_reg[46]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[37] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[40] ;
  wire \skid_buffer_reg_n_0_[41] ;
  wire \skid_buffer_reg_n_0_[42] ;
  wire \skid_buffer_reg_n_0_[43] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire target_mi_enc;
  wire valid_qual_i0__1;

  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \gen_master_slots[0].r_issuing_cnt[3]_i_1 
       (.I0(r_issuing_cnt[1]),
        .I1(r_issuing_cnt[2]),
        .I2(r_issuing_cnt[0]),
        .I3(r_issuing_cnt[3]),
        .I4(r_cmd_pop_0__1),
        .I5(p_49_in),
        .O(E));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_master_slots[0].r_issuing_cnt[3]_i_3 
       (.I0(Q[34]),
        .I1(chosen_0),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_rready),
        .O(r_cmd_pop_0__1));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \gen_no_arbiter.s_ready_i[0]_i_12__0 
       (.I0(r_cmd_pop_0__1),
        .I1(r_issuing_cnt[0]),
        .I2(r_issuing_cnt[3]),
        .I3(r_issuing_cnt[1]),
        .I4(r_issuing_cnt[2]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hEECCAAF0EECCAAFF)) 
    \gen_no_arbiter.s_ready_i[0]_i_3__0 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_12__0_n_0 ),
        .I1(\gen_master_slots[1].r_issuing_cnt_reg[8] ),
        .I2(r_cmd_pop_2__1),
        .I3(ADDRESS_HIT_0),
        .I4(target_mi_enc),
        .I5(r_issuing_cnt[4]),
        .O(valid_qual_i0__1));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1 
       (.I0(m_axi_rdata[0]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(m_axi_rdata[10]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(m_axi_rdata[11]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(m_axi_rdata[12]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__2 
       (.I0(m_axi_rdata[13]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(m_axi_rdata[14]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(m_axi_rdata[15]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(m_axi_rdata[16]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(m_axi_rdata[17]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(m_axi_rdata[18]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(m_axi_rdata[19]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1 
       (.I0(m_axi_rdata[1]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(m_axi_rdata[20]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(m_axi_rdata[21]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(m_axi_rdata[22]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(m_axi_rdata[23]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(m_axi_rdata[24]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(m_axi_rdata[25]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(m_axi_rdata[26]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(m_axi_rdata[27]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(m_axi_rdata[28]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(m_axi_rdata[29]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(m_axi_rdata[2]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(m_axi_rdata[30]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1 
       (.I0(m_axi_rdata[31]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(m_axi_rresp[0]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(m_axi_rresp[1]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1 
       (.I0(m_axi_rlast),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1 
       (.I0(m_axi_rid[0]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1 
       (.I0(m_axi_rid[1]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[37]_i_1 
       (.I0(m_axi_rid[2]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[37] ),
        .O(skid_buffer[37]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1 
       (.I0(m_axi_rid[3]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1 
       (.I0(m_axi_rid[4]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(m_axi_rdata[3]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[40]_i_1 
       (.I0(m_axi_rid[5]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[40] ),
        .O(skid_buffer[40]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[41]_i_1 
       (.I0(m_axi_rid[6]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[41] ),
        .O(skid_buffer[41]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[42]_i_1 
       (.I0(m_axi_rid[7]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[42] ),
        .O(skid_buffer[42]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[43]_i_1 
       (.I0(m_axi_rid[8]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[43] ),
        .O(skid_buffer[43]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1 
       (.I0(m_axi_rid[9]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1 
       (.I0(m_axi_rid[10]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_2 
       (.I0(m_axi_rid[11]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(m_axi_rdata[4]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(m_axi_rdata[5]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(m_axi_rdata[6]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(m_axi_rdata[7]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(m_axi_rdata[8]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(m_axi_rdata[9]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\chosen_reg[0] ),
        .D(skid_buffer[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    m_valid_i_i_1__3
       (.I0(\skid_buffer_reg[46]_0 ),
        .I1(m_axi_rvalid),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_rready),
        .I4(chosen_0),
        .O(m_valid_i0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1] ));
  LUT5 #(
    .INIT(32'hD5D5FFD5)) 
    s_ready_i_i_1__5
       (.I0(m_valid_i_reg_0),
        .I1(s_axi_rready),
        .I2(chosen_0),
        .I3(\skid_buffer_reg[46]_0 ),
        .I4(m_axi_rvalid),
        .O(s_ready_i_i_1__5_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__5_n_0),
        .Q(\skid_buffer_reg[46]_0 ),
        .R(p_1_in));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rresp[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rresp[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rlast),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[2]),
        .Q(\skid_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[3]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[4]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[5]),
        .Q(\skid_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[6]),
        .Q(\skid_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[7]),
        .Q(\skid_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[8]),
        .Q(\skid_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[9]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[10]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[11]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized15
   (\m_payload_i_reg[0]_0 ,
    m_axi_bready,
    p_1_in,
    s_axi_bresp,
    S,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ,
    \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ,
    \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ,
    \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ,
    \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ,
    \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ,
    \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ,
    \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ,
    \aresetn_d_reg[1] ,
    \aresetn_d_reg[1]_0 ,
    aclk,
    aresetn,
    m_axi_bvalid,
    s_axi_bready,
    chosen,
    \aresetn_d_reg[1]_1 ,
    \m_payload_i_reg[13]_0 ,
    p_38_out,
    Q,
    \gen_multi_thread.gen_thread_loop[6].active_id_reg[83] ,
    \gen_multi_thread.gen_thread_loop[5].active_id_reg[71] ,
    \gen_multi_thread.gen_thread_loop[4].active_id_reg[59] ,
    \gen_multi_thread.gen_thread_loop[3].active_id_reg[47] ,
    \gen_multi_thread.gen_thread_loop[2].active_id_reg[35] ,
    \gen_multi_thread.gen_thread_loop[1].active_id_reg[23] ,
    \gen_multi_thread.gen_thread_loop[0].active_id_reg[11] ,
    \m_payload_i_reg[13]_1 ,
    resp_select,
    D);
  output \m_payload_i_reg[0]_0 ;
  output [0:0]m_axi_bready;
  output p_1_in;
  output [1:0]s_axi_bresp;
  output [3:0]S;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ;
  output [3:0]\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ;
  output [3:0]\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ;
  output \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ;
  output \aresetn_d_reg[1] ;
  input \aresetn_d_reg[1]_0 ;
  input aclk;
  input aresetn;
  input [0:0]m_axi_bvalid;
  input [0:0]s_axi_bready;
  input [1:0]chosen;
  input \aresetn_d_reg[1]_1 ;
  input [13:0]\m_payload_i_reg[13]_0 ;
  input p_38_out;
  input [11:0]Q;
  input [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] ;
  input [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] ;
  input [11:0]\m_payload_i_reg[13]_1 ;
  input [0:0]resp_select;
  input [13:0]D;

  wire [13:0]D;
  wire [11:0]Q;
  wire [3:0]S;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[1] ;
  wire \aresetn_d_reg[1]_0 ;
  wire \aresetn_d_reg[1]_1 ;
  wire [1:0]chosen;
  wire [3:0]\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] ;
  wire [3:0]\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ;
  wire \gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire \m_payload_i_reg[0]_0 ;
  wire [13:0]\m_payload_i_reg[13]_0 ;
  wire [11:0]\m_payload_i_reg[13]_1 ;
  wire m_valid_i_i_1_n_0;
  wire [1:1]p_0_in;
  wire p_1_in;
  wire p_38_out;
  wire [0:0]resp_select;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_ready_i_i_2__0_n_0;
  wire [23:12]st_mr_bid;
  wire [4:3]st_mr_bmesg;

  LUT2 #(
    .INIT(4'h8)) 
    \aresetn_d[1]_i_1 
       (.I0(p_0_in),
        .I1(aresetn),
        .O(\aresetn_d_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(p_0_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(Q[10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(Q[7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(Q[4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(Q[1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \m_payload_i[13]_i_1 
       (.I0(\m_payload_i_reg[0]_0 ),
        .O(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[0]),
        .Q(st_mr_bmesg[3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[10]),
        .Q(st_mr_bid[20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[11]),
        .Q(st_mr_bid[21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[12]),
        .Q(st_mr_bid[22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[13]),
        .Q(st_mr_bid[23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[1]),
        .Q(st_mr_bmesg[4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[2]),
        .Q(st_mr_bid[12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[3]),
        .Q(st_mr_bid[13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[4]),
        .Q(st_mr_bid[14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[5]),
        .Q(st_mr_bid[15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[6]),
        .Q(st_mr_bid[16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[7]),
        .Q(st_mr_bid[17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[8]),
        .Q(st_mr_bid[18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[9]),
        .Q(st_mr_bid[19]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8BBBBBBB)) 
    m_valid_i_i_1
       (.I0(m_axi_bvalid),
        .I1(m_axi_bready),
        .I2(s_axi_bready),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .O(m_valid_i_i_1_n_0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(\m_payload_i_reg[0]_0 ),
        .R(\aresetn_d_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_10_out_carry_i_1
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_10_out_carry_i_2
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_10_out_carry_i_3
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_10_out_carry_i_4
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[2].active_id_reg[35] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_12_out_carry_i_1
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_12_out_carry_i_2
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_12_out_carry_i_3
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_12_out_carry_i_4
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[1].active_id_reg[23] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_14_out_carry_i_1
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_14_out_carry_i_2
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_14_out_carry_i_3
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_14_out_carry_i_4
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[0].active_id_reg[11] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_out_carry_i_1
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_out_carry_i_2
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_out_carry_i_3
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_out_carry_i_4
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[6].active_id_reg[83] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_4_out_carry_i_1
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_4_out_carry_i_2
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_4_out_carry_i_3
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_4_out_carry_i_4
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[5].active_id_reg[71] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_6_out_carry_i_1
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_6_out_carry_i_2
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_6_out_carry_i_3
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_6_out_carry_i_4
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[4].active_id_reg[59] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_8_out_carry_i_1
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [10]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [9]),
        .I4(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [11]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_8_out_carry_i_2
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [7]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [6]),
        .I4(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [8]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_8_out_carry_i_3
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [4]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [3]),
        .I4(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [5]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_8_out_carry_i_4
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [1]),
        .I2(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [0]),
        .I4(\gen_multi_thread.gen_thread_loop[3].active_id_reg[47] [2]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ),
        .O(\gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] [0]));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[0]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [0]),
        .I1(st_mr_bid[12]),
        .I2(\m_payload_i_reg[13]_0 [2]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_9 ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[10]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [10]),
        .I1(st_mr_bid[22]),
        .I2(\m_payload_i_reg[13]_0 [12]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[11]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [11]),
        .I1(st_mr_bid[23]),
        .I2(\m_payload_i_reg[13]_0 [13]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1 ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[1]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [1]),
        .I1(st_mr_bid[13]),
        .I2(\m_payload_i_reg[13]_0 [3]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_8 ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[2]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [2]),
        .I1(st_mr_bid[14]),
        .I2(\m_payload_i_reg[13]_0 [4]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_10 ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[3]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [3]),
        .I1(st_mr_bid[15]),
        .I2(\m_payload_i_reg[13]_0 [5]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_6 ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[4]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [4]),
        .I1(st_mr_bid[16]),
        .I2(\m_payload_i_reg[13]_0 [6]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_5 ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[5]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [5]),
        .I1(st_mr_bid[17]),
        .I2(\m_payload_i_reg[13]_0 [7]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_7 ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[6]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [6]),
        .I1(st_mr_bid[18]),
        .I2(\m_payload_i_reg[13]_0 [8]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3 ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[7]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [7]),
        .I1(st_mr_bid[19]),
        .I2(\m_payload_i_reg[13]_0 [9]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2 ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[8]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [8]),
        .I1(st_mr_bid[20]),
        .I2(\m_payload_i_reg[13]_0 [10]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4 ));
  LUT6 #(
    .INIT(64'h00AAAAAACCF0F0F0)) 
    \s_axi_bid[9]_INST_0 
       (.I0(\m_payload_i_reg[13]_1 [9]),
        .I1(st_mr_bid[21]),
        .I2(\m_payload_i_reg[13]_0 [11]),
        .I3(\m_payload_i_reg[0]_0 ),
        .I4(chosen[0]),
        .I5(resp_select),
        .O(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_0 ));
  LUT6 #(
    .INIT(64'h0FFFACCCACCCACCC)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(st_mr_bmesg[3]),
        .I1(\m_payload_i_reg[13]_0 [0]),
        .I2(\m_payload_i_reg[0]_0 ),
        .I3(chosen[0]),
        .I4(p_38_out),
        .I5(chosen[1]),
        .O(s_axi_bresp[0]));
  LUT6 #(
    .INIT(64'h0FFFACCCACCCACCC)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(st_mr_bmesg[4]),
        .I1(\m_payload_i_reg[13]_0 [1]),
        .I2(\m_payload_i_reg[0]_0 ),
        .I3(chosen[0]),
        .I4(p_38_out),
        .I5(chosen[1]),
        .O(s_axi_bresp[1]));
  LUT1 #(
    .INIT(2'h1)) 
    s_ready_i_i_1__0
       (.I0(p_0_in),
        .O(p_1_in));
  LUT5 #(
    .INIT(32'hB111FFFF)) 
    s_ready_i_i_2__0
       (.I0(\m_payload_i_reg[0]_0 ),
        .I1(m_axi_bvalid),
        .I2(s_axi_bready),
        .I3(chosen[0]),
        .I4(\aresetn_d_reg[1]_1 ),
        .O(s_ready_i_i_2__0_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_2__0_n_0),
        .Q(m_axi_bready),
        .R(p_1_in));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized17
   (m_valid_i_reg_0,
    \skid_buffer_reg[46]_0 ,
    s_axi_rresp,
    s_axi_rdata,
    E,
    r_cmd_pop_1__1,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ,
    \aresetn_d_reg[1] ,
    aclk,
    p_1_in,
    s_axi_rready,
    chosen_0,
    m_axi_rvalid,
    \m_payload_i_reg[33]_0 ,
    p_32_out,
    \gen_master_slots[1].r_issuing_cnt_reg[11] ,
    p_31_in,
    m_axi_rid,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rdata,
    \chosen_reg[1] );
  output m_valid_i_reg_0;
  output \skid_buffer_reg[46]_0 ;
  output [1:0]s_axi_rresp;
  output [31:0]s_axi_rdata;
  output [0:0]E;
  output r_cmd_pop_1__1;
  output \gen_no_arbiter.s_ready_i_reg[0] ;
  output [12:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  input \aresetn_d_reg[1] ;
  input aclk;
  input p_1_in;
  input [0:0]s_axi_rready;
  input [1:0]chosen_0;
  input [0:0]m_axi_rvalid;
  input [33:0]\m_payload_i_reg[33]_0 ;
  input p_32_out;
  input [3:0]\gen_master_slots[1].r_issuing_cnt_reg[11] ;
  input p_31_in;
  input [11:0]m_axi_rid;
  input [0:0]m_axi_rlast;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [0:0]\chosen_reg[1] ;

  wire [0:0]E;
  wire aclk;
  wire \aresetn_d_reg[1] ;
  wire [1:0]chosen_0;
  wire [0:0]\chosen_reg[1] ;
  wire [3:0]\gen_master_slots[1].r_issuing_cnt_reg[11] ;
  wire [12:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  wire \gen_no_arbiter.s_ready_i_reg[0] ;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire [0:0]m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire [33:0]\m_payload_i_reg[33]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire p_1_in;
  wire p_31_in;
  wire p_32_out;
  wire r_cmd_pop_1__1;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_ready_i_i_1__4_n_0;
  wire [46:0]skid_buffer;
  wire \skid_buffer_reg[46]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[37] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[40] ;
  wire \skid_buffer_reg_n_0_[41] ;
  wire \skid_buffer_reg_n_0_[42] ;
  wire \skid_buffer_reg_n_0_[43] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire [69:35]st_mr_rmesg;

  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \gen_master_slots[1].r_issuing_cnt[11]_i_1 
       (.I0(\gen_master_slots[1].r_issuing_cnt_reg[11] [1]),
        .I1(\gen_master_slots[1].r_issuing_cnt_reg[11] [2]),
        .I2(\gen_master_slots[1].r_issuing_cnt_reg[11] [0]),
        .I3(\gen_master_slots[1].r_issuing_cnt_reg[11] [3]),
        .I4(r_cmd_pop_1__1),
        .I5(p_31_in),
        .O(E));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_master_slots[1].r_issuing_cnt[11]_i_3 
       (.I0(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [0]),
        .I1(chosen_0[0]),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_rready),
        .O(r_cmd_pop_1__1));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \gen_no_arbiter.s_ready_i[0]_i_13__0 
       (.I0(r_cmd_pop_1__1),
        .I1(\gen_master_slots[1].r_issuing_cnt_reg[11] [0]),
        .I2(\gen_master_slots[1].r_issuing_cnt_reg[11] [3]),
        .I3(\gen_master_slots[1].r_issuing_cnt_reg[11] [1]),
        .I4(\gen_master_slots[1].r_issuing_cnt_reg[11] [2]),
        .O(\gen_no_arbiter.s_ready_i_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__0 
       (.I0(m_axi_rdata[0]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__0 
       (.I0(m_axi_rdata[10]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__0 
       (.I0(m_axi_rdata[11]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__0 
       (.I0(m_axi_rdata[12]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__3 
       (.I0(m_axi_rdata[13]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__0 
       (.I0(m_axi_rdata[14]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__0 
       (.I0(m_axi_rdata[15]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__0 
       (.I0(m_axi_rdata[16]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__0 
       (.I0(m_axi_rdata[17]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__0 
       (.I0(m_axi_rdata[18]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__0 
       (.I0(m_axi_rdata[19]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__0 
       (.I0(m_axi_rdata[1]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__0 
       (.I0(m_axi_rdata[20]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__0 
       (.I0(m_axi_rdata[21]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__0 
       (.I0(m_axi_rdata[22]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__0 
       (.I0(m_axi_rdata[23]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__0 
       (.I0(m_axi_rdata[24]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__0 
       (.I0(m_axi_rdata[25]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__0 
       (.I0(m_axi_rdata[26]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__0 
       (.I0(m_axi_rdata[27]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__0 
       (.I0(m_axi_rdata[28]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__0 
       (.I0(m_axi_rdata[29]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__0 
       (.I0(m_axi_rdata[2]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__0 
       (.I0(m_axi_rdata[30]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1__0 
       (.I0(m_axi_rdata[31]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__0 
       (.I0(m_axi_rresp[0]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__0 
       (.I0(m_axi_rresp[1]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__0 
       (.I0(m_axi_rlast),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__0 
       (.I0(m_axi_rid[0]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__0 
       (.I0(m_axi_rid[1]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[37]_i_1__0 
       (.I0(m_axi_rid[2]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[37] ),
        .O(skid_buffer[37]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__0 
       (.I0(m_axi_rid[3]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__0 
       (.I0(m_axi_rid[4]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__0 
       (.I0(m_axi_rdata[3]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[40]_i_1__0 
       (.I0(m_axi_rid[5]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[40] ),
        .O(skid_buffer[40]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[41]_i_1__0 
       (.I0(m_axi_rid[6]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[41] ),
        .O(skid_buffer[41]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[42]_i_1__0 
       (.I0(m_axi_rid[7]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[42] ),
        .O(skid_buffer[42]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[43]_i_1__0 
       (.I0(m_axi_rid[8]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[43] ),
        .O(skid_buffer[43]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__0 
       (.I0(m_axi_rid[9]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__0 
       (.I0(m_axi_rid[10]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_2__0 
       (.I0(m_axi_rid[11]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__0 
       (.I0(m_axi_rdata[4]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__0 
       (.I0(m_axi_rdata[5]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__0 
       (.I0(m_axi_rdata[6]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__0 
       (.I0(m_axi_rdata[7]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__0 
       (.I0(m_axi_rdata[8]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__0 
       (.I0(m_axi_rdata[9]),
        .I1(\skid_buffer_reg[46]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[0]),
        .Q(st_mr_rmesg[38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[10]),
        .Q(st_mr_rmesg[48]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[11]),
        .Q(st_mr_rmesg[49]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[12]),
        .Q(st_mr_rmesg[50]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[13]),
        .Q(st_mr_rmesg[51]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[14]),
        .Q(st_mr_rmesg[52]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[15]),
        .Q(st_mr_rmesg[53]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[16]),
        .Q(st_mr_rmesg[54]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[17]),
        .Q(st_mr_rmesg[55]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[18]),
        .Q(st_mr_rmesg[56]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[19]),
        .Q(st_mr_rmesg[57]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[1]),
        .Q(st_mr_rmesg[39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[20]),
        .Q(st_mr_rmesg[58]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[21]),
        .Q(st_mr_rmesg[59]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[22]),
        .Q(st_mr_rmesg[60]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[23]),
        .Q(st_mr_rmesg[61]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[24]),
        .Q(st_mr_rmesg[62]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[25]),
        .Q(st_mr_rmesg[63]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[26]),
        .Q(st_mr_rmesg[64]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[27]),
        .Q(st_mr_rmesg[65]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[28]),
        .Q(st_mr_rmesg[66]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[29]),
        .Q(st_mr_rmesg[67]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[2]),
        .Q(st_mr_rmesg[40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[30]),
        .Q(st_mr_rmesg[68]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[31]),
        .Q(st_mr_rmesg[69]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[32]),
        .Q(st_mr_rmesg[35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[33]),
        .Q(st_mr_rmesg[36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[34]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[35]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[36]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[37]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[38]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[39]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[3]),
        .Q(st_mr_rmesg[41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[40]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[41]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[42]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[43]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [9]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[44]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[45]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[46]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[4]),
        .Q(st_mr_rmesg[42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[5]),
        .Q(st_mr_rmesg[43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[6]),
        .Q(st_mr_rmesg[44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[7]),
        .Q(st_mr_rmesg[45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[8]),
        .Q(st_mr_rmesg[46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\chosen_reg[1] ),
        .D(skid_buffer[9]),
        .Q(st_mr_rmesg[47]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    m_valid_i_i_1__2
       (.I0(\skid_buffer_reg[46]_0 ),
        .I1(m_axi_rvalid),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_rready),
        .I4(chosen_0[0]),
        .O(m_valid_i0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1] ));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[0]_INST_0 
       (.I0(st_mr_rmesg[38]),
        .I1(\m_payload_i_reg[33]_0 [0]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[0]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[10]_INST_0 
       (.I0(st_mr_rmesg[48]),
        .I1(\m_payload_i_reg[33]_0 [10]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[10]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[11]_INST_0 
       (.I0(st_mr_rmesg[49]),
        .I1(\m_payload_i_reg[33]_0 [11]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[11]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[12]_INST_0 
       (.I0(st_mr_rmesg[50]),
        .I1(\m_payload_i_reg[33]_0 [12]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[12]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[13]_INST_0 
       (.I0(st_mr_rmesg[51]),
        .I1(\m_payload_i_reg[33]_0 [13]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[13]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[14]_INST_0 
       (.I0(st_mr_rmesg[52]),
        .I1(\m_payload_i_reg[33]_0 [14]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[14]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[15]_INST_0 
       (.I0(st_mr_rmesg[53]),
        .I1(\m_payload_i_reg[33]_0 [15]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[15]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[16]_INST_0 
       (.I0(st_mr_rmesg[54]),
        .I1(\m_payload_i_reg[33]_0 [16]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[16]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[17]_INST_0 
       (.I0(st_mr_rmesg[55]),
        .I1(\m_payload_i_reg[33]_0 [17]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[17]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[18]_INST_0 
       (.I0(st_mr_rmesg[56]),
        .I1(\m_payload_i_reg[33]_0 [18]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[18]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[19]_INST_0 
       (.I0(st_mr_rmesg[57]),
        .I1(\m_payload_i_reg[33]_0 [19]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[19]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[1]_INST_0 
       (.I0(st_mr_rmesg[39]),
        .I1(\m_payload_i_reg[33]_0 [1]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[1]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[20]_INST_0 
       (.I0(st_mr_rmesg[58]),
        .I1(\m_payload_i_reg[33]_0 [20]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[20]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[21]_INST_0 
       (.I0(st_mr_rmesg[59]),
        .I1(\m_payload_i_reg[33]_0 [21]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[21]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[22]_INST_0 
       (.I0(st_mr_rmesg[60]),
        .I1(\m_payload_i_reg[33]_0 [22]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[22]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[23]_INST_0 
       (.I0(st_mr_rmesg[61]),
        .I1(\m_payload_i_reg[33]_0 [23]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[23]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[24]_INST_0 
       (.I0(st_mr_rmesg[62]),
        .I1(\m_payload_i_reg[33]_0 [24]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[24]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[25]_INST_0 
       (.I0(st_mr_rmesg[63]),
        .I1(\m_payload_i_reg[33]_0 [25]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[25]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[26]_INST_0 
       (.I0(st_mr_rmesg[64]),
        .I1(\m_payload_i_reg[33]_0 [26]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[26]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[27]_INST_0 
       (.I0(st_mr_rmesg[65]),
        .I1(\m_payload_i_reg[33]_0 [27]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[27]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[28]_INST_0 
       (.I0(st_mr_rmesg[66]),
        .I1(\m_payload_i_reg[33]_0 [28]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[28]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[29]_INST_0 
       (.I0(st_mr_rmesg[67]),
        .I1(\m_payload_i_reg[33]_0 [29]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[29]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[2]_INST_0 
       (.I0(st_mr_rmesg[40]),
        .I1(\m_payload_i_reg[33]_0 [2]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[2]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[30]_INST_0 
       (.I0(st_mr_rmesg[68]),
        .I1(\m_payload_i_reg[33]_0 [30]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[30]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[31]_INST_0 
       (.I0(st_mr_rmesg[69]),
        .I1(\m_payload_i_reg[33]_0 [31]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[31]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[3]_INST_0 
       (.I0(st_mr_rmesg[41]),
        .I1(\m_payload_i_reg[33]_0 [3]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[3]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[4]_INST_0 
       (.I0(st_mr_rmesg[42]),
        .I1(\m_payload_i_reg[33]_0 [4]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[4]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[5]_INST_0 
       (.I0(st_mr_rmesg[43]),
        .I1(\m_payload_i_reg[33]_0 [5]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[5]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[6]_INST_0 
       (.I0(st_mr_rmesg[44]),
        .I1(\m_payload_i_reg[33]_0 [6]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[6]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[7]_INST_0 
       (.I0(st_mr_rmesg[45]),
        .I1(\m_payload_i_reg[33]_0 [7]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[7]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[8]_INST_0 
       (.I0(st_mr_rmesg[46]),
        .I1(\m_payload_i_reg[33]_0 [8]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[8]));
  LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
    \s_axi_rdata[9]_INST_0 
       (.I0(st_mr_rmesg[47]),
        .I1(\m_payload_i_reg[33]_0 [9]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rdata[9]));
  LUT6 #(
    .INIT(64'h0FFFACCCACCCACCC)) 
    \s_axi_rresp[0]_INST_0 
       (.I0(st_mr_rmesg[35]),
        .I1(\m_payload_i_reg[33]_0 [32]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rresp[0]));
  LUT6 #(
    .INIT(64'h0FFFACCCACCCACCC)) 
    \s_axi_rresp[1]_INST_0 
       (.I0(st_mr_rmesg[36]),
        .I1(\m_payload_i_reg[33]_0 [33]),
        .I2(m_valid_i_reg_0),
        .I3(chosen_0[0]),
        .I4(p_32_out),
        .I5(chosen_0[1]),
        .O(s_axi_rresp[1]));
  LUT5 #(
    .INIT(32'hD5D5FFD5)) 
    s_ready_i_i_1__4
       (.I0(m_valid_i_reg_0),
        .I1(s_axi_rready),
        .I2(chosen_0[0]),
        .I3(\skid_buffer_reg[46]_0 ),
        .I4(m_axi_rvalid),
        .O(s_ready_i_i_1__4_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__4_n_0),
        .Q(\skid_buffer_reg[46]_0 ),
        .R(p_1_in));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rresp[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rresp[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rlast),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[2]),
        .Q(\skid_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[3]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[4]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[5]),
        .Q(\skid_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[6]),
        .Q(\skid_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[7]),
        .Q(\skid_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[8]),
        .Q(\skid_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[9]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[10]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rid[11]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[46]_0 ),
        .D(m_axi_rdata[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized2
   (s_ready_i_reg_0,
    \skid_buffer_reg[0]_0 ,
    \skid_buffer_reg[46]_0 ,
    \aresetn_d_reg[1]_inv ,
    aclk,
    \aresetn_d_reg[0] ,
    \cnt_read_reg[3]_rep__2 ,
    s_axi_rready,
    r_push_r_reg,
    \cnt_read_reg[4] );
  output s_ready_i_reg_0;
  output \skid_buffer_reg[0]_0 ;
  output [46:0]\skid_buffer_reg[46]_0 ;
  input \aresetn_d_reg[1]_inv ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input \cnt_read_reg[3]_rep__2 ;
  input s_axi_rready;
  input [12:0]r_push_r_reg;
  input [33:0]\cnt_read_reg[4] ;

  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1]_inv ;
  wire \cnt_read_reg[3]_rep__2 ;
  wire [33:0]\cnt_read_reg[4] ;
  wire \m_payload_i[0]_i_1__2_n_0 ;
  wire \m_payload_i[10]_i_1__2_n_0 ;
  wire \m_payload_i[11]_i_1__2_n_0 ;
  wire \m_payload_i[12]_i_1__2_n_0 ;
  wire \m_payload_i[13]_i_1__2_n_0 ;
  wire \m_payload_i[14]_i_1__1_n_0 ;
  wire \m_payload_i[15]_i_1__1_n_0 ;
  wire \m_payload_i[16]_i_1__1_n_0 ;
  wire \m_payload_i[17]_i_1__1_n_0 ;
  wire \m_payload_i[18]_i_1__1_n_0 ;
  wire \m_payload_i[19]_i_1__1_n_0 ;
  wire \m_payload_i[1]_i_1__2_n_0 ;
  wire \m_payload_i[20]_i_1__1_n_0 ;
  wire \m_payload_i[21]_i_1__1_n_0 ;
  wire \m_payload_i[22]_i_1__1_n_0 ;
  wire \m_payload_i[23]_i_1__1_n_0 ;
  wire \m_payload_i[24]_i_1__1_n_0 ;
  wire \m_payload_i[25]_i_1__1_n_0 ;
  wire \m_payload_i[26]_i_1__1_n_0 ;
  wire \m_payload_i[27]_i_1__1_n_0 ;
  wire \m_payload_i[28]_i_1__1_n_0 ;
  wire \m_payload_i[29]_i_1__1_n_0 ;
  wire \m_payload_i[2]_i_1__2_n_0 ;
  wire \m_payload_i[30]_i_1__1_n_0 ;
  wire \m_payload_i[31]_i_1__0_n_0 ;
  wire \m_payload_i[32]_i_1__1_n_0 ;
  wire \m_payload_i[33]_i_1__1_n_0 ;
  wire \m_payload_i[34]_i_1__1_n_0 ;
  wire \m_payload_i[35]_i_1__1_n_0 ;
  wire \m_payload_i[36]_i_1__1_n_0 ;
  wire \m_payload_i[37]_i_1_n_0 ;
  wire \m_payload_i[38]_i_1__1_n_0 ;
  wire \m_payload_i[39]_i_1__1_n_0 ;
  wire \m_payload_i[3]_i_1__2_n_0 ;
  wire \m_payload_i[40]_i_1_n_0 ;
  wire \m_payload_i[41]_i_1_n_0 ;
  wire \m_payload_i[42]_i_1_n_0 ;
  wire \m_payload_i[43]_i_1_n_0 ;
  wire \m_payload_i[44]_i_1__1_n_0 ;
  wire \m_payload_i[45]_i_1__1_n_0 ;
  wire \m_payload_i[46]_i_2_n_0 ;
  wire \m_payload_i[4]_i_1__2_n_0 ;
  wire \m_payload_i[5]_i_1__2_n_0 ;
  wire \m_payload_i[6]_i_1__2_n_0 ;
  wire \m_payload_i[7]_i_1__2_n_0 ;
  wire \m_payload_i[8]_i_1__2_n_0 ;
  wire \m_payload_i[9]_i_1__2_n_0 ;
  wire m_valid_i_i_1__1_n_0;
  wire p_1_in;
  wire [12:0]r_push_r_reg;
  wire s_axi_rready;
  wire s_ready_i_i_1__2_n_0;
  wire s_ready_i_reg_0;
  wire \skid_buffer_reg[0]_0 ;
  wire [46:0]\skid_buffer_reg[46]_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[37] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[40] ;
  wire \skid_buffer_reg_n_0_[41] ;
  wire \skid_buffer_reg_n_0_[42] ;
  wire \skid_buffer_reg_n_0_[43] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;

  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1__2 
       (.I0(\cnt_read_reg[4] [0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(\m_payload_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1__2 
       (.I0(\cnt_read_reg[4] [10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(\m_payload_i[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1__2 
       (.I0(\cnt_read_reg[4] [11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(\m_payload_i[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1__2 
       (.I0(\cnt_read_reg[4] [12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(\m_payload_i[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1__2 
       (.I0(\cnt_read_reg[4] [13]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(\m_payload_i[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1__1 
       (.I0(\cnt_read_reg[4] [14]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(\m_payload_i[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1__1 
       (.I0(\cnt_read_reg[4] [15]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(\m_payload_i[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1__1 
       (.I0(\cnt_read_reg[4] [16]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(\m_payload_i[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1__1 
       (.I0(\cnt_read_reg[4] [17]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(\m_payload_i[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1__1 
       (.I0(\cnt_read_reg[4] [18]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(\m_payload_i[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1__1 
       (.I0(\cnt_read_reg[4] [19]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(\m_payload_i[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__2 
       (.I0(\cnt_read_reg[4] [1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(\m_payload_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1__1 
       (.I0(\cnt_read_reg[4] [20]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(\m_payload_i[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1__1 
       (.I0(\cnt_read_reg[4] [21]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(\m_payload_i[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1__1 
       (.I0(\cnt_read_reg[4] [22]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(\m_payload_i[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1__1 
       (.I0(\cnt_read_reg[4] [23]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(\m_payload_i[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1__1 
       (.I0(\cnt_read_reg[4] [24]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(\m_payload_i[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1__1 
       (.I0(\cnt_read_reg[4] [25]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(\m_payload_i[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1__1 
       (.I0(\cnt_read_reg[4] [26]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(\m_payload_i[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1__1 
       (.I0(\cnt_read_reg[4] [27]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(\m_payload_i[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1__1 
       (.I0(\cnt_read_reg[4] [28]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(\m_payload_i[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1__1 
       (.I0(\cnt_read_reg[4] [29]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(\m_payload_i[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1__2 
       (.I0(\cnt_read_reg[4] [2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(\m_payload_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1__1 
       (.I0(\cnt_read_reg[4] [30]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(\m_payload_i[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1__0 
       (.I0(\cnt_read_reg[4] [31]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(\m_payload_i[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1__1 
       (.I0(\cnt_read_reg[4] [32]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(\m_payload_i[32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1__1 
       (.I0(\cnt_read_reg[4] [33]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(\m_payload_i[33]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__1 
       (.I0(r_push_r_reg[0]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\m_payload_i[34]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__1 
       (.I0(r_push_r_reg[1]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(\m_payload_i[35]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__1 
       (.I0(r_push_r_reg[2]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(\m_payload_i[36]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[37]_i_1 
       (.I0(r_push_r_reg[3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[37] ),
        .O(\m_payload_i[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__1 
       (.I0(r_push_r_reg[4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(\m_payload_i[38]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__1 
       (.I0(r_push_r_reg[5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(\m_payload_i[39]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1__2 
       (.I0(\cnt_read_reg[4] [3]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(\m_payload_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[40]_i_1 
       (.I0(r_push_r_reg[6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[40] ),
        .O(\m_payload_i[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[41]_i_1 
       (.I0(r_push_r_reg[7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[41] ),
        .O(\m_payload_i[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[42]_i_1 
       (.I0(r_push_r_reg[8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[42] ),
        .O(\m_payload_i[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[43]_i_1 
       (.I0(r_push_r_reg[9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[43] ),
        .O(\m_payload_i[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__1 
       (.I0(r_push_r_reg[10]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(\m_payload_i[44]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__1 
       (.I0(r_push_r_reg[11]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(\m_payload_i[45]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_payload_i[46]_i_1 
       (.I0(s_axi_rready),
        .I1(s_ready_i_reg_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_2 
       (.I0(r_push_r_reg[12]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(\m_payload_i[46]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1__2 
       (.I0(\cnt_read_reg[4] [4]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(\m_payload_i[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1__2 
       (.I0(\cnt_read_reg[4] [5]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(\m_payload_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1__2 
       (.I0(\cnt_read_reg[4] [6]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(\m_payload_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1__2 
       (.I0(\cnt_read_reg[4] [7]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(\m_payload_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1__2 
       (.I0(\cnt_read_reg[4] [8]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(\m_payload_i[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1__2 
       (.I0(\cnt_read_reg[4] [9]),
        .I1(\skid_buffer_reg[0]_0 ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(\m_payload_i[9]_i_1__2_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[0]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[10]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[11]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[12]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [12]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[13]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[14]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[15]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[16]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[17]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[18]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[19]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[1]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[20]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[21]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[22]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[23]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[24]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[25]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[26]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[27]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[28]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[29]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[2]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[30]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[31]_i_1__0_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[32]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[33]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[34]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[35]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [35]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[36]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [36]),
        .R(1'b0));
  FDRE \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[37]_i_1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [37]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[38]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [38]),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[39]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [39]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[3]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[40]_i_1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [40]),
        .R(1'b0));
  FDRE \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[41]_i_1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [41]),
        .R(1'b0));
  FDRE \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[42]_i_1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [42]),
        .R(1'b0));
  FDRE \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[43]_i_1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [43]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[44]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [44]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[45]_i_1__1_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [45]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[46]_i_2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [46]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[4]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[5]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[6]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[7]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[8]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\m_payload_i[9]_i_1__2_n_0 ),
        .Q(\skid_buffer_reg[46]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4FFF)) 
    m_valid_i_i_1__1
       (.I0(s_axi_rready),
        .I1(s_ready_i_reg_0),
        .I2(\skid_buffer_reg[0]_0 ),
        .I3(\cnt_read_reg[3]_rep__2 ),
        .O(m_valid_i_i_1__1_n_0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__1_n_0),
        .Q(s_ready_i_reg_0),
        .R(\aresetn_d_reg[1]_inv ));
  LUT4 #(
    .INIT(16'hF8FF)) 
    s_ready_i_i_1__2
       (.I0(\skid_buffer_reg[0]_0 ),
        .I1(\cnt_read_reg[3]_rep__2 ),
        .I2(s_axi_rready),
        .I3(s_ready_i_reg_0),
        .O(s_ready_i_i_1__2_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__2_n_0),
        .Q(\skid_buffer_reg[0]_0 ),
        .R(\aresetn_d_reg[0] ));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [32]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [33]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[0]),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[1]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[2]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[3]),
        .Q(\skid_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[4]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[5]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[6]),
        .Q(\skid_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[7]),
        .Q(\skid_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[8]),
        .Q(\skid_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[9]),
        .Q(\skid_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[10]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[11]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(r_push_r_reg[12]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\skid_buffer_reg[0]_0 ),
        .D(\cnt_read_reg[4] [9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized20
   (\m_payload_i_reg[2]_0 ,
    m_valid_i_reg_0,
    mi_bready_2,
    s_ready_i_reg_0,
    \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ,
    aclk,
    p_1_in,
    \aresetn_d_reg[0] ,
    p_21_in,
    s_axi_bready,
    chosen,
    D);
  output \m_payload_i_reg[2]_0 ;
  output m_valid_i_reg_0;
  output mi_bready_2;
  output s_ready_i_reg_0;
  output [11:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  input aclk;
  input p_1_in;
  input \aresetn_d_reg[0] ;
  input p_21_in;
  input [0:0]s_axi_bready;
  input [0:0]chosen;
  input [11:0]D;

  wire [11:0]D;
  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire [0:0]chosen;
  wire [11:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ;
  wire \m_payload_i_reg[2]_0 ;
  wire m_valid_i_i_1__0_n_0;
  wire m_valid_i_reg_0;
  wire mi_bready_2;
  wire p_1_in;
  wire p_21_in;
  wire [0:0]s_axi_bready;
  wire s_ready_i_i_1__1_n_0;
  wire s_ready_i_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[0] ),
        .Q(s_ready_i_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \m_payload_i[13]_i_1__0 
       (.I0(\m_payload_i_reg[2]_0 ),
        .O(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[8]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[9]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [9]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[10]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[11]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[0]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[1]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[2]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[3]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[4]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[5]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[6]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[7]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg[95] [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8BBBBBBB)) 
    m_valid_i_i_1__0
       (.I0(p_21_in),
        .I1(mi_bready_2),
        .I2(s_axi_bready),
        .I3(\m_payload_i_reg[2]_0 ),
        .I4(chosen),
        .O(m_valid_i_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    m_valid_i_i_1__5
       (.I0(s_ready_i_reg_0),
        .O(m_valid_i_reg_0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__0_n_0),
        .Q(\m_payload_i_reg[2]_0 ),
        .R(m_valid_i_reg_0));
  LUT5 #(
    .INIT(32'hB111FFFF)) 
    s_ready_i_i_1__1
       (.I0(\m_payload_i_reg[2]_0 ),
        .I1(p_21_in),
        .I2(s_axi_bready),
        .I3(chosen),
        .I4(s_ready_i_reg_0),
        .O(s_ready_i_i_1__1_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__1_n_0),
        .Q(mi_bready_2),
        .R(p_1_in));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_10_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_10_axic_register_slice__parameterized22
   (m_valid_i_reg_0,
    \skid_buffer_reg[34]_0 ,
    r_cmd_pop_2__1,
    Q,
    \aresetn_d_reg[1] ,
    aclk,
    p_1_in,
    s_axi_rready,
    chosen_0,
    p_15_in,
    \gen_axi.s_axi_rid_i_reg[11] ,
    p_17_in,
    E);
  output m_valid_i_reg_0;
  output \skid_buffer_reg[34]_0 ;
  output r_cmd_pop_2__1;
  output [12:0]Q;
  input \aresetn_d_reg[1] ;
  input aclk;
  input p_1_in;
  input [0:0]s_axi_rready;
  input [0:0]chosen_0;
  input p_15_in;
  input [11:0]\gen_axi.s_axi_rid_i_reg[11] ;
  input p_17_in;
  input [0:0]E;

  wire [0:0]E;
  wire [12:0]Q;
  wire aclk;
  wire \aresetn_d_reg[1] ;
  wire [0:0]chosen_0;
  wire [11:0]\gen_axi.s_axi_rid_i_reg[11] ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire p_15_in;
  wire p_17_in;
  wire p_1_in;
  wire r_cmd_pop_2__1;
  wire [0:0]s_axi_rready;
  wire s_ready_i_i_1__3_n_0;
  wire [46:34]skid_buffer;
  wire \skid_buffer_reg[34]_0 ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[35] ;
  wire \skid_buffer_reg_n_0_[36] ;
  wire \skid_buffer_reg_n_0_[37] ;
  wire \skid_buffer_reg_n_0_[38] ;
  wire \skid_buffer_reg_n_0_[39] ;
  wire \skid_buffer_reg_n_0_[40] ;
  wire \skid_buffer_reg_n_0_[41] ;
  wire \skid_buffer_reg_n_0_[42] ;
  wire \skid_buffer_reg_n_0_[43] ;
  wire \skid_buffer_reg_n_0_[44] ;
  wire \skid_buffer_reg_n_0_[45] ;
  wire \skid_buffer_reg_n_0_[46] ;

  LUT4 #(
    .INIT(16'h8000)) 
    \gen_master_slots[2].r_issuing_cnt[16]_i_2 
       (.I0(Q[0]),
        .I1(chosen_0),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_rready),
        .O(r_cmd_pop_2__1));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_1__1 
       (.I0(p_17_in),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[35]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [0]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[35] ),
        .O(skid_buffer[35]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[36]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [1]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[36] ),
        .O(skid_buffer[36]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[37]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [2]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[37] ),
        .O(skid_buffer[37]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[38]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [3]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[38] ),
        .O(skid_buffer[38]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[39]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [4]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[39] ),
        .O(skid_buffer[39]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[40]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [5]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[40] ),
        .O(skid_buffer[40]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[41]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [6]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[41] ),
        .O(skid_buffer[41]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[42]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [7]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[42] ),
        .O(skid_buffer[42]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[43]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [8]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[43] ),
        .O(skid_buffer[43]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[44]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [9]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[44] ),
        .O(skid_buffer[44]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[45]_i_1__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [10]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[45] ),
        .O(skid_buffer[45]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[46]_i_2__1 
       (.I0(\gen_axi.s_axi_rid_i_reg[11] [11]),
        .I1(\skid_buffer_reg[34]_0 ),
        .I2(\skid_buffer_reg_n_0_[46] ),
        .O(skid_buffer[46]));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[37]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[40]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[41]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[42]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[43]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[12]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    m_valid_i_i_1__1
       (.I0(\skid_buffer_reg[34]_0 ),
        .I1(p_15_in),
        .I2(m_valid_i_reg_0),
        .I3(s_axi_rready),
        .I4(chosen_0),
        .O(m_valid_i0));
  FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1] ));
  LUT5 #(
    .INIT(32'hD5D5FFD5)) 
    s_ready_i_i_1__3
       (.I0(m_valid_i_reg_0),
        .I1(s_axi_rready),
        .I2(chosen_0),
        .I3(\skid_buffer_reg[34]_0 ),
        .I4(p_15_in),
        .O(s_ready_i_i_1__3_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__3_n_0),
        .Q(\skid_buffer_reg[34]_0 ),
        .R(p_1_in));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(p_17_in),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [0]),
        .Q(\skid_buffer_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [1]),
        .Q(\skid_buffer_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [2]),
        .Q(\skid_buffer_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [3]),
        .Q(\skid_buffer_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [4]),
        .Q(\skid_buffer_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [5]),
        .Q(\skid_buffer_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [6]),
        .Q(\skid_buffer_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [7]),
        .Q(\skid_buffer_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [8]),
        .Q(\skid_buffer_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [9]),
        .Q(\skid_buffer_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [10]),
        .Q(\skid_buffer_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(\skid_buffer_reg[34]_0 ),
        .D(\gen_axi.s_axi_rid_i_reg[11] [11]),
        .Q(\skid_buffer_reg_n_0_[46] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bft" *) 
module zynq_bd_bft
   (wbOutputData,
    error,
    wbDataForOutput,
    reset,
    bftClk,
    wbClk,
    wbInputData,
    wbWriteOut,
    wbDataForInput);
  output [31:0]wbOutputData;
  output error;
  output wbDataForOutput;
  input reset;
  input bftClk;
  input wbClk;
  input [31:0]wbInputData;
  input wbWriteOut;
  input wbDataForInput;

  wire \FSM_sequential_loadState[0]_i_1_n_0 ;
  wire \FSM_sequential_loadState[1]_i_1_n_0 ;
  wire \FSM_sequential_loadState[2]_i_1_n_0 ;
  wire bftClk;
  wire demuxState_reg_n_0;
  wire [31:0]\demux[7]_71 ;
  wire [31:0]din;
  wire [31:0]dout18_out;
  wire [31:0]dout21_out;
  wire [31:0]dout24_out;
  wire [31:0]dout30_out;
  wire [31:0]dout33_out;
  wire egressFifoFull_7;
  wire \egressLoop[0].egressFifo_n_1 ;
  wire \egressLoop[0].egressFifo_n_10 ;
  wire \egressLoop[0].egressFifo_n_11 ;
  wire \egressLoop[0].egressFifo_n_12 ;
  wire \egressLoop[0].egressFifo_n_13 ;
  wire \egressLoop[0].egressFifo_n_14 ;
  wire \egressLoop[0].egressFifo_n_15 ;
  wire \egressLoop[0].egressFifo_n_16 ;
  wire \egressLoop[0].egressFifo_n_17 ;
  wire \egressLoop[0].egressFifo_n_18 ;
  wire \egressLoop[0].egressFifo_n_19 ;
  wire \egressLoop[0].egressFifo_n_2 ;
  wire \egressLoop[0].egressFifo_n_20 ;
  wire \egressLoop[0].egressFifo_n_21 ;
  wire \egressLoop[0].egressFifo_n_22 ;
  wire \egressLoop[0].egressFifo_n_23 ;
  wire \egressLoop[0].egressFifo_n_24 ;
  wire \egressLoop[0].egressFifo_n_25 ;
  wire \egressLoop[0].egressFifo_n_26 ;
  wire \egressLoop[0].egressFifo_n_27 ;
  wire \egressLoop[0].egressFifo_n_28 ;
  wire \egressLoop[0].egressFifo_n_29 ;
  wire \egressLoop[0].egressFifo_n_3 ;
  wire \egressLoop[0].egressFifo_n_30 ;
  wire \egressLoop[0].egressFifo_n_31 ;
  wire \egressLoop[0].egressFifo_n_32 ;
  wire \egressLoop[0].egressFifo_n_4 ;
  wire \egressLoop[0].egressFifo_n_5 ;
  wire \egressLoop[0].egressFifo_n_6 ;
  wire \egressLoop[0].egressFifo_n_7 ;
  wire \egressLoop[0].egressFifo_n_8 ;
  wire \egressLoop[0].egressFifo_n_9 ;
  wire \egressLoop[1].egressFifo_n_0 ;
  wire \egressLoop[3].egressFifo_n_1 ;
  wire \egressLoop[3].egressFifo_n_10 ;
  wire \egressLoop[3].egressFifo_n_11 ;
  wire \egressLoop[3].egressFifo_n_12 ;
  wire \egressLoop[3].egressFifo_n_13 ;
  wire \egressLoop[3].egressFifo_n_14 ;
  wire \egressLoop[3].egressFifo_n_15 ;
  wire \egressLoop[3].egressFifo_n_16 ;
  wire \egressLoop[3].egressFifo_n_17 ;
  wire \egressLoop[3].egressFifo_n_18 ;
  wire \egressLoop[3].egressFifo_n_19 ;
  wire \egressLoop[3].egressFifo_n_2 ;
  wire \egressLoop[3].egressFifo_n_20 ;
  wire \egressLoop[3].egressFifo_n_21 ;
  wire \egressLoop[3].egressFifo_n_22 ;
  wire \egressLoop[3].egressFifo_n_23 ;
  wire \egressLoop[3].egressFifo_n_24 ;
  wire \egressLoop[3].egressFifo_n_25 ;
  wire \egressLoop[3].egressFifo_n_26 ;
  wire \egressLoop[3].egressFifo_n_27 ;
  wire \egressLoop[3].egressFifo_n_28 ;
  wire \egressLoop[3].egressFifo_n_29 ;
  wire \egressLoop[3].egressFifo_n_3 ;
  wire \egressLoop[3].egressFifo_n_30 ;
  wire \egressLoop[3].egressFifo_n_31 ;
  wire \egressLoop[3].egressFifo_n_32 ;
  wire \egressLoop[3].egressFifo_n_4 ;
  wire \egressLoop[3].egressFifo_n_5 ;
  wire \egressLoop[3].egressFifo_n_6 ;
  wire \egressLoop[3].egressFifo_n_7 ;
  wire \egressLoop[3].egressFifo_n_8 ;
  wire \egressLoop[3].egressFifo_n_9 ;
  wire \egressLoop[4].egressFifo_n_0 ;
  wire \egressLoop[7].egressFifo_n_1 ;
  wire \egressLoop[7].egressFifo_n_2 ;
  wire \egressLoop[7].egressFifo_n_3 ;
  wire error;
  wire [3:3]fifoSelect;
  wire \fifoSelect[0]_i_1_n_0 ;
  wire \fifoSelect_reg_n_0_[0] ;
  wire \fifoSelect_reg_n_0_[1] ;
  wire \fifoSelect_reg_n_0_[2] ;
  wire \fifoSelect_reg_n_0_[3] ;
  wire \fifoSelect_reg_n_0_[4] ;
  wire \fifoSelect_reg_n_0_[5] ;
  wire \fifoSelect_reg_n_0_[6] ;
  wire [15:0]\fromBft[0]_48 ;
  wire [15:0]\fromBft[10]_53 ;
  wire [15:0]\fromBft[11]_55 ;
  wire [15:0]\fromBft[12]_57 ;
  wire [15:0]\fromBft[13]_59 ;
  wire [15:0]\fromBft[1]_50 ;
  wire [15:0]\fromBft[2]_52 ;
  wire [15:0]\fromBft[3]_54 ;
  wire [15:0]\fromBft[4]_56 ;
  wire [15:0]\fromBft[5]_58 ;
  wire [15:0]\fromBft[6]_60 ;
  wire [15:0]\fromBft[7]_61 ;
  wire [15:0]\fromBft[8]_49 ;
  wire [15:0]\fromBft[9]_51 ;
  wire full;
  wire full16_out;
  wire full19_out;
  wire full25_out;
  wire full28_out;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0__0_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1__0_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2__0_n_0 ;
  wire ingressFifoWrEn;
  wire \ingressLoop[0].ingressFifo_n_16 ;
  wire \ingressLoop[0].ingressFifo_n_17 ;
  wire \ingressLoop[0].ingressFifo_n_18 ;
  wire \ingressLoop[0].ingressFifo_n_19 ;
  wire \ingressLoop[0].ingressFifo_n_20 ;
  wire \ingressLoop[0].ingressFifo_n_21 ;
  wire \ingressLoop[0].ingressFifo_n_22 ;
  wire \ingressLoop[0].ingressFifo_n_23 ;
  wire \ingressLoop[0].ingressFifo_n_24 ;
  wire \ingressLoop[0].ingressFifo_n_25 ;
  wire \ingressLoop[0].ingressFifo_n_26 ;
  wire \ingressLoop[0].ingressFifo_n_27 ;
  wire \ingressLoop[0].ingressFifo_n_28 ;
  wire \ingressLoop[0].ingressFifo_n_29 ;
  wire \ingressLoop[0].ingressFifo_n_30 ;
  wire \ingressLoop[0].ingressFifo_n_31 ;
  wire \ingressLoop[1].ingressFifo_n_16 ;
  wire \ingressLoop[1].ingressFifo_n_17 ;
  wire \ingressLoop[1].ingressFifo_n_18 ;
  wire \ingressLoop[1].ingressFifo_n_19 ;
  wire \ingressLoop[1].ingressFifo_n_20 ;
  wire \ingressLoop[1].ingressFifo_n_21 ;
  wire \ingressLoop[1].ingressFifo_n_22 ;
  wire \ingressLoop[1].ingressFifo_n_23 ;
  wire \ingressLoop[1].ingressFifo_n_24 ;
  wire \ingressLoop[1].ingressFifo_n_25 ;
  wire \ingressLoop[1].ingressFifo_n_26 ;
  wire \ingressLoop[1].ingressFifo_n_27 ;
  wire \ingressLoop[1].ingressFifo_n_28 ;
  wire \ingressLoop[1].ingressFifo_n_29 ;
  wire \ingressLoop[1].ingressFifo_n_30 ;
  wire \ingressLoop[1].ingressFifo_n_31 ;
  wire \ingressLoop[2].ingressFifo_n_16 ;
  wire \ingressLoop[2].ingressFifo_n_17 ;
  wire \ingressLoop[2].ingressFifo_n_18 ;
  wire \ingressLoop[2].ingressFifo_n_19 ;
  wire \ingressLoop[2].ingressFifo_n_20 ;
  wire \ingressLoop[2].ingressFifo_n_21 ;
  wire \ingressLoop[2].ingressFifo_n_22 ;
  wire \ingressLoop[2].ingressFifo_n_23 ;
  wire \ingressLoop[2].ingressFifo_n_24 ;
  wire \ingressLoop[2].ingressFifo_n_25 ;
  wire \ingressLoop[2].ingressFifo_n_26 ;
  wire \ingressLoop[2].ingressFifo_n_27 ;
  wire \ingressLoop[2].ingressFifo_n_28 ;
  wire \ingressLoop[2].ingressFifo_n_29 ;
  wire \ingressLoop[2].ingressFifo_n_30 ;
  wire \ingressLoop[2].ingressFifo_n_31 ;
  wire \ingressLoop[3].ingressFifo_n_16 ;
  wire \ingressLoop[3].ingressFifo_n_17 ;
  wire \ingressLoop[3].ingressFifo_n_18 ;
  wire \ingressLoop[3].ingressFifo_n_19 ;
  wire \ingressLoop[3].ingressFifo_n_20 ;
  wire \ingressLoop[3].ingressFifo_n_21 ;
  wire \ingressLoop[3].ingressFifo_n_22 ;
  wire \ingressLoop[3].ingressFifo_n_23 ;
  wire \ingressLoop[3].ingressFifo_n_24 ;
  wire \ingressLoop[3].ingressFifo_n_25 ;
  wire \ingressLoop[3].ingressFifo_n_26 ;
  wire \ingressLoop[3].ingressFifo_n_27 ;
  wire \ingressLoop[3].ingressFifo_n_28 ;
  wire \ingressLoop[3].ingressFifo_n_29 ;
  wire \ingressLoop[3].ingressFifo_n_30 ;
  wire \ingressLoop[3].ingressFifo_n_31 ;
  wire \ingressLoop[4].ingressFifo_n_16 ;
  wire \ingressLoop[4].ingressFifo_n_17 ;
  wire \ingressLoop[4].ingressFifo_n_18 ;
  wire \ingressLoop[4].ingressFifo_n_19 ;
  wire \ingressLoop[4].ingressFifo_n_20 ;
  wire \ingressLoop[4].ingressFifo_n_21 ;
  wire \ingressLoop[4].ingressFifo_n_22 ;
  wire \ingressLoop[4].ingressFifo_n_23 ;
  wire \ingressLoop[4].ingressFifo_n_24 ;
  wire \ingressLoop[4].ingressFifo_n_25 ;
  wire \ingressLoop[4].ingressFifo_n_26 ;
  wire \ingressLoop[4].ingressFifo_n_27 ;
  wire \ingressLoop[4].ingressFifo_n_28 ;
  wire \ingressLoop[4].ingressFifo_n_29 ;
  wire \ingressLoop[4].ingressFifo_n_30 ;
  wire \ingressLoop[4].ingressFifo_n_31 ;
  wire \ingressLoop[5].ingressFifo_n_16 ;
  wire \ingressLoop[5].ingressFifo_n_17 ;
  wire \ingressLoop[5].ingressFifo_n_18 ;
  wire \ingressLoop[5].ingressFifo_n_19 ;
  wire \ingressLoop[5].ingressFifo_n_20 ;
  wire \ingressLoop[5].ingressFifo_n_21 ;
  wire \ingressLoop[5].ingressFifo_n_22 ;
  wire \ingressLoop[5].ingressFifo_n_23 ;
  wire \ingressLoop[5].ingressFifo_n_24 ;
  wire \ingressLoop[5].ingressFifo_n_25 ;
  wire \ingressLoop[5].ingressFifo_n_26 ;
  wire \ingressLoop[5].ingressFifo_n_27 ;
  wire \ingressLoop[5].ingressFifo_n_28 ;
  wire \ingressLoop[5].ingressFifo_n_29 ;
  wire \ingressLoop[5].ingressFifo_n_30 ;
  wire \ingressLoop[5].ingressFifo_n_31 ;
  wire \ingressLoop[6].ingressFifo_n_16 ;
  wire \ingressLoop[6].ingressFifo_n_17 ;
  wire \ingressLoop[6].ingressFifo_n_18 ;
  wire \ingressLoop[6].ingressFifo_n_19 ;
  wire \ingressLoop[6].ingressFifo_n_20 ;
  wire \ingressLoop[6].ingressFifo_n_21 ;
  wire \ingressLoop[6].ingressFifo_n_22 ;
  wire \ingressLoop[6].ingressFifo_n_23 ;
  wire \ingressLoop[6].ingressFifo_n_24 ;
  wire \ingressLoop[6].ingressFifo_n_25 ;
  wire \ingressLoop[6].ingressFifo_n_26 ;
  wire \ingressLoop[6].ingressFifo_n_27 ;
  wire \ingressLoop[6].ingressFifo_n_28 ;
  wire \ingressLoop[6].ingressFifo_n_29 ;
  wire \ingressLoop[6].ingressFifo_n_30 ;
  wire \ingressLoop[6].ingressFifo_n_31 ;
  wire \ingressLoop[7].ingressFifo_n_16 ;
  wire \ingressLoop[7].ingressFifo_n_17 ;
  wire \ingressLoop[7].ingressFifo_n_18 ;
  wire \ingressLoop[7].ingressFifo_n_19 ;
  wire \ingressLoop[7].ingressFifo_n_20 ;
  wire \ingressLoop[7].ingressFifo_n_21 ;
  wire \ingressLoop[7].ingressFifo_n_22 ;
  wire \ingressLoop[7].ingressFifo_n_23 ;
  wire \ingressLoop[7].ingressFifo_n_24 ;
  wire \ingressLoop[7].ingressFifo_n_25 ;
  wire \ingressLoop[7].ingressFifo_n_26 ;
  wire \ingressLoop[7].ingressFifo_n_27 ;
  wire \ingressLoop[7].ingressFifo_n_28 ;
  wire \ingressLoop[7].ingressFifo_n_29 ;
  wire \ingressLoop[7].ingressFifo_n_30 ;
  wire \ingressLoop[7].ingressFifo_n_31 ;
  (* RTL_KEEP = "yes" *) wire [2:0]loadState;
  wire rd_en;
  wire reset;
  wire [15:0]\rnd1_2[0]_0 ;
  wire [15:0]\rnd1_2[10]_10 ;
  wire [15:0]\rnd1_2[11]_11 ;
  wire [15:0]\rnd1_2[12]_12 ;
  wire [15:0]\rnd1_2[13]_13 ;
  wire [15:0]\rnd1_2[14]_14 ;
  wire [15:0]\rnd1_2[15]_15 ;
  wire [15:0]\rnd1_2[1]_1 ;
  wire [15:0]\rnd1_2[2]_2 ;
  wire [15:0]\rnd1_2[3]_3 ;
  wire [15:0]\rnd1_2[4]_4 ;
  wire [15:0]\rnd1_2[5]_5 ;
  wire [15:0]\rnd1_2[6]_6 ;
  wire [15:0]\rnd1_2[7]_7 ;
  wire [15:0]\rnd1_2[8]_8 ;
  wire [15:0]\rnd1_2[9]_9 ;
  wire [15:0]\rnd2_3[0]_16 ;
  wire [15:0]\rnd2_3[10]_25 ;
  wire [15:0]\rnd2_3[11]_27 ;
  wire [15:0]\rnd2_3[12]_28 ;
  wire [15:0]\rnd2_3[13]_30 ;
  wire [15:0]\rnd2_3[14]_29 ;
  wire [15:0]\rnd2_3[15]_31 ;
  wire [15:0]\rnd2_3[1]_18 ;
  wire [15:0]\rnd2_3[2]_17 ;
  wire [15:0]\rnd2_3[3]_19 ;
  wire [15:0]\rnd2_3[4]_20 ;
  wire [15:0]\rnd2_3[5]_22 ;
  wire [15:0]\rnd2_3[6]_21 ;
  wire [15:0]\rnd2_3[7]_23 ;
  wire [15:0]\rnd2_3[8]_24 ;
  wire [15:0]\rnd2_3[9]_26 ;
  wire [15:0]\rnd3_4[0]_32 ;
  wire [15:0]\rnd3_4[10]_42 ;
  wire [15:0]\rnd3_4[11]_46 ;
  wire [15:0]\rnd3_4[12]_35 ;
  wire [15:0]\rnd3_4[13]_39 ;
  wire [15:0]\rnd3_4[14]_43 ;
  wire [15:0]\rnd3_4[15]_47 ;
  wire [15:0]\rnd3_4[1]_36 ;
  wire [15:0]\rnd3_4[2]_40 ;
  wire [15:0]\rnd3_4[3]_44 ;
  wire [15:0]\rnd3_4[4]_33 ;
  wire [15:0]\rnd3_4[5]_37 ;
  wire [15:0]\rnd3_4[6]_41 ;
  wire [15:0]\rnd3_4[7]_45 ;
  wire [15:0]\rnd3_4[8]_34 ;
  wire [15:0]\rnd3_4[9]_38 ;
  wire [15:0]\toBft[11]_67 ;
  wire [15:0]\toBft[13]_68 ;
  wire [15:0]\toBft[15]_69 ;
  wire [15:0]\toBft[1]_62 ;
  wire [15:0]\toBft[3]_63 ;
  wire [15:0]\toBft[5]_64 ;
  wire [15:0]\toBft[7]_65 ;
  wire [15:0]\toBft[9]_66 ;
  wire [9:9]validForEgressFifo;
  wire \validForEgressFifo[0]_i_1_n_0 ;
  wire [8:0]validForEgressFifo__0;
  wire wbClk;
  wire wbDataForInput;
  wire wbDataForInputReg;
  wire wbDataForOutput;
  wire [31:0]wbInputData;
  wire [31:0]wbOutputData;
  wire \wbOutputData[31]_i_2_n_0 ;
  wire \wbOutputData[31]_i_4_n_0 ;
  wire \wbOutputData[31]_i_5_n_0 ;
  wire wbWriteOut;

  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_loadState[0]_i_1 
       (.I0(loadState[0]),
        .I1(wbDataForInputReg),
        .O(\FSM_sequential_loadState[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_loadState[1]_i_1 
       (.I0(loadState[0]),
        .I1(wbDataForInputReg),
        .I2(loadState[1]),
        .O(\FSM_sequential_loadState[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \FSM_sequential_loadState[2]_i_1 
       (.I0(loadState[1]),
        .I1(loadState[0]),
        .I2(wbDataForInputReg),
        .I3(loadState[2]),
        .O(\FSM_sequential_loadState[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_loadState_reg[0] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\FSM_sequential_loadState[0]_i_1_n_0 ),
        .Q(loadState[0]),
        .R(reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_loadState_reg[1] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\FSM_sequential_loadState[1]_i_1_n_0 ),
        .Q(loadState[1]),
        .R(reset));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_loadState_reg[2] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\FSM_sequential_loadState[2]_i_1_n_0 ),
        .Q(loadState[2]),
        .R(reset));
  zynq_bd_round_1 arnd1
       (.bftClk(bftClk),
        .fifo_out({\toBft[1]_62 ,\ingressLoop[0].ingressFifo_n_16 ,\ingressLoop[0].ingressFifo_n_17 ,\ingressLoop[0].ingressFifo_n_18 ,\ingressLoop[0].ingressFifo_n_19 ,\ingressLoop[0].ingressFifo_n_20 ,\ingressLoop[0].ingressFifo_n_21 ,\ingressLoop[0].ingressFifo_n_22 ,\ingressLoop[0].ingressFifo_n_23 ,\ingressLoop[0].ingressFifo_n_24 ,\ingressLoop[0].ingressFifo_n_25 ,\ingressLoop[0].ingressFifo_n_26 ,\ingressLoop[0].ingressFifo_n_27 ,\ingressLoop[0].ingressFifo_n_28 ,\ingressLoop[0].ingressFifo_n_29 ,\ingressLoop[0].ingressFifo_n_30 ,\ingressLoop[0].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg ({\toBft[3]_63 ,\ingressLoop[1].ingressFifo_n_16 ,\ingressLoop[1].ingressFifo_n_17 ,\ingressLoop[1].ingressFifo_n_18 ,\ingressLoop[1].ingressFifo_n_19 ,\ingressLoop[1].ingressFifo_n_20 ,\ingressLoop[1].ingressFifo_n_21 ,\ingressLoop[1].ingressFifo_n_22 ,\ingressLoop[1].ingressFifo_n_23 ,\ingressLoop[1].ingressFifo_n_24 ,\ingressLoop[1].ingressFifo_n_25 ,\ingressLoop[1].ingressFifo_n_26 ,\ingressLoop[1].ingressFifo_n_27 ,\ingressLoop[1].ingressFifo_n_28 ,\ingressLoop[1].ingressFifo_n_29 ,\ingressLoop[1].ingressFifo_n_30 ,\ingressLoop[1].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 ({\toBft[5]_64 ,\ingressLoop[2].ingressFifo_n_16 ,\ingressLoop[2].ingressFifo_n_17 ,\ingressLoop[2].ingressFifo_n_18 ,\ingressLoop[2].ingressFifo_n_19 ,\ingressLoop[2].ingressFifo_n_20 ,\ingressLoop[2].ingressFifo_n_21 ,\ingressLoop[2].ingressFifo_n_22 ,\ingressLoop[2].ingressFifo_n_23 ,\ingressLoop[2].ingressFifo_n_24 ,\ingressLoop[2].ingressFifo_n_25 ,\ingressLoop[2].ingressFifo_n_26 ,\ingressLoop[2].ingressFifo_n_27 ,\ingressLoop[2].ingressFifo_n_28 ,\ingressLoop[2].ingressFifo_n_29 ,\ingressLoop[2].ingressFifo_n_30 ,\ingressLoop[2].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_1 ({\toBft[7]_65 ,\ingressLoop[3].ingressFifo_n_16 ,\ingressLoop[3].ingressFifo_n_17 ,\ingressLoop[3].ingressFifo_n_18 ,\ingressLoop[3].ingressFifo_n_19 ,\ingressLoop[3].ingressFifo_n_20 ,\ingressLoop[3].ingressFifo_n_21 ,\ingressLoop[3].ingressFifo_n_22 ,\ingressLoop[3].ingressFifo_n_23 ,\ingressLoop[3].ingressFifo_n_24 ,\ingressLoop[3].ingressFifo_n_25 ,\ingressLoop[3].ingressFifo_n_26 ,\ingressLoop[3].ingressFifo_n_27 ,\ingressLoop[3].ingressFifo_n_28 ,\ingressLoop[3].ingressFifo_n_29 ,\ingressLoop[3].ingressFifo_n_30 ,\ingressLoop[3].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_2 ({\toBft[9]_66 ,\ingressLoop[4].ingressFifo_n_16 ,\ingressLoop[4].ingressFifo_n_17 ,\ingressLoop[4].ingressFifo_n_18 ,\ingressLoop[4].ingressFifo_n_19 ,\ingressLoop[4].ingressFifo_n_20 ,\ingressLoop[4].ingressFifo_n_21 ,\ingressLoop[4].ingressFifo_n_22 ,\ingressLoop[4].ingressFifo_n_23 ,\ingressLoop[4].ingressFifo_n_24 ,\ingressLoop[4].ingressFifo_n_25 ,\ingressLoop[4].ingressFifo_n_26 ,\ingressLoop[4].ingressFifo_n_27 ,\ingressLoop[4].ingressFifo_n_28 ,\ingressLoop[4].ingressFifo_n_29 ,\ingressLoop[4].ingressFifo_n_30 ,\ingressLoop[4].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_3 ({\toBft[11]_67 ,\ingressLoop[5].ingressFifo_n_16 ,\ingressLoop[5].ingressFifo_n_17 ,\ingressLoop[5].ingressFifo_n_18 ,\ingressLoop[5].ingressFifo_n_19 ,\ingressLoop[5].ingressFifo_n_20 ,\ingressLoop[5].ingressFifo_n_21 ,\ingressLoop[5].ingressFifo_n_22 ,\ingressLoop[5].ingressFifo_n_23 ,\ingressLoop[5].ingressFifo_n_24 ,\ingressLoop[5].ingressFifo_n_25 ,\ingressLoop[5].ingressFifo_n_26 ,\ingressLoop[5].ingressFifo_n_27 ,\ingressLoop[5].ingressFifo_n_28 ,\ingressLoop[5].ingressFifo_n_29 ,\ingressLoop[5].ingressFifo_n_30 ,\ingressLoop[5].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_4 ({\toBft[13]_68 ,\ingressLoop[6].ingressFifo_n_16 ,\ingressLoop[6].ingressFifo_n_17 ,\ingressLoop[6].ingressFifo_n_18 ,\ingressLoop[6].ingressFifo_n_19 ,\ingressLoop[6].ingressFifo_n_20 ,\ingressLoop[6].ingressFifo_n_21 ,\ingressLoop[6].ingressFifo_n_22 ,\ingressLoop[6].ingressFifo_n_23 ,\ingressLoop[6].ingressFifo_n_24 ,\ingressLoop[6].ingressFifo_n_25 ,\ingressLoop[6].ingressFifo_n_26 ,\ingressLoop[6].ingressFifo_n_27 ,\ingressLoop[6].ingressFifo_n_28 ,\ingressLoop[6].ingressFifo_n_29 ,\ingressLoop[6].ingressFifo_n_30 ,\ingressLoop[6].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_5 ({\toBft[15]_69 ,\ingressLoop[7].ingressFifo_n_16 ,\ingressLoop[7].ingressFifo_n_17 ,\ingressLoop[7].ingressFifo_n_18 ,\ingressLoop[7].ingressFifo_n_19 ,\ingressLoop[7].ingressFifo_n_20 ,\ingressLoop[7].ingressFifo_n_21 ,\ingressLoop[7].ingressFifo_n_22 ,\ingressLoop[7].ingressFifo_n_23 ,\ingressLoop[7].ingressFifo_n_24 ,\ingressLoop[7].ingressFifo_n_25 ,\ingressLoop[7].ingressFifo_n_26 ,\ingressLoop[7].ingressFifo_n_27 ,\ingressLoop[7].ingressFifo_n_28 ,\ingressLoop[7].ingressFifo_n_29 ,\ingressLoop[7].ingressFifo_n_30 ,\ingressLoop[7].ingressFifo_n_31 }),
        .\xOut[0] (\rnd1_2[0]_0 ),
        .\xOut[10] (\rnd1_2[10]_10 ),
        .\xOut[11] (\rnd1_2[11]_11 ),
        .\xOut[12] (\rnd1_2[12]_12 ),
        .\xOut[13] (\rnd1_2[13]_13 ),
        .\xOut[14] (\rnd1_2[14]_14 ),
        .\xOut[15] (\rnd1_2[15]_15 ),
        .\xOut[1] (\rnd1_2[1]_1 ),
        .\xOut[2] (\rnd1_2[2]_2 ),
        .\xOut[3] (\rnd1_2[3]_3 ),
        .\xOut[4] (\rnd1_2[4]_4 ),
        .\xOut[5] (\rnd1_2[5]_5 ),
        .\xOut[6] (\rnd1_2[6]_6 ),
        .\xOut[7] (\rnd1_2[7]_7 ),
        .\xOut[8] (\rnd1_2[8]_8 ),
        .\xOut[9] (\rnd1_2[9]_9 ));
  zynq_bd_round_2 arnd2
       (.bftClk(bftClk),
        .xOutReg_reg(\rnd1_2[6]_6 ),
        .xOutReg_reg_0(\rnd1_2[10]_10 ),
        .xOutReg_reg_1(\rnd1_2[14]_14 ),
        .xOutStepReg_reg(\rnd2_3[0]_16 ),
        .xOutStepReg_reg_0(\rnd2_3[1]_18 ),
        .xOutStepReg_reg_1(\rnd2_3[4]_20 ),
        .xOutStepReg_reg_10(\rnd1_2[15]_15 ),
        .xOutStepReg_reg_2(\rnd2_3[5]_22 ),
        .xOutStepReg_reg_3(\rnd2_3[8]_24 ),
        .xOutStepReg_reg_4(\rnd2_3[9]_26 ),
        .xOutStepReg_reg_5(\rnd2_3[12]_28 ),
        .xOutStepReg_reg_6(\rnd2_3[13]_30 ),
        .xOutStepReg_reg_7(\rnd1_2[3]_3 ),
        .xOutStepReg_reg_8(\rnd1_2[7]_7 ),
        .xOutStepReg_reg_9(\rnd1_2[11]_11 ),
        .\xOut[0] (\rnd1_2[0]_0 ),
        .\xOut[10] (\rnd2_3[10]_25 ),
        .\xOut[11] (\rnd2_3[11]_27 ),
        .\xOut[12] (\rnd1_2[12]_12 ),
        .\xOut[13] (\rnd1_2[13]_13 ),
        .\xOut[14] (\rnd2_3[14]_29 ),
        .\xOut[15] (\rnd2_3[15]_31 ),
        .\xOut[1] (\rnd1_2[1]_1 ),
        .\xOut[2] (\rnd2_3[2]_17 ),
        .\xOut[3] (\rnd2_3[3]_19 ),
        .\xOut[4] (\rnd1_2[4]_4 ),
        .\xOut[5] (\rnd1_2[5]_5 ),
        .\xOut[6] (\rnd2_3[6]_21 ),
        .\xOut[7] (\rnd2_3[7]_23 ),
        .\xOut[8] (\rnd1_2[8]_8 ),
        .\xOut[9] (\rnd1_2[9]_9 ),
        .xStep(\rnd1_2[2]_2 ));
  zynq_bd_round_3 arnd3
       (.bftClk(bftClk),
        .xOutReg_reg(\rnd2_3[0]_16 ),
        .xOutReg_reg_0(\rnd2_3[12]_28 ),
        .xOutReg_reg_1(\rnd2_3[8]_24 ),
        .xOutReg_reg_2(\rnd2_3[5]_22 ),
        .xOutReg_reg_3(\rnd2_3[1]_18 ),
        .xOutReg_reg_4(\rnd2_3[13]_30 ),
        .xOutReg_reg_5(\rnd2_3[9]_26 ),
        .xOutStepReg_reg(\rnd3_4[2]_40 ),
        .xOutStepReg_reg_0(\rnd3_4[10]_42 ),
        .xOutStepReg_reg_1(\rnd3_4[3]_44 ),
        .xOutStepReg_reg_2(\rnd3_4[11]_46 ),
        .xOutStepReg_reg_3(\rnd2_3[6]_21 ),
        .xOutStepReg_reg_4(\rnd2_3[14]_29 ),
        .xOutStepReg_reg_5(\rnd2_3[7]_23 ),
        .xOutStepReg_reg_6(\rnd2_3[15]_31 ),
        .\xOut[0] (\rnd3_4[0]_32 ),
        .\xOut[10] (\rnd2_3[10]_25 ),
        .\xOut[11] (\rnd2_3[11]_27 ),
        .\xOut[12] (\rnd3_4[12]_35 ),
        .\xOut[13] (\rnd3_4[13]_39 ),
        .\xOut[14] (\rnd3_4[14]_43 ),
        .\xOut[15] (\rnd3_4[15]_47 ),
        .\xOut[1] (\rnd3_4[1]_36 ),
        .\xOut[2] (\rnd2_3[2]_17 ),
        .\xOut[3] (\rnd2_3[3]_19 ),
        .\xOut[4] (\rnd3_4[4]_33 ),
        .\xOut[5] (\rnd3_4[5]_37 ),
        .\xOut[6] (\rnd3_4[6]_41 ),
        .\xOut[7] (\rnd3_4[7]_45 ),
        .\xOut[8] (\rnd3_4[8]_34 ),
        .\xOut[9] (\rnd3_4[9]_38 ),
        .xStep(\rnd2_3[4]_20 ));
  zynq_bd_round_4 arnd4
       (.bftClk(bftClk),
        .din({\fromBft[1]_50 ,\fromBft[0]_48 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg ({\fromBft[9]_51 ,\fromBft[8]_49 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 ({\fromBft[3]_54 ,\fromBft[2]_52 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_1 ({\fromBft[11]_55 ,\fromBft[10]_53 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_2 ({\fromBft[5]_58 ,\fromBft[4]_56 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_3 ({\fromBft[13]_59 ,\fromBft[12]_57 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_4 ({\fromBft[7]_61 ,\fromBft[6]_60 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_5 (din),
        .xOutReg_reg(\rnd3_4[9]_38 ),
        .xOutReg_reg_0(\rnd3_4[10]_42 ),
        .xOutReg_reg_1(\rnd3_4[2]_40 ),
        .xOutReg_reg_2(\rnd3_4[11]_46 ),
        .xOutReg_reg_3(\rnd3_4[3]_44 ),
        .xOutStepReg_reg(\rnd3_4[12]_35 ),
        .xOutStepReg_reg_0(\rnd3_4[13]_39 ),
        .xOutStepReg_reg_1(\rnd3_4[14]_43 ),
        .xOutStepReg_reg_2(\rnd3_4[15]_47 ),
        .\xOut[0] (\rnd3_4[0]_32 ),
        .\xOut[1] (\rnd3_4[1]_36 ),
        .\xOut[4] (\rnd3_4[4]_33 ),
        .\xOut[5] (\rnd3_4[5]_37 ),
        .\xOut[6] (\rnd3_4[6]_41 ),
        .\xOut[7] (\rnd3_4[7]_45 ),
        .xStep(\rnd3_4[8]_34 ));
  FDRE demuxState_reg
       (.C(wbClk),
        .CE(1'b1),
        .D(\egressLoop[7].egressFifo_n_3 ),
        .Q(demuxState_reg_n_0),
        .R(reset));
  zynq_bd_FifoBuffer \egressLoop[0].egressFifo 
       (.Q(validForEgressFifo),
        .bftClk(bftClk),
        .din({\fromBft[1]_50 ,\fromBft[0]_48 }),
        .\fifoSelect_reg[0] (\fifoSelect_reg_n_0_[0] ),
        .\fifoSelect_reg[2] ({\fifoSelect_reg_n_0_[2] ,\fifoSelect_reg_n_0_[1] }),
        .fifo_out(dout30_out),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (dout33_out),
        .out(full),
        .reset(reset),
        .wbClk(wbClk),
        .\wbOutputData_reg[0] (\egressLoop[0].egressFifo_n_1 ),
        .\wbOutputData_reg[10] (\egressLoop[0].egressFifo_n_11 ),
        .\wbOutputData_reg[11] (\egressLoop[0].egressFifo_n_12 ),
        .\wbOutputData_reg[12] (\egressLoop[0].egressFifo_n_13 ),
        .\wbOutputData_reg[13] (\egressLoop[0].egressFifo_n_14 ),
        .\wbOutputData_reg[14] (\egressLoop[0].egressFifo_n_15 ),
        .\wbOutputData_reg[15] (\egressLoop[0].egressFifo_n_16 ),
        .\wbOutputData_reg[16] (\egressLoop[0].egressFifo_n_17 ),
        .\wbOutputData_reg[17] (\egressLoop[0].egressFifo_n_18 ),
        .\wbOutputData_reg[18] (\egressLoop[0].egressFifo_n_19 ),
        .\wbOutputData_reg[19] (\egressLoop[0].egressFifo_n_20 ),
        .\wbOutputData_reg[1] (\egressLoop[0].egressFifo_n_2 ),
        .\wbOutputData_reg[20] (\egressLoop[0].egressFifo_n_21 ),
        .\wbOutputData_reg[21] (\egressLoop[0].egressFifo_n_22 ),
        .\wbOutputData_reg[22] (\egressLoop[0].egressFifo_n_23 ),
        .\wbOutputData_reg[23] (\egressLoop[0].egressFifo_n_24 ),
        .\wbOutputData_reg[24] (\egressLoop[0].egressFifo_n_25 ),
        .\wbOutputData_reg[25] (\egressLoop[0].egressFifo_n_26 ),
        .\wbOutputData_reg[26] (\egressLoop[0].egressFifo_n_27 ),
        .\wbOutputData_reg[27] (\egressLoop[0].egressFifo_n_28 ),
        .\wbOutputData_reg[28] (\egressLoop[0].egressFifo_n_29 ),
        .\wbOutputData_reg[29] (\egressLoop[0].egressFifo_n_30 ),
        .\wbOutputData_reg[2] (\egressLoop[0].egressFifo_n_3 ),
        .\wbOutputData_reg[30] (\egressLoop[0].egressFifo_n_31 ),
        .\wbOutputData_reg[31] (\egressLoop[0].egressFifo_n_32 ),
        .\wbOutputData_reg[3] (\egressLoop[0].egressFifo_n_4 ),
        .\wbOutputData_reg[4] (\egressLoop[0].egressFifo_n_5 ),
        .\wbOutputData_reg[5] (\egressLoop[0].egressFifo_n_6 ),
        .\wbOutputData_reg[6] (\egressLoop[0].egressFifo_n_7 ),
        .\wbOutputData_reg[7] (\egressLoop[0].egressFifo_n_8 ),
        .\wbOutputData_reg[8] (\egressLoop[0].egressFifo_n_9 ),
        .\wbOutputData_reg[9] (\egressLoop[0].egressFifo_n_10 ));
  zynq_bd_FifoBuffer_0 \egressLoop[1].egressFifo 
       (.Q(\fifoSelect_reg_n_0_[1] ),
        .bftClk(bftClk),
        .din({\fromBft[3]_54 ,\fromBft[2]_52 }),
        .error_reg(\egressLoop[1].egressFifo_n_0 ),
        .fifo_out(dout33_out),
        .\infer_fifo.full_reg_reg (egressFifoFull_7),
        .\infer_fifo.full_reg_reg_0 (full),
        .out(full28_out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (validForEgressFifo),
        .wbClk(wbClk));
  zynq_bd_FifoBuffer_1 \egressLoop[2].egressFifo 
       (.Q(\fifoSelect_reg_n_0_[2] ),
        .bftClk(bftClk),
        .din({\fromBft[5]_58 ,\fromBft[4]_56 }),
        .fifo_out(dout30_out),
        .out(full28_out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (validForEgressFifo),
        .wbClk(wbClk));
  zynq_bd_FifoBuffer_2 \egressLoop[3].egressFifo 
       (.D({\egressLoop[3].egressFifo_n_1 ,\egressLoop[3].egressFifo_n_2 ,\egressLoop[3].egressFifo_n_3 ,\egressLoop[3].egressFifo_n_4 ,\egressLoop[3].egressFifo_n_5 ,\egressLoop[3].egressFifo_n_6 ,\egressLoop[3].egressFifo_n_7 ,\egressLoop[3].egressFifo_n_8 ,\egressLoop[3].egressFifo_n_9 ,\egressLoop[3].egressFifo_n_10 ,\egressLoop[3].egressFifo_n_11 ,\egressLoop[3].egressFifo_n_12 ,\egressLoop[3].egressFifo_n_13 ,\egressLoop[3].egressFifo_n_14 ,\egressLoop[3].egressFifo_n_15 ,\egressLoop[3].egressFifo_n_16 ,\egressLoop[3].egressFifo_n_17 ,\egressLoop[3].egressFifo_n_18 ,\egressLoop[3].egressFifo_n_19 ,\egressLoop[3].egressFifo_n_20 ,\egressLoop[3].egressFifo_n_21 ,\egressLoop[3].egressFifo_n_22 ,\egressLoop[3].egressFifo_n_23 ,\egressLoop[3].egressFifo_n_24 ,\egressLoop[3].egressFifo_n_25 ,\egressLoop[3].egressFifo_n_26 ,\egressLoop[3].egressFifo_n_27 ,\egressLoop[3].egressFifo_n_28 ,\egressLoop[3].egressFifo_n_29 ,\egressLoop[3].egressFifo_n_30 ,\egressLoop[3].egressFifo_n_31 ,\egressLoop[3].egressFifo_n_32 }),
        .Q({rd_en,\fifoSelect_reg_n_0_[6] ,\fifoSelect_reg_n_0_[5] ,\fifoSelect_reg_n_0_[4] ,\fifoSelect_reg_n_0_[3] }),
        .bftClk(bftClk),
        .din({\fromBft[7]_61 ,\fromBft[6]_60 }),
        .fifo_out(\demux[7]_71 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\egressLoop[0].egressFifo_n_1 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (dout18_out),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_1 (dout21_out),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_10 (\egressLoop[0].egressFifo_n_9 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_11 (\egressLoop[0].egressFifo_n_10 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_12 (\egressLoop[0].egressFifo_n_11 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_13 (\egressLoop[0].egressFifo_n_12 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_14 (\egressLoop[0].egressFifo_n_13 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_15 (\egressLoop[0].egressFifo_n_14 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_16 (\egressLoop[0].egressFifo_n_15 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_17 (\egressLoop[0].egressFifo_n_16 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_18 (\egressLoop[0].egressFifo_n_17 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_19 (\egressLoop[0].egressFifo_n_18 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_2 (dout24_out),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_20 (\egressLoop[0].egressFifo_n_19 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_21 (\egressLoop[0].egressFifo_n_20 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_22 (\egressLoop[0].egressFifo_n_21 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_23 (\egressLoop[0].egressFifo_n_22 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_24 (\egressLoop[0].egressFifo_n_23 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_25 (\egressLoop[0].egressFifo_n_24 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_26 (\egressLoop[0].egressFifo_n_25 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_27 (\egressLoop[0].egressFifo_n_26 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_28 (\egressLoop[0].egressFifo_n_27 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_29 (\egressLoop[0].egressFifo_n_28 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_3 (\egressLoop[0].egressFifo_n_2 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_30 (\egressLoop[0].egressFifo_n_29 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_31 (\egressLoop[0].egressFifo_n_30 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_32 (\egressLoop[0].egressFifo_n_31 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_33 (\egressLoop[0].egressFifo_n_32 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_4 (\egressLoop[0].egressFifo_n_3 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_5 (\egressLoop[0].egressFifo_n_4 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_6 (\egressLoop[0].egressFifo_n_5 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_7 (\egressLoop[0].egressFifo_n_6 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_8 (\egressLoop[0].egressFifo_n_7 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_9 (\egressLoop[0].egressFifo_n_8 ),
        .out(full25_out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (validForEgressFifo),
        .wbClk(wbClk));
  zynq_bd_FifoBuffer_3 \egressLoop[4].egressFifo 
       (.Q(\fifoSelect_reg_n_0_[4] ),
        .bftClk(bftClk),
        .din({\fromBft[9]_51 ,\fromBft[8]_49 }),
        .error_reg(\egressLoop[4].egressFifo_n_0 ),
        .fifo_out(dout24_out),
        .\infer_fifo.full_reg_reg (full19_out),
        .\infer_fifo.full_reg_reg_0 (full16_out),
        .\infer_fifo.full_reg_reg_1 (\egressLoop[1].egressFifo_n_0 ),
        .out(full25_out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (validForEgressFifo),
        .wbClk(wbClk));
  zynq_bd_FifoBuffer_4 \egressLoop[5].egressFifo 
       (.Q(\fifoSelect_reg_n_0_[5] ),
        .bftClk(bftClk),
        .din({\fromBft[11]_55 ,\fromBft[10]_53 }),
        .fifo_out(dout21_out),
        .out(full19_out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (validForEgressFifo),
        .wbClk(wbClk));
  zynq_bd_FifoBuffer_5 \egressLoop[6].egressFifo 
       (.Q(\fifoSelect_reg_n_0_[6] ),
        .bftClk(bftClk),
        .din({\fromBft[13]_59 ,\fromBft[12]_57 }),
        .fifo_out(dout18_out),
        .out(full16_out),
        .reset(reset),
        .\validForEgressFifo_reg[9] (validForEgressFifo),
        .wbClk(wbClk));
  zynq_bd_FifoBuffer_6 \egressLoop[7].egressFifo 
       (.Q(rd_en),
        .SR(\egressLoop[7].egressFifo_n_2 ),
        .bftClk(bftClk),
        .demuxState_reg(\egressLoop[7].egressFifo_n_3 ),
        .demuxState_reg_0(demuxState_reg_n_0),
        .din(din),
        .fifo_out(\demux[7]_71 ),
        .out(egressFifoFull_7),
        .reset(reset),
        .\validForEgressFifo_reg[9] (validForEgressFifo),
        .wbClk(wbClk),
        .wbDataForOutput_reg(\egressLoop[7].egressFifo_n_1 ),
        .wbWriteOut(wbWriteOut));
  FDRE error_reg
       (.C(wbClk),
        .CE(1'b1),
        .D(\egressLoop[4].egressFifo_n_0 ),
        .Q(error),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \fifoSelect[0]_i_1 
       (.I0(rd_en),
        .I1(demuxState_reg_n_0),
        .I2(wbWriteOut),
        .I3(\fifoSelect_reg_n_0_[0] ),
        .O(\fifoSelect[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \fifoSelect[7]_i_1 
       (.I0(reset),
        .I1(wbWriteOut),
        .I2(demuxState_reg_n_0),
        .O(fifoSelect));
  FDRE \fifoSelect_reg[0] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\fifoSelect[0]_i_1_n_0 ),
        .Q(\fifoSelect_reg_n_0_[0] ),
        .R(reset));
  FDRE \fifoSelect_reg[1] 
       (.C(wbClk),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[0] ),
        .Q(\fifoSelect_reg_n_0_[1] ),
        .R(fifoSelect));
  FDRE \fifoSelect_reg[2] 
       (.C(wbClk),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[1] ),
        .Q(\fifoSelect_reg_n_0_[2] ),
        .R(fifoSelect));
  FDRE \fifoSelect_reg[3] 
       (.C(wbClk),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[2] ),
        .Q(\fifoSelect_reg_n_0_[3] ),
        .R(fifoSelect));
  FDRE \fifoSelect_reg[4] 
       (.C(wbClk),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[3] ),
        .Q(\fifoSelect_reg_n_0_[4] ),
        .R(fifoSelect));
  FDRE \fifoSelect_reg[5] 
       (.C(wbClk),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[4] ),
        .Q(\fifoSelect_reg_n_0_[5] ),
        .R(fifoSelect));
  FDRE \fifoSelect_reg[6] 
       (.C(wbClk),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[5] ),
        .Q(\fifoSelect_reg_n_0_[6] ),
        .R(fifoSelect));
  FDRE \fifoSelect_reg[7] 
       (.C(wbClk),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[6] ),
        .Q(rd_en),
        .R(fifoSelect));
  LUT4 #(
    .INIT(16'h8000)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0__0 
       (.I0(loadState[2]),
        .I1(loadState[0]),
        .I2(wbDataForInputReg),
        .I3(loadState[1]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0__0_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11 
       (.I0(loadState[2]),
        .I1(loadState[1]),
        .I2(loadState[0]),
        .I3(wbDataForInputReg),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1__0 
       (.I0(loadState[2]),
        .I1(wbDataForInputReg),
        .I2(loadState[0]),
        .I3(loadState[1]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2__0 
       (.I0(loadState[2]),
        .I1(loadState[1]),
        .I2(wbDataForInputReg),
        .I3(loadState[0]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2__0_n_0 ));
  FDRE ingressFifoWrEn_reg
       (.C(wbClk),
        .CE(1'b1),
        .D(\validForEgressFifo[0]_i_1_n_0 ),
        .Q(ingressFifoWrEn),
        .R(1'b0));
  zynq_bd_FifoBuffer_7 \ingressLoop[0].ingressFifo 
       (.bftClk(bftClk),
        .fifo_out({\toBft[1]_62 ,\ingressLoop[0].ingressFifo_n_16 ,\ingressLoop[0].ingressFifo_n_17 ,\ingressLoop[0].ingressFifo_n_18 ,\ingressLoop[0].ingressFifo_n_19 ,\ingressLoop[0].ingressFifo_n_20 ,\ingressLoop[0].ingressFifo_n_21 ,\ingressLoop[0].ingressFifo_n_22 ,\ingressLoop[0].ingressFifo_n_23 ,\ingressLoop[0].ingressFifo_n_24 ,\ingressLoop[0].ingressFifo_n_25 ,\ingressLoop[0].ingressFifo_n_26 ,\ingressLoop[0].ingressFifo_n_27 ,\ingressLoop[0].ingressFifo_n_28 ,\ingressLoop[0].ingressFifo_n_29 ,\ingressLoop[0].ingressFifo_n_30 ,\ingressLoop[0].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(loadState),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
  zynq_bd_FifoBuffer_8 \ingressLoop[1].ingressFifo 
       (.bftClk(bftClk),
        .fifo_out({\toBft[3]_63 ,\ingressLoop[1].ingressFifo_n_16 ,\ingressLoop[1].ingressFifo_n_17 ,\ingressLoop[1].ingressFifo_n_18 ,\ingressLoop[1].ingressFifo_n_19 ,\ingressLoop[1].ingressFifo_n_20 ,\ingressLoop[1].ingressFifo_n_21 ,\ingressLoop[1].ingressFifo_n_22 ,\ingressLoop[1].ingressFifo_n_23 ,\ingressLoop[1].ingressFifo_n_24 ,\ingressLoop[1].ingressFifo_n_25 ,\ingressLoop[1].ingressFifo_n_26 ,\ingressLoop[1].ingressFifo_n_27 ,\ingressLoop[1].ingressFifo_n_28 ,\ingressLoop[1].ingressFifo_n_29 ,\ingressLoop[1].ingressFifo_n_30 ,\ingressLoop[1].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(loadState),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
  zynq_bd_FifoBuffer_9 \ingressLoop[2].ingressFifo 
       (.bftClk(bftClk),
        .fifo_out({\toBft[5]_64 ,\ingressLoop[2].ingressFifo_n_16 ,\ingressLoop[2].ingressFifo_n_17 ,\ingressLoop[2].ingressFifo_n_18 ,\ingressLoop[2].ingressFifo_n_19 ,\ingressLoop[2].ingressFifo_n_20 ,\ingressLoop[2].ingressFifo_n_21 ,\ingressLoop[2].ingressFifo_n_22 ,\ingressLoop[2].ingressFifo_n_23 ,\ingressLoop[2].ingressFifo_n_24 ,\ingressLoop[2].ingressFifo_n_25 ,\ingressLoop[2].ingressFifo_n_26 ,\ingressLoop[2].ingressFifo_n_27 ,\ingressLoop[2].ingressFifo_n_28 ,\ingressLoop[2].ingressFifo_n_29 ,\ingressLoop[2].ingressFifo_n_30 ,\ingressLoop[2].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(loadState),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
  zynq_bd_FifoBuffer_10 \ingressLoop[3].ingressFifo 
       (.bftClk(bftClk),
        .fifo_out({\toBft[7]_65 ,\ingressLoop[3].ingressFifo_n_16 ,\ingressLoop[3].ingressFifo_n_17 ,\ingressLoop[3].ingressFifo_n_18 ,\ingressLoop[3].ingressFifo_n_19 ,\ingressLoop[3].ingressFifo_n_20 ,\ingressLoop[3].ingressFifo_n_21 ,\ingressLoop[3].ingressFifo_n_22 ,\ingressLoop[3].ingressFifo_n_23 ,\ingressLoop[3].ingressFifo_n_24 ,\ingressLoop[3].ingressFifo_n_25 ,\ingressLoop[3].ingressFifo_n_26 ,\ingressLoop[3].ingressFifo_n_27 ,\ingressLoop[3].ingressFifo_n_28 ,\ingressLoop[3].ingressFifo_n_29 ,\ingressLoop[3].ingressFifo_n_30 ,\ingressLoop[3].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(loadState),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
  zynq_bd_FifoBuffer_11 \ingressLoop[4].ingressFifo 
       (.bftClk(bftClk),
        .fifo_out({\toBft[9]_66 ,\ingressLoop[4].ingressFifo_n_16 ,\ingressLoop[4].ingressFifo_n_17 ,\ingressLoop[4].ingressFifo_n_18 ,\ingressLoop[4].ingressFifo_n_19 ,\ingressLoop[4].ingressFifo_n_20 ,\ingressLoop[4].ingressFifo_n_21 ,\ingressLoop[4].ingressFifo_n_22 ,\ingressLoop[4].ingressFifo_n_23 ,\ingressLoop[4].ingressFifo_n_24 ,\ingressLoop[4].ingressFifo_n_25 ,\ingressLoop[4].ingressFifo_n_26 ,\ingressLoop[4].ingressFifo_n_27 ,\ingressLoop[4].ingressFifo_n_28 ,\ingressLoop[4].ingressFifo_n_29 ,\ingressLoop[4].ingressFifo_n_30 ,\ingressLoop[4].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(loadState),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData),
        .wr_en(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2__0_n_0 ));
  zynq_bd_FifoBuffer_12 \ingressLoop[5].ingressFifo 
       (.bftClk(bftClk),
        .fifo_out({\toBft[11]_67 ,\ingressLoop[5].ingressFifo_n_16 ,\ingressLoop[5].ingressFifo_n_17 ,\ingressLoop[5].ingressFifo_n_18 ,\ingressLoop[5].ingressFifo_n_19 ,\ingressLoop[5].ingressFifo_n_20 ,\ingressLoop[5].ingressFifo_n_21 ,\ingressLoop[5].ingressFifo_n_22 ,\ingressLoop[5].ingressFifo_n_23 ,\ingressLoop[5].ingressFifo_n_24 ,\ingressLoop[5].ingressFifo_n_25 ,\ingressLoop[5].ingressFifo_n_26 ,\ingressLoop[5].ingressFifo_n_27 ,\ingressLoop[5].ingressFifo_n_28 ,\ingressLoop[5].ingressFifo_n_29 ,\ingressLoop[5].ingressFifo_n_30 ,\ingressLoop[5].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(loadState),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData),
        .wr_en(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11_n_0 ));
  zynq_bd_FifoBuffer_13 \ingressLoop[6].ingressFifo 
       (.bftClk(bftClk),
        .fifo_out({\toBft[13]_68 ,\ingressLoop[6].ingressFifo_n_16 ,\ingressLoop[6].ingressFifo_n_17 ,\ingressLoop[6].ingressFifo_n_18 ,\ingressLoop[6].ingressFifo_n_19 ,\ingressLoop[6].ingressFifo_n_20 ,\ingressLoop[6].ingressFifo_n_21 ,\ingressLoop[6].ingressFifo_n_22 ,\ingressLoop[6].ingressFifo_n_23 ,\ingressLoop[6].ingressFifo_n_24 ,\ingressLoop[6].ingressFifo_n_25 ,\ingressLoop[6].ingressFifo_n_26 ,\ingressLoop[6].ingressFifo_n_27 ,\ingressLoop[6].ingressFifo_n_28 ,\ingressLoop[6].ingressFifo_n_29 ,\ingressLoop[6].ingressFifo_n_30 ,\ingressLoop[6].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(loadState),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData),
        .wr_en(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1__0_n_0 ));
  zynq_bd_FifoBuffer_14 \ingressLoop[7].ingressFifo 
       (.bftClk(bftClk),
        .fifo_out({\toBft[15]_69 ,\ingressLoop[7].ingressFifo_n_16 ,\ingressLoop[7].ingressFifo_n_17 ,\ingressLoop[7].ingressFifo_n_18 ,\ingressLoop[7].ingressFifo_n_19 ,\ingressLoop[7].ingressFifo_n_20 ,\ingressLoop[7].ingressFifo_n_21 ,\ingressLoop[7].ingressFifo_n_22 ,\ingressLoop[7].ingressFifo_n_23 ,\ingressLoop[7].ingressFifo_n_24 ,\ingressLoop[7].ingressFifo_n_25 ,\ingressLoop[7].ingressFifo_n_26 ,\ingressLoop[7].ingressFifo_n_27 ,\ingressLoop[7].ingressFifo_n_28 ,\ingressLoop[7].ingressFifo_n_29 ,\ingressLoop[7].ingressFifo_n_30 ,\ingressLoop[7].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .out(loadState),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData),
        .wr_en(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \validForEgressFifo[0]_i_1 
       (.I0(wbDataForInput),
        .O(\validForEgressFifo[0]_i_1_n_0 ));
  FDRE \validForEgressFifo_reg[0] 
       (.C(bftClk),
        .CE(1'b1),
        .D(\validForEgressFifo[0]_i_1_n_0 ),
        .Q(validForEgressFifo__0[0]),
        .R(reset));
  FDRE \validForEgressFifo_reg[1] 
       (.C(bftClk),
        .CE(1'b1),
        .D(validForEgressFifo__0[0]),
        .Q(validForEgressFifo__0[1]),
        .R(reset));
  FDRE \validForEgressFifo_reg[2] 
       (.C(bftClk),
        .CE(1'b1),
        .D(validForEgressFifo__0[1]),
        .Q(validForEgressFifo__0[2]),
        .R(reset));
  FDRE \validForEgressFifo_reg[3] 
       (.C(bftClk),
        .CE(1'b1),
        .D(validForEgressFifo__0[2]),
        .Q(validForEgressFifo__0[3]),
        .R(reset));
  FDRE \validForEgressFifo_reg[4] 
       (.C(bftClk),
        .CE(1'b1),
        .D(validForEgressFifo__0[3]),
        .Q(validForEgressFifo__0[4]),
        .R(reset));
  FDRE \validForEgressFifo_reg[5] 
       (.C(bftClk),
        .CE(1'b1),
        .D(validForEgressFifo__0[4]),
        .Q(validForEgressFifo__0[5]),
        .R(reset));
  FDRE \validForEgressFifo_reg[6] 
       (.C(bftClk),
        .CE(1'b1),
        .D(validForEgressFifo__0[5]),
        .Q(validForEgressFifo__0[6]),
        .R(reset));
  FDRE \validForEgressFifo_reg[7] 
       (.C(bftClk),
        .CE(1'b1),
        .D(validForEgressFifo__0[6]),
        .Q(validForEgressFifo__0[7]),
        .R(reset));
  FDRE \validForEgressFifo_reg[8] 
       (.C(bftClk),
        .CE(1'b1),
        .D(validForEgressFifo__0[7]),
        .Q(validForEgressFifo__0[8]),
        .R(reset));
  FDRE \validForEgressFifo_reg[9] 
       (.C(bftClk),
        .CE(1'b1),
        .D(validForEgressFifo__0[8]),
        .Q(validForEgressFifo),
        .R(reset));
  FDRE wbDataForInputReg_reg
       (.C(wbClk),
        .CE(1'b1),
        .D(wbDataForInput),
        .Q(wbDataForInputReg),
        .R(reset));
  FDRE wbDataForOutput_reg
       (.C(wbClk),
        .CE(1'b1),
        .D(\egressLoop[7].egressFifo_n_1 ),
        .Q(wbDataForOutput),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000A0AAC)) 
    \wbOutputData[31]_i_2 
       (.I0(\wbOutputData[31]_i_4_n_0 ),
        .I1(\wbOutputData[31]_i_5_n_0 ),
        .I2(\fifoSelect_reg_n_0_[2] ),
        .I3(\fifoSelect_reg_n_0_[0] ),
        .I4(\fifoSelect_reg_n_0_[1] ),
        .O(\wbOutputData[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \wbOutputData[31]_i_4 
       (.I0(\fifoSelect_reg_n_0_[4] ),
        .I1(rd_en),
        .I2(\fifoSelect_reg_n_0_[6] ),
        .I3(\fifoSelect_reg_n_0_[5] ),
        .I4(\fifoSelect_reg_n_0_[3] ),
        .O(\wbOutputData[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \wbOutputData[31]_i_5 
       (.I0(\fifoSelect_reg_n_0_[3] ),
        .I1(\fifoSelect_reg_n_0_[4] ),
        .I2(\fifoSelect_reg_n_0_[5] ),
        .I3(\fifoSelect_reg_n_0_[6] ),
        .I4(rd_en),
        .O(\wbOutputData[31]_i_5_n_0 ));
  FDRE \wbOutputData_reg[0] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_32 ),
        .Q(wbOutputData[0]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[10] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_22 ),
        .Q(wbOutputData[10]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[11] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_21 ),
        .Q(wbOutputData[11]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[12] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_20 ),
        .Q(wbOutputData[12]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[13] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_19 ),
        .Q(wbOutputData[13]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[14] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_18 ),
        .Q(wbOutputData[14]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[15] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_17 ),
        .Q(wbOutputData[15]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[16] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_16 ),
        .Q(wbOutputData[16]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[17] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_15 ),
        .Q(wbOutputData[17]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[18] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_14 ),
        .Q(wbOutputData[18]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[19] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_13 ),
        .Q(wbOutputData[19]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[1] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_31 ),
        .Q(wbOutputData[1]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[20] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_12 ),
        .Q(wbOutputData[20]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[21] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_11 ),
        .Q(wbOutputData[21]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[22] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_10 ),
        .Q(wbOutputData[22]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[23] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_9 ),
        .Q(wbOutputData[23]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[24] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_8 ),
        .Q(wbOutputData[24]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[25] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_7 ),
        .Q(wbOutputData[25]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[26] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_6 ),
        .Q(wbOutputData[26]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[27] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_5 ),
        .Q(wbOutputData[27]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[28] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_4 ),
        .Q(wbOutputData[28]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[29] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_3 ),
        .Q(wbOutputData[29]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[2] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_30 ),
        .Q(wbOutputData[2]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[30] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_2 ),
        .Q(wbOutputData[30]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[31] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_1 ),
        .Q(wbOutputData[31]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[3] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_29 ),
        .Q(wbOutputData[3]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[4] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_28 ),
        .Q(wbOutputData[4]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[5] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_27 ),
        .Q(wbOutputData[5]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[6] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_26 ),
        .Q(wbOutputData[6]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[7] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_25 ),
        .Q(wbOutputData[7]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[8] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_24 ),
        .Q(wbOutputData[8]),
        .R(\egressLoop[7].egressFifo_n_2 ));
  FDRE \wbOutputData_reg[9] 
       (.C(wbClk),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[3].egressFifo_n_23 ),
        .Q(wbOutputData[9]),
        .R(\egressLoop[7].egressFifo_n_2 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_bd_cdc_sync
   (scndry_vect_out,
    gpio_io_i,
    s_axi_aclk);
  output [3:0]scndry_vect_out;
  input [3:0]gpio_io_i;
  input s_axi_aclk;

  wire [3:0]gpio_io_i;
  wire s_axi_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire [3:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_bd_cdc_sync__parameterized0
   (lpf_exr_reg,
    scndry_out,
    lpf_exr,
    p_3_out,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output lpf_exr_reg;
  output scndry_out;
  input lpf_exr;
  input [2:0]p_3_out;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ;
  wire ext_reset_in;
  wire lpf_exr;
  wire lpf_exr_reg;
  wire mb_debug_sys_rst;
  wire [2:0]p_3_out;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 
       (.I0(mb_debug_sys_rst),
        .I1(ext_reset_in),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_3_out[0]),
        .I2(scndry_out),
        .I3(p_3_out[1]),
        .I4(p_3_out[2]),
        .O(lpf_exr_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_bd_cdc_sync__parameterized1
   (lpf_asr_reg,
    scndry_out,
    aux_reset_in,
    lpf_asr,
    asr_lpf,
    p_1_in,
    p_2_in,
    slowest_sync_clk);
  output lpf_asr_reg;
  output scndry_out;
  input aux_reset_in;
  input lpf_asr;
  input [0:0]asr_lpf;
  input p_1_in;
  input p_2_in;
  input slowest_sync_clk;

  wire asr_d1;
  wire [0:0]asr_lpf;
  wire aux_reset_in;
  wire lpf_asr;
  wire lpf_asr_reg;
  wire p_1_in;
  wire p_2_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(asr_d1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(aux_reset_in),
        .O(asr_d1));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(asr_lpf),
        .I2(scndry_out),
        .I3(p_1_in),
        .I4(p_2_in),
        .O(lpf_asr_reg));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform
   (din,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    bftClk,
    xStep,
    \xOut[0] );
  output [15:0]din;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  input bftClk;
  input [15:0]xStep;
  input [15:0]\xOut[0] ;

  wire bftClk;
  wire [15:0]din;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[0] ;
  wire [15:0]xStep;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(din[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(din[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(din[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(din[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(din[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(din[10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(din[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(din[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(din[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(din[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(din[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(din[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(din[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(din[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(din[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(din[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_30
   (din,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    bftClk,
    xOutReg_reg_0,
    \xOut[1] );
  output [15:0]din;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  input bftClk;
  input [15:0]xOutReg_reg_0;
  input [15:0]\xOut[1] ;

  wire bftClk;
  wire [15:0]din;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]xOutReg_reg_0;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[1] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(din[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(din[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(din[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(din[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(din[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(din[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(din[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(din[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(din[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(din[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(din[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(din[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(din[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(din[10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(din[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(din[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_31
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire bftClk;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_32
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire bftClk;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_33
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk,
    xOutStepReg_reg_0,
    \xOut[4] );
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]\xOut[4] ;

  wire bftClk;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[4] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_34
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk,
    xOutStepReg_reg_0,
    \xOut[5] );
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]\xOut[5] ;

  wire bftClk;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[5] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_35
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk,
    xOutStepReg_reg_0,
    \xOut[6] );
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]\xOut[6] ;

  wire bftClk;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[6] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_36
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk,
    xOutStepReg_reg_0,
    \xOut[7] );
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]\xOut[7] ;

  wire bftClk;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[7] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_37
   (\xOut[0] ,
    \xOut[4] ,
    bftClk,
    xStep,
    xOutReg_reg_0);
  output [15:0]\xOut[0] ;
  output [15:0]\xOut[4] ;
  input bftClk;
  input [15:0]xStep;
  input [15:0]xOutReg_reg_0;

  wire bftClk;
  wire [15:0]xOutReg_reg_0;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[4] ;
  wire [15:0]xStep;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[0] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[4] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[0] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[4] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[0] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[4] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[0] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[4] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[0] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[4] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[0] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[4] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[0] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[4] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[0] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[4] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[0] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[4] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[0] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[4] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[0] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[4] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[0] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[4] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[0] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[4] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[0] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[4] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[0] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[4] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[0] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[4] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_38
   (\xOut[8] ,
    \xOut[12] ,
    bftClk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]\xOut[8] ;
  output [15:0]\xOut[12] ;
  input bftClk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire bftClk;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[8] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[8] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[8] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[12] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[8] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[12] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[8] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[12] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[8] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[12] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[8] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[12] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[8] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[12] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[8] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[12] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[12] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[8] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[12] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[8] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[12] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[8] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[12] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[8] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[12] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[8] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[12] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[8] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[12] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[8] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[12] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[8] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[12] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_39
   (\xOut[1] ,
    \xOut[5] ,
    bftClk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]\xOut[1] ;
  output [15:0]\xOut[5] ;
  input bftClk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire bftClk;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[5] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[1] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[5] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[1] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[5] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[1] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[5] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[1] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[5] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[1] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[5] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[1] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[5] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[1] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[5] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[1] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[5] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[1] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[5] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[1] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[5] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[1] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[5] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[1] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[5] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[1] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[5] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[1] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[5] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[1] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[5] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[1] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[5] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_40
   (\xOut[9] ,
    \xOut[13] ,
    bftClk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]\xOut[9] ;
  output [15:0]\xOut[13] ;
  input bftClk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire bftClk;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[13] ;
  wire [15:0]\xOut[9] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[9] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[9] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[13] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[9] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[13] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[9] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[13] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[9] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[13] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[9] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[13] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[9] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[13] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[9] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[13] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[9] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[13] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[9] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[13] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[9] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[13] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[9] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[13] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[9] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[13] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_41
   (xOutStepReg_reg_0,
    \xOut[6] ,
    bftClk,
    xOutStepReg_reg_1,
    \xOut[2] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[6] ;
  input bftClk;
  input [15:0]xOutStepReg_reg_1;
  input [15:0]\xOut[2] ;

  wire bftClk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[2] ;
  wire [15:0]\xOut[6] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[6] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[6] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[6] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[6] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[6] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[6] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[6] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[6] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[6] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[6] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[6] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[6] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[6] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[6] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[6] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_42
   (xOutStepReg_reg_0,
    \xOut[14] ,
    bftClk,
    xOutStepReg_reg_1,
    \xOut[10] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[14] ;
  input bftClk;
  input [15:0]xOutStepReg_reg_1;
  input [15:0]\xOut[10] ;

  wire bftClk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[14] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[14] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[14] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[14] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[14] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[14] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[14] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[14] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[14] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[14] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[14] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[14] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[14] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[14] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[14] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[14] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[14] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_43
   (xOutStepReg_reg_0,
    \xOut[7] ,
    bftClk,
    xOutStepReg_reg_1,
    \xOut[3] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[7] ;
  input bftClk;
  input [15:0]xOutStepReg_reg_1;
  input [15:0]\xOut[3] ;

  wire bftClk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[3] ;
  wire [15:0]\xOut[7] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[7] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[7] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[7] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[7] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[7] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[7] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[7] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[7] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[7] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[7] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_44
   (xOutStepReg_reg_0,
    \xOut[15] ,
    bftClk,
    xOutStepReg_reg_1,
    \xOut[11] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [15:0]xOutStepReg_reg_1;
  input [15:0]\xOut[11] ;

  wire bftClk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[11] ;
  wire [15:0]\xOut[15] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[15] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[15] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[15] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[15] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[15] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[15] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[15] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[15] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[15] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_45
   (xOutStepReg_reg_0,
    \xOut[2] ,
    bftClk,
    xStep,
    \xOut[0] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[2] ;
  input bftClk;
  input [15:0]xStep;
  input [15:0]\xOut[0] ;

  wire bftClk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[2] ;
  wire [15:0]xStep;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[2] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[2] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[2] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[2] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[2] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[2] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[2] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[2] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[2] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[2] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[2] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[2] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[2] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[2] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[2] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_46
   (xOutStepReg_reg_0,
    \xOut[3] ,
    bftClk,
    xOutStepReg_reg_1,
    \xOut[1] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[3] ;
  input bftClk;
  input [15:0]xOutStepReg_reg_1;
  input [15:0]\xOut[1] ;

  wire bftClk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[3] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[3] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[3] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[3] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[3] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[3] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[3] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[3] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[3] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[3] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[3] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[3] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[3] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[3] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_47
   (xOutStepReg_reg_0,
    \xOut[6] ,
    bftClk,
    xOutReg_reg_0,
    \xOut[4] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[6] ;
  input bftClk;
  input [15:0]xOutReg_reg_0;
  input [15:0]\xOut[4] ;

  wire bftClk;
  wire [15:0]xOutReg_reg_0;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[6] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[6] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[6] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[6] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[6] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[6] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[6] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[6] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[6] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[6] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[6] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[6] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[6] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[6] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[6] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[6] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_48
   (xOutStepReg_reg_0,
    \xOut[7] ,
    bftClk,
    xOutStepReg_reg_1,
    \xOut[5] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[7] ;
  input bftClk;
  input [15:0]xOutStepReg_reg_1;
  input [15:0]\xOut[5] ;

  wire bftClk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[5] ;
  wire [15:0]\xOut[7] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[7] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[7] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[7] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[7] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[7] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[7] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[7] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[7] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[7] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_49
   (xOutStepReg_reg_0,
    \xOut[10] ,
    bftClk,
    xOutReg_reg_0,
    \xOut[8] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[10] ;
  input bftClk;
  input [15:0]xOutReg_reg_0;
  input [15:0]\xOut[8] ;

  wire bftClk;
  wire [15:0]xOutReg_reg_0;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[8] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[10] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[10] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[10] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[10] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[10] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[10] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[10] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[10] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[10] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[10] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[10] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[10] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[10] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[10] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[10] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[10] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_50
   (xOutStepReg_reg_0,
    \xOut[11] ,
    bftClk,
    xOutStepReg_reg_1,
    \xOut[9] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[11] ;
  input bftClk;
  input [15:0]xOutStepReg_reg_1;
  input [15:0]\xOut[9] ;

  wire bftClk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[11] ;
  wire [15:0]\xOut[9] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[11] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[11] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[11] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[11] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[11] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[11] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[11] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[11] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[11] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[11] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[11] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[11] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[11] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_51
   (xOutStepReg_reg_0,
    \xOut[14] ,
    bftClk,
    xOutReg_reg_0,
    \xOut[12] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[14] ;
  input bftClk;
  input [15:0]xOutReg_reg_0;
  input [15:0]\xOut[12] ;

  wire bftClk;
  wire [15:0]xOutReg_reg_0;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[14] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[14] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[14] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[14] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[14] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[14] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[14] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[14] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[14] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[14] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[14] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[14] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[14] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[14] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[14] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[14] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[14] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_52
   (xOutStepReg_reg_0,
    \xOut[15] ,
    bftClk,
    xOutStepReg_reg_1,
    \xOut[13] );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [15:0]xOutStepReg_reg_1;
  input [15:0]\xOut[13] ;

  wire bftClk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[13] ;
  wire [15:0]\xOut[15] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[15] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[15] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[15] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[15] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[15] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[15] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[15] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[15] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[15] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_53
   (\xOut[0] ,
    \xOut[1] ,
    bftClk,
    fifo_out);
  output [15:0]\xOut[0] ;
  output [15:0]\xOut[1] ;
  input bftClk;
  input [31:0]fifo_out;

  wire bftClk;
  wire [31:0]fifo_out;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[1] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({fifo_out[31],fifo_out[31],fifo_out[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[0] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[1] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[0] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[1] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[0] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[1] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[0] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[1] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[0] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[1] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[0] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[1] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[0] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[1] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[0] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[1] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[0] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[1] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[0] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[1] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[0] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[1] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[0] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[1] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[0] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[1] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[0] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[1] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[0] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[1] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[0] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[1] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({fifo_out[31],fifo_out[31],fifo_out[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_54
   (\xOut[2] ,
    \xOut[3] ,
    bftClk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]\xOut[2] ;
  output [15:0]\xOut[3] ;
  input bftClk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire bftClk;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[2] ;
  wire [15:0]\xOut[3] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[2] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[2] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[3] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[2] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[3] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[2] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[3] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[2] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[2] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[2] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[2] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[3] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[3] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[2] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[3] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[2] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[3] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[2] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[3] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[2] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[3] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[2] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[3] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[2] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[3] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[2] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[3] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[2] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[3] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_55
   (\xOut[4] ,
    \xOut[5] ,
    bftClk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]\xOut[4] ;
  output [15:0]\xOut[5] ;
  input bftClk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire bftClk;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[5] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[4] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[5] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[4] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[5] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[4] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[5] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[4] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[5] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[4] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[5] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[4] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[5] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[4] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[5] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[4] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[5] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[4] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[5] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[4] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[5] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[4] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[5] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[4] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[5] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[4] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[5] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[4] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[5] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[4] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[5] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[4] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[5] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_56
   (\xOut[6] ,
    \xOut[7] ,
    bftClk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]\xOut[6] ;
  output [15:0]\xOut[7] ;
  input bftClk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire bftClk;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[6] ;
  wire [15:0]\xOut[7] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[6] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[6] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[7] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[6] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[7] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[6] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[7] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[6] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[6] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[6] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[6] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[7] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[6] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[7] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[6] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[7] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[6] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[7] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[6] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[7] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[6] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[7] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[6] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[7] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[6] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[7] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[6] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[7] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_57
   (\xOut[8] ,
    \xOut[9] ,
    bftClk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]\xOut[8] ;
  output [15:0]\xOut[9] ;
  input bftClk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire bftClk;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[8] ;
  wire [15:0]\xOut[9] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[8] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[9] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[8] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[9] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[8] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[9] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[8] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[9] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[8] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[9] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[8] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[9] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[8] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[9] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[8] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[9] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[8] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[9] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[8] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[9] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[8] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[9] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[8] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[9] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[8] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[8] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[8] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[8] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[9] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_58
   (\xOut[10] ,
    \xOut[11] ,
    bftClk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]\xOut[10] ;
  output [15:0]\xOut[11] ;
  input bftClk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire bftClk;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[11] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[10] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[10] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[11] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[10] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[11] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[10] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[11] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[10] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[10] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[10] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[10] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[11] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[10] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[11] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[10] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[11] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[10] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[11] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[10] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[11] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[10] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[11] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[10] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[11] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[10] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[11] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[10] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[11] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_59
   (\xOut[12] ,
    \xOut[13] ,
    bftClk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]\xOut[12] ;
  output [15:0]\xOut[13] ;
  input bftClk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire bftClk;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[13] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[12] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[13] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[12] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[13] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[12] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[13] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[12] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[13] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[12] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[13] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[12] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[13] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[12] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[13] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[12] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[13] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[12] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[13] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[12] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[13] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[12] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[13] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[12] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[13] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[12] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[12] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[12] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[12] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[13] [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_60
   (\xOut[14] ,
    \xOut[15] ,
    bftClk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]\xOut[14] ;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire bftClk;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]\xOut[14] ;
  wire [15:0]\xOut[15] ;
  wire NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutReg_reg_PCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_xOutStepReg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_xOutStepReg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_xOutStepReg_reg_P_UNCONNECTED;
  wire [47:0]NLW_xOutStepReg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutReg_reg_P_UNCONNECTED[47:32],xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutReg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\xOut[14] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\xOut[14] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\xOut[15] [6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\xOut[14] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\xOut[15] [5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\xOut[14] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\xOut[15] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\xOut[14] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\xOut[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\xOut[14] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\xOut[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\xOut[14] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\xOut[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\xOut[14] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\xOut[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\xOut[15] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\xOut[14] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\xOut[15] [14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\xOut[14] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\xOut[15] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\xOut[14] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\xOut[15] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\xOut[14] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\xOut[15] [11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\xOut[14] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\xOut[15] [10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\xOut[14] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\xOut[15] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\xOut[14] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\xOut[15] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\xOut[14] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\xOut[15] [7]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_xOutStepReg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_xOutStepReg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_xOutStepReg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_xOutStepReg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_xOutStepReg_reg_P_UNCONNECTED[47:32],xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PATTERNBDETECT(NLW_xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_xOutStepReg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_xOutStepReg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_xOutStepReg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "full_axi" *) 
module zynq_bd_full_axi
   (\wrap_burst_total_reg[0] ,
    axi_rvalid_int_reg,
    \skid_buffer_reg[34] ,
    bram_addr_a,
    \bvalid_cnt_reg[2] ,
    s_axi_bid,
    bram_wrdata_a,
    s_axi_rid,
    s_axi_rdata,
    s_axi_awready,
    s_axi_arready,
    bram_we_a,
    bram_en_a,
    s_axi_wready,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_aclk,
    s_axi_awid,
    s_axi_rready,
    s_axi_awlen,
    s_axi_wlast,
    s_axi_bready,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_arid,
    bram_rddata_a,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awburst);
  output \wrap_burst_total_reg[0] ;
  output axi_rvalid_int_reg;
  output \skid_buffer_reg[34] ;
  output [9:0]bram_addr_a;
  output \bvalid_cnt_reg[2] ;
  output [11:0]s_axi_bid;
  output [31:0]bram_wrdata_a;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output s_axi_awready;
  output s_axi_arready;
  output [3:0]bram_we_a;
  output bram_en_a;
  output s_axi_wready;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input s_axi_rready;
  input [3:0]s_axi_awlen;
  input s_axi_wlast;
  input s_axi_bready;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [11:0]s_axi_arid;
  input [31:0]bram_rddata_a;
  input s_axi_arvalid;
  input [9:0]s_axi_araddr;
  input [9:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [1:0]s_axi_awburst;

  wire \ADDR_SNG_PORT.bram_addr_int[10]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[11]_i_8_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[4]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[5]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[6]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[7]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[8]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[9]_i_2_n_0 ;
  wire AR2Arb_Active_Clr;
  wire AW2Arb_Active_Clr;
  wire \GEN_ARB.I_SNG_PORT_n_16 ;
  wire \GEN_ARB.I_SNG_PORT_n_6 ;
  wire \GEN_ARB.I_SNG_PORT_n_8 ;
  wire \GEN_ARB.I_SNG_PORT_n_9 ;
  wire I_RD_CHNL_n_37;
  wire I_RD_CHNL_n_38;
  wire I_RD_CHNL_n_39;
  wire I_RD_CHNL_n_40;
  wire I_RD_CHNL_n_41;
  wire I_RD_CHNL_n_42;
  wire I_RD_CHNL_n_43;
  wire I_RD_CHNL_n_44;
  wire I_RD_CHNL_n_45;
  wire I_RD_CHNL_n_46;
  wire I_RD_CHNL_n_47;
  wire I_RD_CHNL_n_48;
  wire I_WR_CHNL_n_38;
  wire I_WR_CHNL_n_39;
  wire I_WR_CHNL_n_40;
  wire I_WR_CHNL_n_41;
  wire I_WR_CHNL_n_51;
  wire I_WR_CHNL_n_53;
  wire [9:1]WrChnl_BRAM_Addr_Ld;
  wire WrChnl_BRAM_Addr_Rst;
  wire ar_active_d1;
  wire ar_active_re;
  wire [1:0]arb_sm_cs;
  wire aw_active_d1;
  wire aw_active_re;
  wire axi_rd_burst_two;
  wire axi_rvalid_int_reg;
  wire [9:0]bram_addr_a;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire \bvalid_cnt_reg[2] ;
  wire curr_fixed_burst_reg;
  wire last_arb_won;
  wire p_0_out;
  wire p_1_out;
  wire [3:0]p_6_in;
  wire p_7_in;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire \skid_buffer_reg[34] ;
  wire [1:0]wr_data_sng_sm_cs;
  wire \wrap_burst_total_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ADDR_SNG_PORT.bram_addr_int[10]_i_2 
       (.I0(bram_addr_a[7]),
        .I1(\ADDR_SNG_PORT.bram_addr_int[8]_i_2_n_0 ),
        .I2(bram_addr_a[6]),
        .O(\ADDR_SNG_PORT.bram_addr_int[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_8 
       (.I0(bram_addr_a[8]),
        .I1(bram_addr_a[6]),
        .I2(\ADDR_SNG_PORT.bram_addr_int[8]_i_2_n_0 ),
        .I3(bram_addr_a[7]),
        .O(\ADDR_SNG_PORT.bram_addr_int[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDR_SNG_PORT.bram_addr_int[4]_i_2 
       (.I0(bram_addr_a[1]),
        .I1(bram_addr_a[0]),
        .O(\ADDR_SNG_PORT.bram_addr_int[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ADDR_SNG_PORT.bram_addr_int[5]_i_2 
       (.I0(bram_addr_a[2]),
        .I1(bram_addr_a[0]),
        .I2(bram_addr_a[1]),
        .O(\ADDR_SNG_PORT.bram_addr_int[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ADDR_SNG_PORT.bram_addr_int[6]_i_2 
       (.I0(bram_addr_a[3]),
        .I1(bram_addr_a[1]),
        .I2(bram_addr_a[0]),
        .I3(bram_addr_a[2]),
        .O(\ADDR_SNG_PORT.bram_addr_int[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \ADDR_SNG_PORT.bram_addr_int[7]_i_2 
       (.I0(bram_addr_a[4]),
        .I1(bram_addr_a[2]),
        .I2(bram_addr_a[0]),
        .I3(bram_addr_a[1]),
        .I4(bram_addr_a[3]),
        .O(\ADDR_SNG_PORT.bram_addr_int[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ADDR_SNG_PORT.bram_addr_int[8]_i_2 
       (.I0(bram_addr_a[5]),
        .I1(bram_addr_a[3]),
        .I2(bram_addr_a[1]),
        .I3(bram_addr_a[0]),
        .I4(bram_addr_a[2]),
        .I5(bram_addr_a[4]),
        .O(\ADDR_SNG_PORT.bram_addr_int[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ADDR_SNG_PORT.bram_addr_int[9]_i_2 
       (.I0(bram_addr_a[6]),
        .I1(bram_addr_a[4]),
        .I2(bram_addr_a[2]),
        .I3(\ADDR_SNG_PORT.bram_addr_int[4]_i_2_n_0 ),
        .I4(bram_addr_a[3]),
        .I5(bram_addr_a[5]),
        .O(\ADDR_SNG_PORT.bram_addr_int[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_48),
        .D(I_RD_CHNL_n_39),
        .Q(bram_addr_a[8]),
        .R(WrChnl_BRAM_Addr_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_48),
        .D(I_RD_CHNL_n_38),
        .Q(bram_addr_a[9]),
        .R(WrChnl_BRAM_Addr_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_48),
        .D(I_RD_CHNL_n_47),
        .Q(bram_addr_a[0]),
        .R(WrChnl_BRAM_Addr_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_48),
        .D(I_RD_CHNL_n_46),
        .Q(bram_addr_a[1]),
        .R(WrChnl_BRAM_Addr_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_48),
        .D(I_RD_CHNL_n_45),
        .Q(bram_addr_a[2]),
        .R(WrChnl_BRAM_Addr_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_48),
        .D(I_RD_CHNL_n_44),
        .Q(bram_addr_a[3]),
        .R(WrChnl_BRAM_Addr_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_48),
        .D(I_RD_CHNL_n_43),
        .Q(bram_addr_a[4]),
        .R(WrChnl_BRAM_Addr_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_48),
        .D(I_RD_CHNL_n_42),
        .Q(bram_addr_a[5]),
        .R(WrChnl_BRAM_Addr_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_48),
        .D(I_RD_CHNL_n_41),
        .Q(bram_addr_a[6]),
        .R(WrChnl_BRAM_Addr_Rst));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_48),
        .D(I_RD_CHNL_n_40),
        .Q(bram_addr_a[7]),
        .R(WrChnl_BRAM_Addr_Rst));
  zynq_bd_sng_port_arb \GEN_ARB.I_SNG_PORT 
       (.\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] (\wrap_burst_total_reg[0] ),
        .AR2Arb_Active_Clr(AR2Arb_Active_Clr),
        .AW2Arb_Active_Clr(AW2Arb_Active_Clr),
        .\GEN_AR_SNG.ar_active_d1_reg (\GEN_ARB.I_SNG_PORT_n_16 ),
        .Q(p_6_in),
        .ar_active_d1(ar_active_d1),
        .ar_active_re(ar_active_re),
        .arb_sm_cs(arb_sm_cs),
        .\arb_sm_cs_reg[0]_0 (I_WR_CHNL_n_51),
        .aw_active_d1(aw_active_d1),
        .aw_active_re(aw_active_re),
        .axi_rd_burst_two(axi_rd_burst_two),
        .axi_rlast_int_reg(\skid_buffer_reg[34] ),
        .bram_we_a(bram_we_a),
        .brst_one_reg(\GEN_ARB.I_SNG_PORT_n_8 ),
        .brst_one_reg_0(\GEN_ARB.I_SNG_PORT_n_9 ),
        .brst_zero_reg(\GEN_ARB.I_SNG_PORT_n_6 ),
        .\bvalid_cnt_reg[0] (I_WR_CHNL_n_53),
        .\gen_no_arbiter.m_mesg_i_reg[49] (I_RD_CHNL_n_37),
        .last_arb_won(last_arb_won),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arlen(s_axi_arlen[3:0]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_rready(s_axi_rready),
        .wr_data_sng_sm_cs(wr_data_sng_sm_cs));
  zynq_bd_rd_chnl I_RD_CHNL
       (.\ADDR_SNG_PORT.bram_addr_int_reg[10] (\ADDR_SNG_PORT.bram_addr_int[11]_i_8_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[3] (\ADDR_SNG_PORT.bram_addr_int[4]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[3]_0 (I_WR_CHNL_n_40),
        .\ADDR_SNG_PORT.bram_addr_int_reg[4] (\ADDR_SNG_PORT.bram_addr_int[5]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[5] (\ADDR_SNG_PORT.bram_addr_int[6]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[6] (\ADDR_SNG_PORT.bram_addr_int[7]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[7] (\ADDR_SNG_PORT.bram_addr_int[8]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[8] (\ADDR_SNG_PORT.bram_addr_int[9]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[9] (\ADDR_SNG_PORT.bram_addr_int[10]_i_2_n_0 ),
        .AR2Arb_Active_Clr(AR2Arb_Active_Clr),
        .D({I_RD_CHNL_n_38,I_RD_CHNL_n_39,I_RD_CHNL_n_40,I_RD_CHNL_n_41,I_RD_CHNL_n_42,I_RD_CHNL_n_43,I_RD_CHNL_n_44,I_RD_CHNL_n_45,I_RD_CHNL_n_46,I_RD_CHNL_n_47}),
        .E(I_RD_CHNL_n_48),
        .\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] (I_WR_CHNL_n_39),
        .Q(bram_addr_a),
        .ar_active_d1(ar_active_d1),
        .ar_active_re(ar_active_re),
        .ar_active_reg(\GEN_ARB.I_SNG_PORT_n_16 ),
        .ar_active_reg_0(\GEN_ARB.I_SNG_PORT_n_8 ),
        .aw_active_re(aw_active_re),
        .axi_rd_burst_reg_0(I_RD_CHNL_n_37),
        .axi_rd_burst_two(axi_rd_burst_two),
        .axi_rvalid_int_reg_0(axi_rvalid_int_reg),
        .bram_rddata_a(bram_rddata_a),
        .curr_fixed_burst_reg(curr_fixed_burst_reg),
        .curr_wrap_burst_reg_reg_0(I_WR_CHNL_n_38),
        .\gen_no_arbiter.m_mesg_i_reg[14] (I_WR_CHNL_n_41),
        .\gen_no_arbiter.m_mesg_i_reg[46] (\GEN_ARB.I_SNG_PORT_n_6 ),
        .\gen_no_arbiter.m_mesg_i_reg[46]_0 (\GEN_ARB.I_SNG_PORT_n_9 ),
        .p_0_out(p_0_out),
        .p_7_in(p_7_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .\save_init_bram_addr_ld_reg[11] (WrChnl_BRAM_Addr_Ld),
        .\skid_buffer_reg[34] (\skid_buffer_reg[34] ),
        .\wrap_burst_total_reg[0] (\wrap_burst_total_reg[0] ));
  zynq_bd_wr_chnl I_WR_CHNL
       (.\ADDR_SNG_PORT.bram_addr_int_reg[11] (I_WR_CHNL_n_38),
        .\ADDR_SNG_PORT.bram_addr_int_reg[11]_0 (I_WR_CHNL_n_39),
        .\ADDR_SNG_PORT.bram_addr_int_reg[2] (I_WR_CHNL_n_41),
        .\ADDR_SNG_PORT.bram_addr_int_reg[2]_0 (WrChnl_BRAM_Addr_Rst),
        .AR2Arb_Active_Clr(AR2Arb_Active_Clr),
        .AW2Arb_Active_Clr(AW2Arb_Active_Clr),
        .D(WrChnl_BRAM_Addr_Ld),
        .\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram (p_6_in),
        .Q(bram_addr_a[3:0]),
        .SR(\wrap_burst_total_reg[0] ),
        .arb_sm_cs(arb_sm_cs),
        .\arb_sm_cs_reg[0] (I_WR_CHNL_n_51),
        .\arb_sm_cs_reg[1] (I_WR_CHNL_n_53),
        .aw_active_d1(aw_active_d1),
        .aw_active_re(aw_active_re),
        .bram_en_a(bram_en_a),
        .bram_wrdata_a(bram_wrdata_a),
        .\bvalid_cnt_reg[2]_0 (\bvalid_cnt_reg[2] ),
        .curr_fixed_burst_reg(curr_fixed_burst_reg),
        .last_arb_won(last_arb_won),
        .p_1_out(p_1_out),
        .p_7_in(p_7_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .\save_init_bram_addr_ld_reg[11] (I_WR_CHNL_n_40),
        .wr_data_sng_sm_cs(wr_data_sng_sm_cs));
endmodule

(* ORIG_REF_NAME = "lpf" *) 
module zynq_bd_lpf
   (lpf_int,
    slowest_sync_clk,
    dcm_locked,
    aux_reset_in,
    mb_debug_sys_rst,
    ext_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input dcm_locked;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input ext_reset_in;

  wire \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ;
  wire \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ;
  wire Q;
  wire [0:0]asr_lpf;
  wire aux_reset_in;
  wire dcm_locked;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_exr;
  wire lpf_int;
  wire lpf_int0__0;
  wire mb_debug_sys_rst;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in1_in;
  wire [3:0]p_3_out;
  wire slowest_sync_clk;

  zynq_bd_cdc_sync__parameterized1 \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.asr_lpf(asr_lpf),
        .aux_reset_in(aux_reset_in),
        .lpf_asr(lpf_asr),
        .lpf_asr_reg(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
  zynq_bd_cdc_sync__parameterized0 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.ext_reset_in(ext_reset_in),
        .lpf_exr(lpf_exr),
        .lpf_exr_reg(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .p_3_out(p_3_out[2:0]),
        .scndry_out(p_3_out[3]),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(asr_lpf),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_out[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* srl_name = "rst_processing_system7_0_50M/U0/\EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .Q(lpf_asr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .Q(lpf_exr),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    lpf_int0
       (.I0(dcm_locked),
        .I1(Q),
        .I2(lpf_exr),
        .I3(lpf_asr),
        .O(lpf_int0__0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0__0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "m00_couplers_imp_1MXPTIN" *) 
module zynq_bd_m00_couplers_imp_1MXPTIN
   (s_axi_awready,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    M00_AXI_awaddr,
    M00_AXI_awvalid,
    M00_AXI_wdata,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M00_AXI_bready,
    M00_AXI_araddr,
    M00_AXI_arvalid,
    M00_AXI_rready,
    ACLK,
    ARESETN,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_rready,
    M00_AXI_awready,
    M00_AXI_wready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_arready,
    M00_AXI_rdata,
    M00_AXI_rresp,
    M00_AXI_rvalid);
  output s_axi_awready;
  output s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  output [31:0]M00_AXI_awaddr;
  output M00_AXI_awvalid;
  output [31:0]M00_AXI_wdata;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  output M00_AXI_bready;
  output [31:0]M00_AXI_araddr;
  output M00_AXI_arvalid;
  output M00_AXI_rready;
  input ACLK;
  input ARESETN;
  input [11:0]m_axi_awid;
  input [31:0]m_axi_awaddr;
  input [7:0]m_axi_awlen;
  input [2:0]m_axi_awsize;
  input [1:0]m_axi_awburst;
  input [0:0]m_axi_awlock;
  input [3:0]m_axi_awcache;
  input [2:0]m_axi_awprot;
  input [3:0]m_axi_awregion;
  input [3:0]m_axi_awqos;
  input [0:0]m_axi_awvalid;
  input [31:0]m_axi_wdata;
  input [3:0]m_axi_wstrb;
  input [0:0]m_axi_wlast;
  input [0:0]m_axi_wvalid;
  input [0:0]m_axi_bready;
  input [11:0]m_axi_arid;
  input [31:0]m_axi_araddr;
  input [7:0]m_axi_arlen;
  input [2:0]m_axi_arsize;
  input [1:0]m_axi_arburst;
  input [0:0]m_axi_arlock;
  input [3:0]m_axi_arcache;
  input [2:0]m_axi_arprot;
  input [3:0]m_axi_arregion;
  input [3:0]m_axi_arqos;
  input [0:0]m_axi_arvalid;
  input [0:0]m_axi_rready;
  input M00_AXI_awready;
  input M00_AXI_wready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input M00_AXI_arready;
  input [31:0]M00_AXI_rdata;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;

  wire ACLK;
  wire ARESETN;
  wire [31:0]M00_AXI_araddr;
  wire M00_AXI_arready;
  wire M00_AXI_arvalid;
  wire [31:0]M00_AXI_awaddr;
  wire M00_AXI_awready;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [11:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [11:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awvalid;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_rready;
  wire [31:0]m_axi_wdata;
  wire [0:0]m_axi_wlast;
  wire [3:0]m_axi_wstrb;
  wire [0:0]m_axi_wvalid;
  wire s_axi_arready;
  wire s_axi_awready;
  wire [11:0]s_axi_bid;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire [2:0]NLW_auto_pc_m_axi_arprot_UNCONNECTED;
  wire [2:0]NLW_auto_pc_m_axi_awprot_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "zynq_bd_auto_pc_0,axi_protocol_converter_v2_1_10_axi_protocol_converter,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "axi_protocol_converter_v2_1_10_axi_protocol_converter,Vivado 2016.3" *) 
  zynq_bd_zynq_bd_auto_pc_0 auto_pc
       (.aclk(ACLK),
        .aresetn(ARESETN),
        .m_axi_araddr(M00_AXI_araddr),
        .m_axi_arprot(NLW_auto_pc_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arready(M00_AXI_arready),
        .m_axi_arvalid(M00_AXI_arvalid),
        .m_axi_awaddr(M00_AXI_awaddr),
        .m_axi_awprot(NLW_auto_pc_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awready(M00_AXI_awready),
        .m_axi_awvalid(M00_AXI_awvalid),
        .m_axi_bready(M00_AXI_bready),
        .m_axi_bresp(M00_AXI_bresp),
        .m_axi_bvalid(M00_AXI_bvalid),
        .m_axi_rdata(M00_AXI_rdata),
        .m_axi_rready(M00_AXI_rready),
        .m_axi_rresp(M00_AXI_rresp),
        .m_axi_rvalid(M00_AXI_rvalid),
        .m_axi_wdata(M00_AXI_wdata),
        .m_axi_wready(M00_AXI_wready),
        .m_axi_wstrb(M00_AXI_wstrb),
        .m_axi_wvalid(M00_AXI_wvalid),
        .s_axi_araddr(m_axi_araddr),
        .s_axi_arburst(m_axi_arburst),
        .s_axi_arcache(m_axi_arcache),
        .s_axi_arid(m_axi_arid),
        .s_axi_arlen(m_axi_arlen),
        .s_axi_arlock(m_axi_arlock),
        .s_axi_arprot(m_axi_arprot),
        .s_axi_arqos(m_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arregion(m_axi_arregion),
        .s_axi_arsize(m_axi_arsize),
        .s_axi_arvalid(m_axi_arvalid),
        .s_axi_awaddr(m_axi_awaddr),
        .s_axi_awburst(m_axi_awburst),
        .s_axi_awcache(m_axi_awcache),
        .s_axi_awid(m_axi_awid),
        .s_axi_awlen(m_axi_awlen),
        .s_axi_awlock(m_axi_awlock),
        .s_axi_awprot(m_axi_awprot),
        .s_axi_awqos(m_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awregion(m_axi_awregion),
        .s_axi_awsize(m_axi_awsize),
        .s_axi_awvalid(m_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(m_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(m_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(m_axi_wdata),
        .s_axi_wlast(m_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(m_axi_wstrb),
        .s_axi_wvalid(m_axi_wvalid));
endmodule

(* C_AUX_RESET_HIGH = "1'b0" *) (* C_AUX_RST_WIDTH = "4" *) (* C_EXT_RESET_HIGH = "1'b0" *) 
(* C_EXT_RST_WIDTH = "4" *) (* C_FAMILY = "zynq" *) (* C_NUM_BUS_RST = "1" *) 
(* C_NUM_INTERCONNECT_ARESETN = "1" *) (* C_NUM_PERP_ARESETN = "1" *) (* C_NUM_PERP_RST = "1" *) 
(* ORIG_REF_NAME = "proc_sys_reset" *) 
module zynq_bd_proc_sys_reset
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  input slowest_sync_clk;
  input ext_reset_in;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input dcm_locked;
  output mb_reset;
  (* equivalent_register_removal = "no" *) output [0:0]bus_struct_reset;
  (* equivalent_register_removal = "no" *) output [0:0]peripheral_reset;
  (* equivalent_register_removal = "no" *) output [0:0]interconnect_aresetn;
  (* equivalent_register_removal = "no" *) output [0:0]peripheral_aresetn;

  wire Core;
  wire SEQ_n_3;
  wire SEQ_n_4;
  wire aux_reset_in;
  wire bsr;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire lpf_int;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire pr;
  wire slowest_sync_clk;

  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_3),
        .Q(interconnect_aresetn),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_4),
        .Q(peripheral_aresetn),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \BSR_OUT_DFF[0].bus_struct_reset_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr),
        .Q(bus_struct_reset),
        .R(1'b0));
  zynq_bd_lpf EXT_LPF
       (.aux_reset_in(aux_reset_in),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .slowest_sync_clk(slowest_sync_clk));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \PR_OUT_DFF[0].peripheral_reset_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr),
        .Q(peripheral_reset),
        .R(1'b0));
  zynq_bd_sequence_psr SEQ
       (.\ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] (SEQ_n_3),
        .\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] (SEQ_n_4),
        .Core(Core),
        .bsr(bsr),
        .lpf_int(lpf_int),
        .pr(pr),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    mb_reset_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core),
        .Q(mb_reset),
        .R(1'b0));
endmodule

(* C_DM_WIDTH = "4" *) (* C_DQS_WIDTH = "4" *) (* C_DQ_WIDTH = "32" *) 
(* C_EMIO_GPIO_WIDTH = "64" *) (* C_EN_EMIO_ENET0 = "0" *) (* C_EN_EMIO_ENET1 = "0" *) 
(* C_EN_EMIO_PJTAG = "0" *) (* C_EN_EMIO_TRACE = "0" *) (* C_FCLK_CLK0_BUF = "TRUE" *) 
(* C_FCLK_CLK1_BUF = "FALSE" *) (* C_FCLK_CLK2_BUF = "FALSE" *) (* C_FCLK_CLK3_BUF = "FALSE" *) 
(* C_GP0_EN_MODIFIABLE_TXN = "0" *) (* C_GP1_EN_MODIFIABLE_TXN = "0" *) (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
(* C_INCLUDE_TRACE_BUFFER = "0" *) (* C_IRQ_F2P_MODE = "DIRECT" *) (* C_MIO_PRIMITIVE = "54" *) 
(* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP0_ID_WIDTH = "12" *) (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
(* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP1_ID_WIDTH = "12" *) (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
(* C_NUM_F2P_INTR_INPUTS = "1" *) (* C_PACKAGE_NAME = "clg484" *) (* C_PS7_SI_REV = "PRODUCTION" *) 
(* C_S_AXI_ACP_ARUSER_VAL = "31" *) (* C_S_AXI_ACP_AWUSER_VAL = "31" *) (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
(* C_S_AXI_GP0_ID_WIDTH = "6" *) (* C_S_AXI_GP1_ID_WIDTH = "6" *) (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP0_ID_WIDTH = "6" *) (* C_S_AXI_HP1_DATA_WIDTH = "64" *) (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
(* C_S_AXI_HP2_DATA_WIDTH = "64" *) (* C_S_AXI_HP2_ID_WIDTH = "6" *) (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP3_ID_WIDTH = "6" *) (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
(* C_TRACE_INTERNAL_WIDTH = "2" *) (* C_TRACE_PIPELINE_WIDTH = "8" *) (* C_USE_AXI_NONSECURE = "0" *) 
(* C_USE_DEFAULT_ACP_USER_VAL = "0" *) (* C_USE_M_AXI_GP0 = "1" *) (* C_USE_M_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_ACP = "0" *) (* C_USE_S_AXI_GP0 = "0" *) (* C_USE_S_AXI_GP1 = "0" *) 
(* C_USE_S_AXI_HP0 = "0" *) (* C_USE_S_AXI_HP1 = "0" *) (* C_USE_S_AXI_HP2 = "0" *) 
(* C_USE_S_AXI_HP3 = "0" *) (* HW_HANDOFF = "zynq_bd_processing_system7_0_0.hwdef" *) (* ORIG_REF_NAME = "processing_system7_v5_5_processing_system7" *) 
(* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666666} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={0} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS18} bidis={4} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={CAN} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={23.809523} usageRate={0.5} /><IO interface={I2C} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={8} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={HSTL_I_18} bidis={14} ioBank={Vcco_p1} clockFreq={25.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={50} usageRate={0.5} />/>" *) (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
module zynq_bd_processing_system7_v5_5_processing_system7
   (CAN0_PHY_TX,
    CAN0_PHY_RX,
    CAN1_PHY_TX,
    CAN1_PHY_RX,
    ENET0_GMII_TX_EN,
    ENET0_GMII_TX_ER,
    ENET0_MDIO_MDC,
    ENET0_MDIO_O,
    ENET0_MDIO_T,
    ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    ENET0_GMII_TXD,
    ENET0_GMII_COL,
    ENET0_GMII_CRS,
    ENET0_GMII_RX_CLK,
    ENET0_GMII_RX_DV,
    ENET0_GMII_RX_ER,
    ENET0_GMII_TX_CLK,
    ENET0_MDIO_I,
    ENET0_EXT_INTIN,
    ENET0_GMII_RXD,
    ENET1_GMII_TX_EN,
    ENET1_GMII_TX_ER,
    ENET1_MDIO_MDC,
    ENET1_MDIO_O,
    ENET1_MDIO_T,
    ENET1_PTP_DELAY_REQ_RX,
    ENET1_PTP_DELAY_REQ_TX,
    ENET1_PTP_PDELAY_REQ_RX,
    ENET1_PTP_PDELAY_REQ_TX,
    ENET1_PTP_PDELAY_RESP_RX,
    ENET1_PTP_PDELAY_RESP_TX,
    ENET1_PTP_SYNC_FRAME_RX,
    ENET1_PTP_SYNC_FRAME_TX,
    ENET1_SOF_RX,
    ENET1_SOF_TX,
    ENET1_GMII_TXD,
    ENET1_GMII_COL,
    ENET1_GMII_CRS,
    ENET1_GMII_RX_CLK,
    ENET1_GMII_RX_DV,
    ENET1_GMII_RX_ER,
    ENET1_GMII_TX_CLK,
    ENET1_MDIO_I,
    ENET1_EXT_INTIN,
    ENET1_GMII_RXD,
    GPIO_I,
    GPIO_O,
    GPIO_T,
    I2C0_SDA_I,
    I2C0_SDA_O,
    I2C0_SDA_T,
    I2C0_SCL_I,
    I2C0_SCL_O,
    I2C0_SCL_T,
    I2C1_SDA_I,
    I2C1_SDA_O,
    I2C1_SDA_T,
    I2C1_SCL_I,
    I2C1_SCL_O,
    I2C1_SCL_T,
    PJTAG_TCK,
    PJTAG_TMS,
    PJTAG_TDI,
    PJTAG_TDO,
    SDIO0_CLK,
    SDIO0_CLK_FB,
    SDIO0_CMD_O,
    SDIO0_CMD_I,
    SDIO0_CMD_T,
    SDIO0_DATA_I,
    SDIO0_DATA_O,
    SDIO0_DATA_T,
    SDIO0_LED,
    SDIO0_CDN,
    SDIO0_WP,
    SDIO0_BUSPOW,
    SDIO0_BUSVOLT,
    SDIO1_CLK,
    SDIO1_CLK_FB,
    SDIO1_CMD_O,
    SDIO1_CMD_I,
    SDIO1_CMD_T,
    SDIO1_DATA_I,
    SDIO1_DATA_O,
    SDIO1_DATA_T,
    SDIO1_LED,
    SDIO1_CDN,
    SDIO1_WP,
    SDIO1_BUSPOW,
    SDIO1_BUSVOLT,
    SPI0_SCLK_I,
    SPI0_SCLK_O,
    SPI0_SCLK_T,
    SPI0_MOSI_I,
    SPI0_MOSI_O,
    SPI0_MOSI_T,
    SPI0_MISO_I,
    SPI0_MISO_O,
    SPI0_MISO_T,
    SPI0_SS_I,
    SPI0_SS_O,
    SPI0_SS1_O,
    SPI0_SS2_O,
    SPI0_SS_T,
    SPI1_SCLK_I,
    SPI1_SCLK_O,
    SPI1_SCLK_T,
    SPI1_MOSI_I,
    SPI1_MOSI_O,
    SPI1_MOSI_T,
    SPI1_MISO_I,
    SPI1_MISO_O,
    SPI1_MISO_T,
    SPI1_SS_I,
    SPI1_SS_O,
    SPI1_SS1_O,
    SPI1_SS2_O,
    SPI1_SS_T,
    UART0_DTRN,
    UART0_RTSN,
    UART0_TX,
    UART0_CTSN,
    UART0_DCDN,
    UART0_DSRN,
    UART0_RIN,
    UART0_RX,
    UART1_DTRN,
    UART1_RTSN,
    UART1_TX,
    UART1_CTSN,
    UART1_DCDN,
    UART1_DSRN,
    UART1_RIN,
    UART1_RX,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    TTC0_CLK0_IN,
    TTC0_CLK1_IN,
    TTC0_CLK2_IN,
    TTC1_WAVE0_OUT,
    TTC1_WAVE1_OUT,
    TTC1_WAVE2_OUT,
    TTC1_CLK0_IN,
    TTC1_CLK1_IN,
    TTC1_CLK2_IN,
    WDT_CLK_IN,
    WDT_RST_OUT,
    TRACE_CLK,
    TRACE_CTL,
    TRACE_DATA,
    TRACE_CLK_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    USB1_PORT_INDCTL,
    USB1_VBUS_PWRSELECT,
    USB1_VBUS_PWRFAULT,
    SRAM_INTIN,
    M_AXI_GP0_ARESETN,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    M_AXI_GP1_ARESETN,
    M_AXI_GP1_ARVALID,
    M_AXI_GP1_AWVALID,
    M_AXI_GP1_BREADY,
    M_AXI_GP1_RREADY,
    M_AXI_GP1_WLAST,
    M_AXI_GP1_WVALID,
    M_AXI_GP1_ARID,
    M_AXI_GP1_AWID,
    M_AXI_GP1_WID,
    M_AXI_GP1_ARBURST,
    M_AXI_GP1_ARLOCK,
    M_AXI_GP1_ARSIZE,
    M_AXI_GP1_AWBURST,
    M_AXI_GP1_AWLOCK,
    M_AXI_GP1_AWSIZE,
    M_AXI_GP1_ARPROT,
    M_AXI_GP1_AWPROT,
    M_AXI_GP1_ARADDR,
    M_AXI_GP1_AWADDR,
    M_AXI_GP1_WDATA,
    M_AXI_GP1_ARCACHE,
    M_AXI_GP1_ARLEN,
    M_AXI_GP1_ARQOS,
    M_AXI_GP1_AWCACHE,
    M_AXI_GP1_AWLEN,
    M_AXI_GP1_AWQOS,
    M_AXI_GP1_WSTRB,
    M_AXI_GP1_ACLK,
    M_AXI_GP1_ARREADY,
    M_AXI_GP1_AWREADY,
    M_AXI_GP1_BVALID,
    M_AXI_GP1_RLAST,
    M_AXI_GP1_RVALID,
    M_AXI_GP1_WREADY,
    M_AXI_GP1_BID,
    M_AXI_GP1_RID,
    M_AXI_GP1_BRESP,
    M_AXI_GP1_RRESP,
    M_AXI_GP1_RDATA,
    S_AXI_GP0_ARESETN,
    S_AXI_GP0_ARREADY,
    S_AXI_GP0_AWREADY,
    S_AXI_GP0_BVALID,
    S_AXI_GP0_RLAST,
    S_AXI_GP0_RVALID,
    S_AXI_GP0_WREADY,
    S_AXI_GP0_BRESP,
    S_AXI_GP0_RRESP,
    S_AXI_GP0_RDATA,
    S_AXI_GP0_BID,
    S_AXI_GP0_RID,
    S_AXI_GP0_ACLK,
    S_AXI_GP0_ARVALID,
    S_AXI_GP0_AWVALID,
    S_AXI_GP0_BREADY,
    S_AXI_GP0_RREADY,
    S_AXI_GP0_WLAST,
    S_AXI_GP0_WVALID,
    S_AXI_GP0_ARBURST,
    S_AXI_GP0_ARLOCK,
    S_AXI_GP0_ARSIZE,
    S_AXI_GP0_AWBURST,
    S_AXI_GP0_AWLOCK,
    S_AXI_GP0_AWSIZE,
    S_AXI_GP0_ARPROT,
    S_AXI_GP0_AWPROT,
    S_AXI_GP0_ARADDR,
    S_AXI_GP0_AWADDR,
    S_AXI_GP0_WDATA,
    S_AXI_GP0_ARCACHE,
    S_AXI_GP0_ARLEN,
    S_AXI_GP0_ARQOS,
    S_AXI_GP0_AWCACHE,
    S_AXI_GP0_AWLEN,
    S_AXI_GP0_AWQOS,
    S_AXI_GP0_WSTRB,
    S_AXI_GP0_ARID,
    S_AXI_GP0_AWID,
    S_AXI_GP0_WID,
    S_AXI_GP1_ARESETN,
    S_AXI_GP1_ARREADY,
    S_AXI_GP1_AWREADY,
    S_AXI_GP1_BVALID,
    S_AXI_GP1_RLAST,
    S_AXI_GP1_RVALID,
    S_AXI_GP1_WREADY,
    S_AXI_GP1_BRESP,
    S_AXI_GP1_RRESP,
    S_AXI_GP1_RDATA,
    S_AXI_GP1_BID,
    S_AXI_GP1_RID,
    S_AXI_GP1_ACLK,
    S_AXI_GP1_ARVALID,
    S_AXI_GP1_AWVALID,
    S_AXI_GP1_BREADY,
    S_AXI_GP1_RREADY,
    S_AXI_GP1_WLAST,
    S_AXI_GP1_WVALID,
    S_AXI_GP1_ARBURST,
    S_AXI_GP1_ARLOCK,
    S_AXI_GP1_ARSIZE,
    S_AXI_GP1_AWBURST,
    S_AXI_GP1_AWLOCK,
    S_AXI_GP1_AWSIZE,
    S_AXI_GP1_ARPROT,
    S_AXI_GP1_AWPROT,
    S_AXI_GP1_ARADDR,
    S_AXI_GP1_AWADDR,
    S_AXI_GP1_WDATA,
    S_AXI_GP1_ARCACHE,
    S_AXI_GP1_ARLEN,
    S_AXI_GP1_ARQOS,
    S_AXI_GP1_AWCACHE,
    S_AXI_GP1_AWLEN,
    S_AXI_GP1_AWQOS,
    S_AXI_GP1_WSTRB,
    S_AXI_GP1_ARID,
    S_AXI_GP1_AWID,
    S_AXI_GP1_WID,
    S_AXI_ACP_ARESETN,
    S_AXI_ACP_ARREADY,
    S_AXI_ACP_AWREADY,
    S_AXI_ACP_BVALID,
    S_AXI_ACP_RLAST,
    S_AXI_ACP_RVALID,
    S_AXI_ACP_WREADY,
    S_AXI_ACP_BRESP,
    S_AXI_ACP_RRESP,
    S_AXI_ACP_BID,
    S_AXI_ACP_RID,
    S_AXI_ACP_RDATA,
    S_AXI_ACP_ACLK,
    S_AXI_ACP_ARVALID,
    S_AXI_ACP_AWVALID,
    S_AXI_ACP_BREADY,
    S_AXI_ACP_RREADY,
    S_AXI_ACP_WLAST,
    S_AXI_ACP_WVALID,
    S_AXI_ACP_ARID,
    S_AXI_ACP_ARPROT,
    S_AXI_ACP_AWID,
    S_AXI_ACP_AWPROT,
    S_AXI_ACP_WID,
    S_AXI_ACP_ARADDR,
    S_AXI_ACP_AWADDR,
    S_AXI_ACP_ARCACHE,
    S_AXI_ACP_ARLEN,
    S_AXI_ACP_ARQOS,
    S_AXI_ACP_AWCACHE,
    S_AXI_ACP_AWLEN,
    S_AXI_ACP_AWQOS,
    S_AXI_ACP_ARBURST,
    S_AXI_ACP_ARLOCK,
    S_AXI_ACP_ARSIZE,
    S_AXI_ACP_AWBURST,
    S_AXI_ACP_AWLOCK,
    S_AXI_ACP_AWSIZE,
    S_AXI_ACP_ARUSER,
    S_AXI_ACP_AWUSER,
    S_AXI_ACP_WDATA,
    S_AXI_ACP_WSTRB,
    S_AXI_HP0_ARESETN,
    S_AXI_HP0_ARREADY,
    S_AXI_HP0_AWREADY,
    S_AXI_HP0_BVALID,
    S_AXI_HP0_RLAST,
    S_AXI_HP0_RVALID,
    S_AXI_HP0_WREADY,
    S_AXI_HP0_BRESP,
    S_AXI_HP0_RRESP,
    S_AXI_HP0_BID,
    S_AXI_HP0_RID,
    S_AXI_HP0_RDATA,
    S_AXI_HP0_RCOUNT,
    S_AXI_HP0_WCOUNT,
    S_AXI_HP0_RACOUNT,
    S_AXI_HP0_WACOUNT,
    S_AXI_HP0_ACLK,
    S_AXI_HP0_ARVALID,
    S_AXI_HP0_AWVALID,
    S_AXI_HP0_BREADY,
    S_AXI_HP0_RDISSUECAP1_EN,
    S_AXI_HP0_RREADY,
    S_AXI_HP0_WLAST,
    S_AXI_HP0_WRISSUECAP1_EN,
    S_AXI_HP0_WVALID,
    S_AXI_HP0_ARBURST,
    S_AXI_HP0_ARLOCK,
    S_AXI_HP0_ARSIZE,
    S_AXI_HP0_AWBURST,
    S_AXI_HP0_AWLOCK,
    S_AXI_HP0_AWSIZE,
    S_AXI_HP0_ARPROT,
    S_AXI_HP0_AWPROT,
    S_AXI_HP0_ARADDR,
    S_AXI_HP0_AWADDR,
    S_AXI_HP0_ARCACHE,
    S_AXI_HP0_ARLEN,
    S_AXI_HP0_ARQOS,
    S_AXI_HP0_AWCACHE,
    S_AXI_HP0_AWLEN,
    S_AXI_HP0_AWQOS,
    S_AXI_HP0_ARID,
    S_AXI_HP0_AWID,
    S_AXI_HP0_WID,
    S_AXI_HP0_WDATA,
    S_AXI_HP0_WSTRB,
    S_AXI_HP1_ARESETN,
    S_AXI_HP1_ARREADY,
    S_AXI_HP1_AWREADY,
    S_AXI_HP1_BVALID,
    S_AXI_HP1_RLAST,
    S_AXI_HP1_RVALID,
    S_AXI_HP1_WREADY,
    S_AXI_HP1_BRESP,
    S_AXI_HP1_RRESP,
    S_AXI_HP1_BID,
    S_AXI_HP1_RID,
    S_AXI_HP1_RDATA,
    S_AXI_HP1_RCOUNT,
    S_AXI_HP1_WCOUNT,
    S_AXI_HP1_RACOUNT,
    S_AXI_HP1_WACOUNT,
    S_AXI_HP1_ACLK,
    S_AXI_HP1_ARVALID,
    S_AXI_HP1_AWVALID,
    S_AXI_HP1_BREADY,
    S_AXI_HP1_RDISSUECAP1_EN,
    S_AXI_HP1_RREADY,
    S_AXI_HP1_WLAST,
    S_AXI_HP1_WRISSUECAP1_EN,
    S_AXI_HP1_WVALID,
    S_AXI_HP1_ARBURST,
    S_AXI_HP1_ARLOCK,
    S_AXI_HP1_ARSIZE,
    S_AXI_HP1_AWBURST,
    S_AXI_HP1_AWLOCK,
    S_AXI_HP1_AWSIZE,
    S_AXI_HP1_ARPROT,
    S_AXI_HP1_AWPROT,
    S_AXI_HP1_ARADDR,
    S_AXI_HP1_AWADDR,
    S_AXI_HP1_ARCACHE,
    S_AXI_HP1_ARLEN,
    S_AXI_HP1_ARQOS,
    S_AXI_HP1_AWCACHE,
    S_AXI_HP1_AWLEN,
    S_AXI_HP1_AWQOS,
    S_AXI_HP1_ARID,
    S_AXI_HP1_AWID,
    S_AXI_HP1_WID,
    S_AXI_HP1_WDATA,
    S_AXI_HP1_WSTRB,
    S_AXI_HP2_ARESETN,
    S_AXI_HP2_ARREADY,
    S_AXI_HP2_AWREADY,
    S_AXI_HP2_BVALID,
    S_AXI_HP2_RLAST,
    S_AXI_HP2_RVALID,
    S_AXI_HP2_WREADY,
    S_AXI_HP2_BRESP,
    S_AXI_HP2_RRESP,
    S_AXI_HP2_BID,
    S_AXI_HP2_RID,
    S_AXI_HP2_RDATA,
    S_AXI_HP2_RCOUNT,
    S_AXI_HP2_WCOUNT,
    S_AXI_HP2_RACOUNT,
    S_AXI_HP2_WACOUNT,
    S_AXI_HP2_ACLK,
    S_AXI_HP2_ARVALID,
    S_AXI_HP2_AWVALID,
    S_AXI_HP2_BREADY,
    S_AXI_HP2_RDISSUECAP1_EN,
    S_AXI_HP2_RREADY,
    S_AXI_HP2_WLAST,
    S_AXI_HP2_WRISSUECAP1_EN,
    S_AXI_HP2_WVALID,
    S_AXI_HP2_ARBURST,
    S_AXI_HP2_ARLOCK,
    S_AXI_HP2_ARSIZE,
    S_AXI_HP2_AWBURST,
    S_AXI_HP2_AWLOCK,
    S_AXI_HP2_AWSIZE,
    S_AXI_HP2_ARPROT,
    S_AXI_HP2_AWPROT,
    S_AXI_HP2_ARADDR,
    S_AXI_HP2_AWADDR,
    S_AXI_HP2_ARCACHE,
    S_AXI_HP2_ARLEN,
    S_AXI_HP2_ARQOS,
    S_AXI_HP2_AWCACHE,
    S_AXI_HP2_AWLEN,
    S_AXI_HP2_AWQOS,
    S_AXI_HP2_ARID,
    S_AXI_HP2_AWID,
    S_AXI_HP2_WID,
    S_AXI_HP2_WDATA,
    S_AXI_HP2_WSTRB,
    S_AXI_HP3_ARESETN,
    S_AXI_HP3_ARREADY,
    S_AXI_HP3_AWREADY,
    S_AXI_HP3_BVALID,
    S_AXI_HP3_RLAST,
    S_AXI_HP3_RVALID,
    S_AXI_HP3_WREADY,
    S_AXI_HP3_BRESP,
    S_AXI_HP3_RRESP,
    S_AXI_HP3_BID,
    S_AXI_HP3_RID,
    S_AXI_HP3_RDATA,
    S_AXI_HP3_RCOUNT,
    S_AXI_HP3_WCOUNT,
    S_AXI_HP3_RACOUNT,
    S_AXI_HP3_WACOUNT,
    S_AXI_HP3_ACLK,
    S_AXI_HP3_ARVALID,
    S_AXI_HP3_AWVALID,
    S_AXI_HP3_BREADY,
    S_AXI_HP3_RDISSUECAP1_EN,
    S_AXI_HP3_RREADY,
    S_AXI_HP3_WLAST,
    S_AXI_HP3_WRISSUECAP1_EN,
    S_AXI_HP3_WVALID,
    S_AXI_HP3_ARBURST,
    S_AXI_HP3_ARLOCK,
    S_AXI_HP3_ARSIZE,
    S_AXI_HP3_AWBURST,
    S_AXI_HP3_AWLOCK,
    S_AXI_HP3_AWSIZE,
    S_AXI_HP3_ARPROT,
    S_AXI_HP3_AWPROT,
    S_AXI_HP3_ARADDR,
    S_AXI_HP3_AWADDR,
    S_AXI_HP3_ARCACHE,
    S_AXI_HP3_ARLEN,
    S_AXI_HP3_ARQOS,
    S_AXI_HP3_AWCACHE,
    S_AXI_HP3_AWLEN,
    S_AXI_HP3_AWQOS,
    S_AXI_HP3_ARID,
    S_AXI_HP3_AWID,
    S_AXI_HP3_WID,
    S_AXI_HP3_WDATA,
    S_AXI_HP3_WSTRB,
    IRQ_P2F_DMAC_ABORT,
    IRQ_P2F_DMAC0,
    IRQ_P2F_DMAC1,
    IRQ_P2F_DMAC2,
    IRQ_P2F_DMAC3,
    IRQ_P2F_DMAC4,
    IRQ_P2F_DMAC5,
    IRQ_P2F_DMAC6,
    IRQ_P2F_DMAC7,
    IRQ_P2F_SMC,
    IRQ_P2F_QSPI,
    IRQ_P2F_CTI,
    IRQ_P2F_GPIO,
    IRQ_P2F_USB0,
    IRQ_P2F_ENET0,
    IRQ_P2F_ENET_WAKE0,
    IRQ_P2F_SDIO0,
    IRQ_P2F_I2C0,
    IRQ_P2F_SPI0,
    IRQ_P2F_UART0,
    IRQ_P2F_CAN0,
    IRQ_P2F_USB1,
    IRQ_P2F_ENET1,
    IRQ_P2F_ENET_WAKE1,
    IRQ_P2F_SDIO1,
    IRQ_P2F_I2C1,
    IRQ_P2F_SPI1,
    IRQ_P2F_UART1,
    IRQ_P2F_CAN1,
    IRQ_F2P,
    Core0_nFIQ,
    Core0_nIRQ,
    Core1_nFIQ,
    Core1_nIRQ,
    DMA0_DATYPE,
    DMA0_DAVALID,
    DMA0_DRREADY,
    DMA0_RSTN,
    DMA1_DATYPE,
    DMA1_DAVALID,
    DMA1_DRREADY,
    DMA1_RSTN,
    DMA2_DATYPE,
    DMA2_DAVALID,
    DMA2_DRREADY,
    DMA2_RSTN,
    DMA3_DATYPE,
    DMA3_DAVALID,
    DMA3_DRREADY,
    DMA3_RSTN,
    DMA0_ACLK,
    DMA0_DAREADY,
    DMA0_DRLAST,
    DMA0_DRVALID,
    DMA1_ACLK,
    DMA1_DAREADY,
    DMA1_DRLAST,
    DMA1_DRVALID,
    DMA2_ACLK,
    DMA2_DAREADY,
    DMA2_DRLAST,
    DMA2_DRVALID,
    DMA3_ACLK,
    DMA3_DAREADY,
    DMA3_DRLAST,
    DMA3_DRVALID,
    DMA0_DRTYPE,
    DMA1_DRTYPE,
    DMA2_DRTYPE,
    DMA3_DRTYPE,
    FCLK_CLK3,
    FCLK_CLK2,
    FCLK_CLK1,
    FCLK_CLK0,
    FCLK_CLKTRIG3_N,
    FCLK_CLKTRIG2_N,
    FCLK_CLKTRIG1_N,
    FCLK_CLKTRIG0_N,
    FCLK_RESET3_N,
    FCLK_RESET2_N,
    FCLK_RESET1_N,
    FCLK_RESET0_N,
    FTMD_TRACEIN_DATA,
    FTMD_TRACEIN_VALID,
    FTMD_TRACEIN_CLK,
    FTMD_TRACEIN_ATID,
    FTMT_F2P_TRIG_0,
    FTMT_F2P_TRIGACK_0,
    FTMT_F2P_TRIG_1,
    FTMT_F2P_TRIGACK_1,
    FTMT_F2P_TRIG_2,
    FTMT_F2P_TRIGACK_2,
    FTMT_F2P_TRIG_3,
    FTMT_F2P_TRIGACK_3,
    FTMT_F2P_DEBUG,
    FTMT_P2F_TRIGACK_0,
    FTMT_P2F_TRIG_0,
    FTMT_P2F_TRIGACK_1,
    FTMT_P2F_TRIG_1,
    FTMT_P2F_TRIGACK_2,
    FTMT_P2F_TRIG_2,
    FTMT_P2F_TRIGACK_3,
    FTMT_P2F_TRIG_3,
    FTMT_P2F_DEBUG,
    FPGA_IDLE_N,
    EVENT_EVENTO,
    EVENT_STANDBYWFE,
    EVENT_STANDBYWFI,
    EVENT_EVENTI,
    DDR_ARB,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output CAN0_PHY_TX;
  input CAN0_PHY_RX;
  output CAN1_PHY_TX;
  input CAN1_PHY_RX;
  output ENET0_GMII_TX_EN;
  output ENET0_GMII_TX_ER;
  output ENET0_MDIO_MDC;
  output ENET0_MDIO_O;
  output ENET0_MDIO_T;
  output ENET0_PTP_DELAY_REQ_RX;
  output ENET0_PTP_DELAY_REQ_TX;
  output ENET0_PTP_PDELAY_REQ_RX;
  output ENET0_PTP_PDELAY_REQ_TX;
  output ENET0_PTP_PDELAY_RESP_RX;
  output ENET0_PTP_PDELAY_RESP_TX;
  output ENET0_PTP_SYNC_FRAME_RX;
  output ENET0_PTP_SYNC_FRAME_TX;
  output ENET0_SOF_RX;
  output ENET0_SOF_TX;
  output [7:0]ENET0_GMII_TXD;
  input ENET0_GMII_COL;
  input ENET0_GMII_CRS;
  input ENET0_GMII_RX_CLK;
  input ENET0_GMII_RX_DV;
  input ENET0_GMII_RX_ER;
  input ENET0_GMII_TX_CLK;
  input ENET0_MDIO_I;
  input ENET0_EXT_INTIN;
  input [7:0]ENET0_GMII_RXD;
  output ENET1_GMII_TX_EN;
  output ENET1_GMII_TX_ER;
  output ENET1_MDIO_MDC;
  output ENET1_MDIO_O;
  output ENET1_MDIO_T;
  output ENET1_PTP_DELAY_REQ_RX;
  output ENET1_PTP_DELAY_REQ_TX;
  output ENET1_PTP_PDELAY_REQ_RX;
  output ENET1_PTP_PDELAY_REQ_TX;
  output ENET1_PTP_PDELAY_RESP_RX;
  output ENET1_PTP_PDELAY_RESP_TX;
  output ENET1_PTP_SYNC_FRAME_RX;
  output ENET1_PTP_SYNC_FRAME_TX;
  output ENET1_SOF_RX;
  output ENET1_SOF_TX;
  output [7:0]ENET1_GMII_TXD;
  input ENET1_GMII_COL;
  input ENET1_GMII_CRS;
  input ENET1_GMII_RX_CLK;
  input ENET1_GMII_RX_DV;
  input ENET1_GMII_RX_ER;
  input ENET1_GMII_TX_CLK;
  input ENET1_MDIO_I;
  input ENET1_EXT_INTIN;
  input [7:0]ENET1_GMII_RXD;
  input [63:0]GPIO_I;
  output [63:0]GPIO_O;
  output [63:0]GPIO_T;
  input I2C0_SDA_I;
  output I2C0_SDA_O;
  output I2C0_SDA_T;
  input I2C0_SCL_I;
  output I2C0_SCL_O;
  output I2C0_SCL_T;
  input I2C1_SDA_I;
  output I2C1_SDA_O;
  output I2C1_SDA_T;
  input I2C1_SCL_I;
  output I2C1_SCL_O;
  output I2C1_SCL_T;
  input PJTAG_TCK;
  input PJTAG_TMS;
  input PJTAG_TDI;
  output PJTAG_TDO;
  output SDIO0_CLK;
  input SDIO0_CLK_FB;
  output SDIO0_CMD_O;
  input SDIO0_CMD_I;
  output SDIO0_CMD_T;
  input [3:0]SDIO0_DATA_I;
  output [3:0]SDIO0_DATA_O;
  output [3:0]SDIO0_DATA_T;
  output SDIO0_LED;
  input SDIO0_CDN;
  input SDIO0_WP;
  output SDIO0_BUSPOW;
  output [2:0]SDIO0_BUSVOLT;
  output SDIO1_CLK;
  input SDIO1_CLK_FB;
  output SDIO1_CMD_O;
  input SDIO1_CMD_I;
  output SDIO1_CMD_T;
  input [3:0]SDIO1_DATA_I;
  output [3:0]SDIO1_DATA_O;
  output [3:0]SDIO1_DATA_T;
  output SDIO1_LED;
  input SDIO1_CDN;
  input SDIO1_WP;
  output SDIO1_BUSPOW;
  output [2:0]SDIO1_BUSVOLT;
  input SPI0_SCLK_I;
  output SPI0_SCLK_O;
  output SPI0_SCLK_T;
  input SPI0_MOSI_I;
  output SPI0_MOSI_O;
  output SPI0_MOSI_T;
  input SPI0_MISO_I;
  output SPI0_MISO_O;
  output SPI0_MISO_T;
  input SPI0_SS_I;
  output SPI0_SS_O;
  output SPI0_SS1_O;
  output SPI0_SS2_O;
  output SPI0_SS_T;
  input SPI1_SCLK_I;
  output SPI1_SCLK_O;
  output SPI1_SCLK_T;
  input SPI1_MOSI_I;
  output SPI1_MOSI_O;
  output SPI1_MOSI_T;
  input SPI1_MISO_I;
  output SPI1_MISO_O;
  output SPI1_MISO_T;
  input SPI1_SS_I;
  output SPI1_SS_O;
  output SPI1_SS1_O;
  output SPI1_SS2_O;
  output SPI1_SS_T;
  output UART0_DTRN;
  output UART0_RTSN;
  output UART0_TX;
  input UART0_CTSN;
  input UART0_DCDN;
  input UART0_DSRN;
  input UART0_RIN;
  input UART0_RX;
  output UART1_DTRN;
  output UART1_RTSN;
  output UART1_TX;
  input UART1_CTSN;
  input UART1_DCDN;
  input UART1_DSRN;
  input UART1_RIN;
  input UART1_RX;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  input TTC0_CLK0_IN;
  input TTC0_CLK1_IN;
  input TTC0_CLK2_IN;
  output TTC1_WAVE0_OUT;
  output TTC1_WAVE1_OUT;
  output TTC1_WAVE2_OUT;
  input TTC1_CLK0_IN;
  input TTC1_CLK1_IN;
  input TTC1_CLK2_IN;
  input WDT_CLK_IN;
  output WDT_RST_OUT;
  input TRACE_CLK;
  output TRACE_CTL;
  output [1:0]TRACE_DATA;
  output TRACE_CLK_OUT;
  output [1:0]USB0_PORT_INDCTL;
  output USB0_VBUS_PWRSELECT;
  input USB0_VBUS_PWRFAULT;
  output [1:0]USB1_PORT_INDCTL;
  output USB1_VBUS_PWRSELECT;
  input USB1_VBUS_PWRFAULT;
  input SRAM_INTIN;
  output M_AXI_GP0_ARESETN;
  output M_AXI_GP0_ARVALID;
  output M_AXI_GP0_AWVALID;
  output M_AXI_GP0_BREADY;
  output M_AXI_GP0_RREADY;
  output M_AXI_GP0_WLAST;
  output M_AXI_GP0_WVALID;
  output [11:0]M_AXI_GP0_ARID;
  output [11:0]M_AXI_GP0_AWID;
  output [11:0]M_AXI_GP0_WID;
  output [1:0]M_AXI_GP0_ARBURST;
  output [1:0]M_AXI_GP0_ARLOCK;
  output [2:0]M_AXI_GP0_ARSIZE;
  output [1:0]M_AXI_GP0_AWBURST;
  output [1:0]M_AXI_GP0_AWLOCK;
  output [2:0]M_AXI_GP0_AWSIZE;
  output [2:0]M_AXI_GP0_ARPROT;
  output [2:0]M_AXI_GP0_AWPROT;
  output [31:0]M_AXI_GP0_ARADDR;
  output [31:0]M_AXI_GP0_AWADDR;
  output [31:0]M_AXI_GP0_WDATA;
  output [3:0]M_AXI_GP0_ARCACHE;
  output [3:0]M_AXI_GP0_ARLEN;
  output [3:0]M_AXI_GP0_ARQOS;
  output [3:0]M_AXI_GP0_AWCACHE;
  output [3:0]M_AXI_GP0_AWLEN;
  output [3:0]M_AXI_GP0_AWQOS;
  output [3:0]M_AXI_GP0_WSTRB;
  input M_AXI_GP0_ACLK;
  input M_AXI_GP0_ARREADY;
  input M_AXI_GP0_AWREADY;
  input M_AXI_GP0_BVALID;
  input M_AXI_GP0_RLAST;
  input M_AXI_GP0_RVALID;
  input M_AXI_GP0_WREADY;
  input [11:0]M_AXI_GP0_BID;
  input [11:0]M_AXI_GP0_RID;
  input [1:0]M_AXI_GP0_BRESP;
  input [1:0]M_AXI_GP0_RRESP;
  input [31:0]M_AXI_GP0_RDATA;
  output M_AXI_GP1_ARESETN;
  output M_AXI_GP1_ARVALID;
  output M_AXI_GP1_AWVALID;
  output M_AXI_GP1_BREADY;
  output M_AXI_GP1_RREADY;
  output M_AXI_GP1_WLAST;
  output M_AXI_GP1_WVALID;
  output [11:0]M_AXI_GP1_ARID;
  output [11:0]M_AXI_GP1_AWID;
  output [11:0]M_AXI_GP1_WID;
  output [1:0]M_AXI_GP1_ARBURST;
  output [1:0]M_AXI_GP1_ARLOCK;
  output [2:0]M_AXI_GP1_ARSIZE;
  output [1:0]M_AXI_GP1_AWBURST;
  output [1:0]M_AXI_GP1_AWLOCK;
  output [2:0]M_AXI_GP1_AWSIZE;
  output [2:0]M_AXI_GP1_ARPROT;
  output [2:0]M_AXI_GP1_AWPROT;
  output [31:0]M_AXI_GP1_ARADDR;
  output [31:0]M_AXI_GP1_AWADDR;
  output [31:0]M_AXI_GP1_WDATA;
  output [3:0]M_AXI_GP1_ARCACHE;
  output [3:0]M_AXI_GP1_ARLEN;
  output [3:0]M_AXI_GP1_ARQOS;
  output [3:0]M_AXI_GP1_AWCACHE;
  output [3:0]M_AXI_GP1_AWLEN;
  output [3:0]M_AXI_GP1_AWQOS;
  output [3:0]M_AXI_GP1_WSTRB;
  input M_AXI_GP1_ACLK;
  input M_AXI_GP1_ARREADY;
  input M_AXI_GP1_AWREADY;
  input M_AXI_GP1_BVALID;
  input M_AXI_GP1_RLAST;
  input M_AXI_GP1_RVALID;
  input M_AXI_GP1_WREADY;
  input [11:0]M_AXI_GP1_BID;
  input [11:0]M_AXI_GP1_RID;
  input [1:0]M_AXI_GP1_BRESP;
  input [1:0]M_AXI_GP1_RRESP;
  input [31:0]M_AXI_GP1_RDATA;
  output S_AXI_GP0_ARESETN;
  output S_AXI_GP0_ARREADY;
  output S_AXI_GP0_AWREADY;
  output S_AXI_GP0_BVALID;
  output S_AXI_GP0_RLAST;
  output S_AXI_GP0_RVALID;
  output S_AXI_GP0_WREADY;
  output [1:0]S_AXI_GP0_BRESP;
  output [1:0]S_AXI_GP0_RRESP;
  output [31:0]S_AXI_GP0_RDATA;
  output [5:0]S_AXI_GP0_BID;
  output [5:0]S_AXI_GP0_RID;
  input S_AXI_GP0_ACLK;
  input S_AXI_GP0_ARVALID;
  input S_AXI_GP0_AWVALID;
  input S_AXI_GP0_BREADY;
  input S_AXI_GP0_RREADY;
  input S_AXI_GP0_WLAST;
  input S_AXI_GP0_WVALID;
  input [1:0]S_AXI_GP0_ARBURST;
  input [1:0]S_AXI_GP0_ARLOCK;
  input [2:0]S_AXI_GP0_ARSIZE;
  input [1:0]S_AXI_GP0_AWBURST;
  input [1:0]S_AXI_GP0_AWLOCK;
  input [2:0]S_AXI_GP0_AWSIZE;
  input [2:0]S_AXI_GP0_ARPROT;
  input [2:0]S_AXI_GP0_AWPROT;
  input [31:0]S_AXI_GP0_ARADDR;
  input [31:0]S_AXI_GP0_AWADDR;
  input [31:0]S_AXI_GP0_WDATA;
  input [3:0]S_AXI_GP0_ARCACHE;
  input [3:0]S_AXI_GP0_ARLEN;
  input [3:0]S_AXI_GP0_ARQOS;
  input [3:0]S_AXI_GP0_AWCACHE;
  input [3:0]S_AXI_GP0_AWLEN;
  input [3:0]S_AXI_GP0_AWQOS;
  input [3:0]S_AXI_GP0_WSTRB;
  input [5:0]S_AXI_GP0_ARID;
  input [5:0]S_AXI_GP0_AWID;
  input [5:0]S_AXI_GP0_WID;
  output S_AXI_GP1_ARESETN;
  output S_AXI_GP1_ARREADY;
  output S_AXI_GP1_AWREADY;
  output S_AXI_GP1_BVALID;
  output S_AXI_GP1_RLAST;
  output S_AXI_GP1_RVALID;
  output S_AXI_GP1_WREADY;
  output [1:0]S_AXI_GP1_BRESP;
  output [1:0]S_AXI_GP1_RRESP;
  output [31:0]S_AXI_GP1_RDATA;
  output [5:0]S_AXI_GP1_BID;
  output [5:0]S_AXI_GP1_RID;
  input S_AXI_GP1_ACLK;
  input S_AXI_GP1_ARVALID;
  input S_AXI_GP1_AWVALID;
  input S_AXI_GP1_BREADY;
  input S_AXI_GP1_RREADY;
  input S_AXI_GP1_WLAST;
  input S_AXI_GP1_WVALID;
  input [1:0]S_AXI_GP1_ARBURST;
  input [1:0]S_AXI_GP1_ARLOCK;
  input [2:0]S_AXI_GP1_ARSIZE;
  input [1:0]S_AXI_GP1_AWBURST;
  input [1:0]S_AXI_GP1_AWLOCK;
  input [2:0]S_AXI_GP1_AWSIZE;
  input [2:0]S_AXI_GP1_ARPROT;
  input [2:0]S_AXI_GP1_AWPROT;
  input [31:0]S_AXI_GP1_ARADDR;
  input [31:0]S_AXI_GP1_AWADDR;
  input [31:0]S_AXI_GP1_WDATA;
  input [3:0]S_AXI_GP1_ARCACHE;
  input [3:0]S_AXI_GP1_ARLEN;
  input [3:0]S_AXI_GP1_ARQOS;
  input [3:0]S_AXI_GP1_AWCACHE;
  input [3:0]S_AXI_GP1_AWLEN;
  input [3:0]S_AXI_GP1_AWQOS;
  input [3:0]S_AXI_GP1_WSTRB;
  input [5:0]S_AXI_GP1_ARID;
  input [5:0]S_AXI_GP1_AWID;
  input [5:0]S_AXI_GP1_WID;
  output S_AXI_ACP_ARESETN;
  output S_AXI_ACP_ARREADY;
  output S_AXI_ACP_AWREADY;
  output S_AXI_ACP_BVALID;
  output S_AXI_ACP_RLAST;
  output S_AXI_ACP_RVALID;
  output S_AXI_ACP_WREADY;
  output [1:0]S_AXI_ACP_BRESP;
  output [1:0]S_AXI_ACP_RRESP;
  output [2:0]S_AXI_ACP_BID;
  output [2:0]S_AXI_ACP_RID;
  output [63:0]S_AXI_ACP_RDATA;
  input S_AXI_ACP_ACLK;
  input S_AXI_ACP_ARVALID;
  input S_AXI_ACP_AWVALID;
  input S_AXI_ACP_BREADY;
  input S_AXI_ACP_RREADY;
  input S_AXI_ACP_WLAST;
  input S_AXI_ACP_WVALID;
  input [2:0]S_AXI_ACP_ARID;
  input [2:0]S_AXI_ACP_ARPROT;
  input [2:0]S_AXI_ACP_AWID;
  input [2:0]S_AXI_ACP_AWPROT;
  input [2:0]S_AXI_ACP_WID;
  input [31:0]S_AXI_ACP_ARADDR;
  input [31:0]S_AXI_ACP_AWADDR;
  input [3:0]S_AXI_ACP_ARCACHE;
  input [3:0]S_AXI_ACP_ARLEN;
  input [3:0]S_AXI_ACP_ARQOS;
  input [3:0]S_AXI_ACP_AWCACHE;
  input [3:0]S_AXI_ACP_AWLEN;
  input [3:0]S_AXI_ACP_AWQOS;
  input [1:0]S_AXI_ACP_ARBURST;
  input [1:0]S_AXI_ACP_ARLOCK;
  input [2:0]S_AXI_ACP_ARSIZE;
  input [1:0]S_AXI_ACP_AWBURST;
  input [1:0]S_AXI_ACP_AWLOCK;
  input [2:0]S_AXI_ACP_AWSIZE;
  input [4:0]S_AXI_ACP_ARUSER;
  input [4:0]S_AXI_ACP_AWUSER;
  input [63:0]S_AXI_ACP_WDATA;
  input [7:0]S_AXI_ACP_WSTRB;
  output S_AXI_HP0_ARESETN;
  output S_AXI_HP0_ARREADY;
  output S_AXI_HP0_AWREADY;
  output S_AXI_HP0_BVALID;
  output S_AXI_HP0_RLAST;
  output S_AXI_HP0_RVALID;
  output S_AXI_HP0_WREADY;
  output [1:0]S_AXI_HP0_BRESP;
  output [1:0]S_AXI_HP0_RRESP;
  output [5:0]S_AXI_HP0_BID;
  output [5:0]S_AXI_HP0_RID;
  output [63:0]S_AXI_HP0_RDATA;
  output [7:0]S_AXI_HP0_RCOUNT;
  output [7:0]S_AXI_HP0_WCOUNT;
  output [2:0]S_AXI_HP0_RACOUNT;
  output [5:0]S_AXI_HP0_WACOUNT;
  input S_AXI_HP0_ACLK;
  input S_AXI_HP0_ARVALID;
  input S_AXI_HP0_AWVALID;
  input S_AXI_HP0_BREADY;
  input S_AXI_HP0_RDISSUECAP1_EN;
  input S_AXI_HP0_RREADY;
  input S_AXI_HP0_WLAST;
  input S_AXI_HP0_WRISSUECAP1_EN;
  input S_AXI_HP0_WVALID;
  input [1:0]S_AXI_HP0_ARBURST;
  input [1:0]S_AXI_HP0_ARLOCK;
  input [2:0]S_AXI_HP0_ARSIZE;
  input [1:0]S_AXI_HP0_AWBURST;
  input [1:0]S_AXI_HP0_AWLOCK;
  input [2:0]S_AXI_HP0_AWSIZE;
  input [2:0]S_AXI_HP0_ARPROT;
  input [2:0]S_AXI_HP0_AWPROT;
  input [31:0]S_AXI_HP0_ARADDR;
  input [31:0]S_AXI_HP0_AWADDR;
  input [3:0]S_AXI_HP0_ARCACHE;
  input [3:0]S_AXI_HP0_ARLEN;
  input [3:0]S_AXI_HP0_ARQOS;
  input [3:0]S_AXI_HP0_AWCACHE;
  input [3:0]S_AXI_HP0_AWLEN;
  input [3:0]S_AXI_HP0_AWQOS;
  input [5:0]S_AXI_HP0_ARID;
  input [5:0]S_AXI_HP0_AWID;
  input [5:0]S_AXI_HP0_WID;
  input [63:0]S_AXI_HP0_WDATA;
  input [7:0]S_AXI_HP0_WSTRB;
  output S_AXI_HP1_ARESETN;
  output S_AXI_HP1_ARREADY;
  output S_AXI_HP1_AWREADY;
  output S_AXI_HP1_BVALID;
  output S_AXI_HP1_RLAST;
  output S_AXI_HP1_RVALID;
  output S_AXI_HP1_WREADY;
  output [1:0]S_AXI_HP1_BRESP;
  output [1:0]S_AXI_HP1_RRESP;
  output [5:0]S_AXI_HP1_BID;
  output [5:0]S_AXI_HP1_RID;
  output [63:0]S_AXI_HP1_RDATA;
  output [7:0]S_AXI_HP1_RCOUNT;
  output [7:0]S_AXI_HP1_WCOUNT;
  output [2:0]S_AXI_HP1_RACOUNT;
  output [5:0]S_AXI_HP1_WACOUNT;
  input S_AXI_HP1_ACLK;
  input S_AXI_HP1_ARVALID;
  input S_AXI_HP1_AWVALID;
  input S_AXI_HP1_BREADY;
  input S_AXI_HP1_RDISSUECAP1_EN;
  input S_AXI_HP1_RREADY;
  input S_AXI_HP1_WLAST;
  input S_AXI_HP1_WRISSUECAP1_EN;
  input S_AXI_HP1_WVALID;
  input [1:0]S_AXI_HP1_ARBURST;
  input [1:0]S_AXI_HP1_ARLOCK;
  input [2:0]S_AXI_HP1_ARSIZE;
  input [1:0]S_AXI_HP1_AWBURST;
  input [1:0]S_AXI_HP1_AWLOCK;
  input [2:0]S_AXI_HP1_AWSIZE;
  input [2:0]S_AXI_HP1_ARPROT;
  input [2:0]S_AXI_HP1_AWPROT;
  input [31:0]S_AXI_HP1_ARADDR;
  input [31:0]S_AXI_HP1_AWADDR;
  input [3:0]S_AXI_HP1_ARCACHE;
  input [3:0]S_AXI_HP1_ARLEN;
  input [3:0]S_AXI_HP1_ARQOS;
  input [3:0]S_AXI_HP1_AWCACHE;
  input [3:0]S_AXI_HP1_AWLEN;
  input [3:0]S_AXI_HP1_AWQOS;
  input [5:0]S_AXI_HP1_ARID;
  input [5:0]S_AXI_HP1_AWID;
  input [5:0]S_AXI_HP1_WID;
  input [63:0]S_AXI_HP1_WDATA;
  input [7:0]S_AXI_HP1_WSTRB;
  output S_AXI_HP2_ARESETN;
  output S_AXI_HP2_ARREADY;
  output S_AXI_HP2_AWREADY;
  output S_AXI_HP2_BVALID;
  output S_AXI_HP2_RLAST;
  output S_AXI_HP2_RVALID;
  output S_AXI_HP2_WREADY;
  output [1:0]S_AXI_HP2_BRESP;
  output [1:0]S_AXI_HP2_RRESP;
  output [5:0]S_AXI_HP2_BID;
  output [5:0]S_AXI_HP2_RID;
  output [63:0]S_AXI_HP2_RDATA;
  output [7:0]S_AXI_HP2_RCOUNT;
  output [7:0]S_AXI_HP2_WCOUNT;
  output [2:0]S_AXI_HP2_RACOUNT;
  output [5:0]S_AXI_HP2_WACOUNT;
  input S_AXI_HP2_ACLK;
  input S_AXI_HP2_ARVALID;
  input S_AXI_HP2_AWVALID;
  input S_AXI_HP2_BREADY;
  input S_AXI_HP2_RDISSUECAP1_EN;
  input S_AXI_HP2_RREADY;
  input S_AXI_HP2_WLAST;
  input S_AXI_HP2_WRISSUECAP1_EN;
  input S_AXI_HP2_WVALID;
  input [1:0]S_AXI_HP2_ARBURST;
  input [1:0]S_AXI_HP2_ARLOCK;
  input [2:0]S_AXI_HP2_ARSIZE;
  input [1:0]S_AXI_HP2_AWBURST;
  input [1:0]S_AXI_HP2_AWLOCK;
  input [2:0]S_AXI_HP2_AWSIZE;
  input [2:0]S_AXI_HP2_ARPROT;
  input [2:0]S_AXI_HP2_AWPROT;
  input [31:0]S_AXI_HP2_ARADDR;
  input [31:0]S_AXI_HP2_AWADDR;
  input [3:0]S_AXI_HP2_ARCACHE;
  input [3:0]S_AXI_HP2_ARLEN;
  input [3:0]S_AXI_HP2_ARQOS;
  input [3:0]S_AXI_HP2_AWCACHE;
  input [3:0]S_AXI_HP2_AWLEN;
  input [3:0]S_AXI_HP2_AWQOS;
  input [5:0]S_AXI_HP2_ARID;
  input [5:0]S_AXI_HP2_AWID;
  input [5:0]S_AXI_HP2_WID;
  input [63:0]S_AXI_HP2_WDATA;
  input [7:0]S_AXI_HP2_WSTRB;
  output S_AXI_HP3_ARESETN;
  output S_AXI_HP3_ARREADY;
  output S_AXI_HP3_AWREADY;
  output S_AXI_HP3_BVALID;
  output S_AXI_HP3_RLAST;
  output S_AXI_HP3_RVALID;
  output S_AXI_HP3_WREADY;
  output [1:0]S_AXI_HP3_BRESP;
  output [1:0]S_AXI_HP3_RRESP;
  output [5:0]S_AXI_HP3_BID;
  output [5:0]S_AXI_HP3_RID;
  output [63:0]S_AXI_HP3_RDATA;
  output [7:0]S_AXI_HP3_RCOUNT;
  output [7:0]S_AXI_HP3_WCOUNT;
  output [2:0]S_AXI_HP3_RACOUNT;
  output [5:0]S_AXI_HP3_WACOUNT;
  input S_AXI_HP3_ACLK;
  input S_AXI_HP3_ARVALID;
  input S_AXI_HP3_AWVALID;
  input S_AXI_HP3_BREADY;
  input S_AXI_HP3_RDISSUECAP1_EN;
  input S_AXI_HP3_RREADY;
  input S_AXI_HP3_WLAST;
  input S_AXI_HP3_WRISSUECAP1_EN;
  input S_AXI_HP3_WVALID;
  input [1:0]S_AXI_HP3_ARBURST;
  input [1:0]S_AXI_HP3_ARLOCK;
  input [2:0]S_AXI_HP3_ARSIZE;
  input [1:0]S_AXI_HP3_AWBURST;
  input [1:0]S_AXI_HP3_AWLOCK;
  input [2:0]S_AXI_HP3_AWSIZE;
  input [2:0]S_AXI_HP3_ARPROT;
  input [2:0]S_AXI_HP3_AWPROT;
  input [31:0]S_AXI_HP3_ARADDR;
  input [31:0]S_AXI_HP3_AWADDR;
  input [3:0]S_AXI_HP3_ARCACHE;
  input [3:0]S_AXI_HP3_ARLEN;
  input [3:0]S_AXI_HP3_ARQOS;
  input [3:0]S_AXI_HP3_AWCACHE;
  input [3:0]S_AXI_HP3_AWLEN;
  input [3:0]S_AXI_HP3_AWQOS;
  input [5:0]S_AXI_HP3_ARID;
  input [5:0]S_AXI_HP3_AWID;
  input [5:0]S_AXI_HP3_WID;
  input [63:0]S_AXI_HP3_WDATA;
  input [7:0]S_AXI_HP3_WSTRB;
  output IRQ_P2F_DMAC_ABORT;
  output IRQ_P2F_DMAC0;
  output IRQ_P2F_DMAC1;
  output IRQ_P2F_DMAC2;
  output IRQ_P2F_DMAC3;
  output IRQ_P2F_DMAC4;
  output IRQ_P2F_DMAC5;
  output IRQ_P2F_DMAC6;
  output IRQ_P2F_DMAC7;
  output IRQ_P2F_SMC;
  output IRQ_P2F_QSPI;
  output IRQ_P2F_CTI;
  output IRQ_P2F_GPIO;
  output IRQ_P2F_USB0;
  output IRQ_P2F_ENET0;
  output IRQ_P2F_ENET_WAKE0;
  output IRQ_P2F_SDIO0;
  output IRQ_P2F_I2C0;
  output IRQ_P2F_SPI0;
  output IRQ_P2F_UART0;
  output IRQ_P2F_CAN0;
  output IRQ_P2F_USB1;
  output IRQ_P2F_ENET1;
  output IRQ_P2F_ENET_WAKE1;
  output IRQ_P2F_SDIO1;
  output IRQ_P2F_I2C1;
  output IRQ_P2F_SPI1;
  output IRQ_P2F_UART1;
  output IRQ_P2F_CAN1;
  input [0:0]IRQ_F2P;
  input Core0_nFIQ;
  input Core0_nIRQ;
  input Core1_nFIQ;
  input Core1_nIRQ;
  output [1:0]DMA0_DATYPE;
  output DMA0_DAVALID;
  output DMA0_DRREADY;
  output DMA0_RSTN;
  output [1:0]DMA1_DATYPE;
  output DMA1_DAVALID;
  output DMA1_DRREADY;
  output DMA1_RSTN;
  output [1:0]DMA2_DATYPE;
  output DMA2_DAVALID;
  output DMA2_DRREADY;
  output DMA2_RSTN;
  output [1:0]DMA3_DATYPE;
  output DMA3_DAVALID;
  output DMA3_DRREADY;
  output DMA3_RSTN;
  input DMA0_ACLK;
  input DMA0_DAREADY;
  input DMA0_DRLAST;
  input DMA0_DRVALID;
  input DMA1_ACLK;
  input DMA1_DAREADY;
  input DMA1_DRLAST;
  input DMA1_DRVALID;
  input DMA2_ACLK;
  input DMA2_DAREADY;
  input DMA2_DRLAST;
  input DMA2_DRVALID;
  input DMA3_ACLK;
  input DMA3_DAREADY;
  input DMA3_DRLAST;
  input DMA3_DRVALID;
  input [1:0]DMA0_DRTYPE;
  input [1:0]DMA1_DRTYPE;
  input [1:0]DMA2_DRTYPE;
  input [1:0]DMA3_DRTYPE;
  output FCLK_CLK3;
  output FCLK_CLK2;
  output FCLK_CLK1;
  output FCLK_CLK0;
  input FCLK_CLKTRIG3_N;
  input FCLK_CLKTRIG2_N;
  input FCLK_CLKTRIG1_N;
  input FCLK_CLKTRIG0_N;
  output FCLK_RESET3_N;
  output FCLK_RESET2_N;
  output FCLK_RESET1_N;
  output FCLK_RESET0_N;
  input [31:0]FTMD_TRACEIN_DATA;
  input FTMD_TRACEIN_VALID;
  input FTMD_TRACEIN_CLK;
  input [3:0]FTMD_TRACEIN_ATID;
  input FTMT_F2P_TRIG_0;
  output FTMT_F2P_TRIGACK_0;
  input FTMT_F2P_TRIG_1;
  output FTMT_F2P_TRIGACK_1;
  input FTMT_F2P_TRIG_2;
  output FTMT_F2P_TRIGACK_2;
  input FTMT_F2P_TRIG_3;
  output FTMT_F2P_TRIGACK_3;
  input [31:0]FTMT_F2P_DEBUG;
  input FTMT_P2F_TRIGACK_0;
  output FTMT_P2F_TRIG_0;
  input FTMT_P2F_TRIGACK_1;
  output FTMT_P2F_TRIG_1;
  input FTMT_P2F_TRIGACK_2;
  output FTMT_P2F_TRIG_2;
  input FTMT_P2F_TRIGACK_3;
  output FTMT_P2F_TRIG_3;
  output [31:0]FTMT_P2F_DEBUG;
  input FPGA_IDLE_N;
  output EVENT_EVENTO;
  output [1:0]EVENT_STANDBYWFE;
  output [1:0]EVENT_STANDBYWFI;
  input EVENT_EVENTI;
  input [3:0]DDR_ARB;
  inout [53:0]MIO;
  inout DDR_CAS_n;
  inout DDR_CKE;
  inout DDR_Clk_n;
  inout DDR_Clk;
  inout DDR_CS_n;
  inout DDR_DRSTB;
  inout DDR_ODT;
  inout DDR_RAS_n;
  inout DDR_WEB;
  inout [2:0]DDR_BankAddr;
  inout [14:0]DDR_Addr;
  inout DDR_VRN;
  inout DDR_VRP;
  inout [3:0]DDR_DM;
  inout [31:0]DDR_DQ;
  inout [3:0]DDR_DQS_n;
  inout [3:0]DDR_DQS;
  inout PS_SRSTB;
  inout PS_CLK;
  inout PS_PORB;

  wire \<const0> ;
  wire CAN0_PHY_RX;
  wire CAN0_PHY_TX;
  wire CAN1_PHY_RX;
  wire CAN1_PHY_TX;
  wire Core0_nFIQ;
  wire Core0_nIRQ;
  wire Core1_nFIQ;
  wire Core1_nIRQ;
  wire [3:0]DDR_ARB;
  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire DMA0_ACLK;
  wire DMA0_DAREADY;
  wire [1:0]DMA0_DATYPE;
  wire DMA0_DAVALID;
  wire DMA0_DRLAST;
  wire DMA0_DRREADY;
  wire [1:0]DMA0_DRTYPE;
  wire DMA0_DRVALID;
  wire DMA0_RSTN;
  wire DMA1_ACLK;
  wire DMA1_DAREADY;
  wire [1:0]DMA1_DATYPE;
  wire DMA1_DAVALID;
  wire DMA1_DRLAST;
  wire DMA1_DRREADY;
  wire [1:0]DMA1_DRTYPE;
  wire DMA1_DRVALID;
  wire DMA1_RSTN;
  wire DMA2_ACLK;
  wire DMA2_DAREADY;
  wire [1:0]DMA2_DATYPE;
  wire DMA2_DAVALID;
  wire DMA2_DRLAST;
  wire DMA2_DRREADY;
  wire [1:0]DMA2_DRTYPE;
  wire DMA2_DRVALID;
  wire DMA2_RSTN;
  wire DMA3_ACLK;
  wire DMA3_DAREADY;
  wire [1:0]DMA3_DATYPE;
  wire DMA3_DAVALID;
  wire DMA3_DRLAST;
  wire DMA3_DRREADY;
  wire [1:0]DMA3_DRTYPE;
  wire DMA3_DRVALID;
  wire DMA3_RSTN;
  wire ENET0_EXT_INTIN;
  wire ENET0_GMII_RX_CLK;
  wire ENET0_GMII_TX_CLK;
  wire ENET0_MDIO_I;
  wire ENET0_MDIO_MDC;
  wire ENET0_MDIO_O;
  wire ENET0_MDIO_T;
  wire ENET0_MDIO_T_n;
  wire ENET0_PTP_DELAY_REQ_RX;
  wire ENET0_PTP_DELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_REQ_RX;
  wire ENET0_PTP_PDELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_RESP_RX;
  wire ENET0_PTP_PDELAY_RESP_TX;
  wire ENET0_PTP_SYNC_FRAME_RX;
  wire ENET0_PTP_SYNC_FRAME_TX;
  wire ENET0_SOF_RX;
  wire ENET0_SOF_TX;
  wire ENET1_EXT_INTIN;
  wire ENET1_GMII_RX_CLK;
  wire ENET1_GMII_TX_CLK;
  wire ENET1_MDIO_I;
  wire ENET1_MDIO_MDC;
  wire ENET1_MDIO_O;
  wire ENET1_MDIO_T;
  wire ENET1_MDIO_T_n;
  wire ENET1_PTP_DELAY_REQ_RX;
  wire ENET1_PTP_DELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_REQ_RX;
  wire ENET1_PTP_PDELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_RESP_RX;
  wire ENET1_PTP_PDELAY_RESP_TX;
  wire ENET1_PTP_SYNC_FRAME_RX;
  wire ENET1_PTP_SYNC_FRAME_TX;
  wire ENET1_SOF_RX;
  wire ENET1_SOF_TX;
  wire EVENT_EVENTI;
  wire EVENT_EVENTO;
  wire [1:0]EVENT_STANDBYWFE;
  wire [1:0]EVENT_STANDBYWFI;
  wire FCLK_CLK0;
  wire FCLK_CLK1;
  wire FCLK_CLK2;
  wire FCLK_CLK3;
  wire [0:0]FCLK_CLK_unbuffered;
  wire FCLK_RESET0_N;
  wire FCLK_RESET1_N;
  wire FCLK_RESET2_N;
  wire FCLK_RESET3_N;
  wire FPGA_IDLE_N;
  wire FTMD_TRACEIN_CLK;
  wire [31:0]FTMT_F2P_DEBUG;
  wire FTMT_F2P_TRIGACK_0;
  wire FTMT_F2P_TRIGACK_1;
  wire FTMT_F2P_TRIGACK_2;
  wire FTMT_F2P_TRIGACK_3;
  wire FTMT_F2P_TRIG_0;
  wire FTMT_F2P_TRIG_1;
  wire FTMT_F2P_TRIG_2;
  wire FTMT_F2P_TRIG_3;
  wire [31:0]FTMT_P2F_DEBUG;
  wire FTMT_P2F_TRIGACK_0;
  wire FTMT_P2F_TRIGACK_1;
  wire FTMT_P2F_TRIGACK_2;
  wire FTMT_P2F_TRIGACK_3;
  wire FTMT_P2F_TRIG_0;
  wire FTMT_P2F_TRIG_1;
  wire FTMT_P2F_TRIG_2;
  wire FTMT_P2F_TRIG_3;
  wire [63:0]GPIO_I;
  wire [63:0]GPIO_O;
  wire [63:0]GPIO_T;
  wire I2C0_SCL_I;
  wire I2C0_SCL_O;
  wire I2C0_SCL_T;
  wire I2C0_SCL_T_n;
  wire I2C0_SDA_I;
  wire I2C0_SDA_O;
  wire I2C0_SDA_T;
  wire I2C0_SDA_T_n;
  wire I2C1_SCL_I;
  wire I2C1_SCL_O;
  wire I2C1_SCL_T;
  wire I2C1_SCL_T_n;
  wire I2C1_SDA_I;
  wire I2C1_SDA_O;
  wire I2C1_SDA_T;
  wire I2C1_SDA_T_n;
  wire [0:0]IRQ_F2P;
  wire IRQ_P2F_CAN0;
  wire IRQ_P2F_CAN1;
  wire IRQ_P2F_CTI;
  wire IRQ_P2F_DMAC0;
  wire IRQ_P2F_DMAC1;
  wire IRQ_P2F_DMAC2;
  wire IRQ_P2F_DMAC3;
  wire IRQ_P2F_DMAC4;
  wire IRQ_P2F_DMAC5;
  wire IRQ_P2F_DMAC6;
  wire IRQ_P2F_DMAC7;
  wire IRQ_P2F_DMAC_ABORT;
  wire IRQ_P2F_ENET0;
  wire IRQ_P2F_ENET1;
  wire IRQ_P2F_ENET_WAKE0;
  wire IRQ_P2F_ENET_WAKE1;
  wire IRQ_P2F_GPIO;
  wire IRQ_P2F_I2C0;
  wire IRQ_P2F_I2C1;
  wire IRQ_P2F_QSPI;
  wire IRQ_P2F_SDIO0;
  wire IRQ_P2F_SDIO1;
  wire IRQ_P2F_SMC;
  wire IRQ_P2F_SPI0;
  wire IRQ_P2F_SPI1;
  wire IRQ_P2F_UART0;
  wire IRQ_P2F_UART1;
  wire IRQ_P2F_USB0;
  wire IRQ_P2F_USB1;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire M_AXI_GP0_ARESETN;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [1:0]\^M_AXI_GP0_ARSIZE ;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [1:0]\^M_AXI_GP0_AWSIZE ;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire M_AXI_GP1_ACLK;
  wire [31:0]M_AXI_GP1_ARADDR;
  wire [1:0]M_AXI_GP1_ARBURST;
  wire [3:0]M_AXI_GP1_ARCACHE;
  wire M_AXI_GP1_ARESETN;
  wire [11:0]M_AXI_GP1_ARID;
  wire [3:0]M_AXI_GP1_ARLEN;
  wire [1:0]M_AXI_GP1_ARLOCK;
  wire [2:0]M_AXI_GP1_ARPROT;
  wire [3:0]M_AXI_GP1_ARQOS;
  wire M_AXI_GP1_ARREADY;
  wire [1:0]\^M_AXI_GP1_ARSIZE ;
  wire M_AXI_GP1_ARVALID;
  wire [31:0]M_AXI_GP1_AWADDR;
  wire [1:0]M_AXI_GP1_AWBURST;
  wire [3:0]M_AXI_GP1_AWCACHE;
  wire [11:0]M_AXI_GP1_AWID;
  wire [3:0]M_AXI_GP1_AWLEN;
  wire [1:0]M_AXI_GP1_AWLOCK;
  wire [2:0]M_AXI_GP1_AWPROT;
  wire [3:0]M_AXI_GP1_AWQOS;
  wire M_AXI_GP1_AWREADY;
  wire [1:0]\^M_AXI_GP1_AWSIZE ;
  wire M_AXI_GP1_AWVALID;
  wire [11:0]M_AXI_GP1_BID;
  wire M_AXI_GP1_BREADY;
  wire [1:0]M_AXI_GP1_BRESP;
  wire M_AXI_GP1_BVALID;
  wire [31:0]M_AXI_GP1_RDATA;
  wire [11:0]M_AXI_GP1_RID;
  wire M_AXI_GP1_RLAST;
  wire M_AXI_GP1_RREADY;
  wire [1:0]M_AXI_GP1_RRESP;
  wire M_AXI_GP1_RVALID;
  wire [31:0]M_AXI_GP1_WDATA;
  wire [11:0]M_AXI_GP1_WID;
  wire M_AXI_GP1_WLAST;
  wire M_AXI_GP1_WREADY;
  wire [3:0]M_AXI_GP1_WSTRB;
  wire M_AXI_GP1_WVALID;
  wire PJTAG_TCK;
  wire PJTAG_TDI;
  wire PJTAG_TMS;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire SDIO0_BUSPOW;
  wire [2:0]SDIO0_BUSVOLT;
  wire SDIO0_CDN;
  wire SDIO0_CLK;
  wire SDIO0_CLK_FB;
  wire SDIO0_CMD_I;
  wire SDIO0_CMD_O;
  wire SDIO0_CMD_T;
  wire SDIO0_CMD_T_n;
  wire [3:0]SDIO0_DATA_I;
  wire [3:0]SDIO0_DATA_O;
  wire [3:0]SDIO0_DATA_T;
  wire [3:0]SDIO0_DATA_T_n;
  wire SDIO0_LED;
  wire SDIO0_WP;
  wire SDIO1_BUSPOW;
  wire [2:0]SDIO1_BUSVOLT;
  wire SDIO1_CDN;
  wire SDIO1_CLK;
  wire SDIO1_CLK_FB;
  wire SDIO1_CMD_I;
  wire SDIO1_CMD_O;
  wire SDIO1_CMD_T;
  wire SDIO1_CMD_T_n;
  wire [3:0]SDIO1_DATA_I;
  wire [3:0]SDIO1_DATA_O;
  wire [3:0]SDIO1_DATA_T;
  wire [3:0]SDIO1_DATA_T_n;
  wire SDIO1_LED;
  wire SDIO1_WP;
  wire SPI0_MISO_I;
  wire SPI0_MISO_O;
  wire SPI0_MISO_T;
  wire SPI0_MISO_T_n;
  wire SPI0_MOSI_I;
  wire SPI0_MOSI_O;
  wire SPI0_MOSI_T;
  wire SPI0_MOSI_T_n;
  wire SPI0_SCLK_I;
  wire SPI0_SCLK_O;
  wire SPI0_SCLK_T;
  wire SPI0_SCLK_T_n;
  wire SPI0_SS1_O;
  wire SPI0_SS2_O;
  wire SPI0_SS_I;
  wire SPI0_SS_O;
  wire SPI0_SS_T;
  wire SPI0_SS_T_n;
  wire SPI1_MISO_I;
  wire SPI1_MISO_O;
  wire SPI1_MISO_T;
  wire SPI1_MISO_T_n;
  wire SPI1_MOSI_I;
  wire SPI1_MOSI_O;
  wire SPI1_MOSI_T;
  wire SPI1_MOSI_T_n;
  wire SPI1_SCLK_I;
  wire SPI1_SCLK_O;
  wire SPI1_SCLK_T;
  wire SPI1_SCLK_T_n;
  wire SPI1_SS1_O;
  wire SPI1_SS2_O;
  wire SPI1_SS_I;
  wire SPI1_SS_O;
  wire SPI1_SS_T;
  wire SPI1_SS_T_n;
  wire SRAM_INTIN;
  wire S_AXI_ACP_ACLK;
  wire [31:0]S_AXI_ACP_ARADDR;
  wire [1:0]S_AXI_ACP_ARBURST;
  wire [3:0]S_AXI_ACP_ARCACHE;
  wire S_AXI_ACP_ARESETN;
  wire [2:0]S_AXI_ACP_ARID;
  wire [3:0]S_AXI_ACP_ARLEN;
  wire [1:0]S_AXI_ACP_ARLOCK;
  wire [2:0]S_AXI_ACP_ARPROT;
  wire [3:0]S_AXI_ACP_ARQOS;
  wire S_AXI_ACP_ARREADY;
  wire [2:0]S_AXI_ACP_ARSIZE;
  wire [4:0]S_AXI_ACP_ARUSER;
  wire S_AXI_ACP_ARVALID;
  wire [31:0]S_AXI_ACP_AWADDR;
  wire [1:0]S_AXI_ACP_AWBURST;
  wire [3:0]S_AXI_ACP_AWCACHE;
  wire [2:0]S_AXI_ACP_AWID;
  wire [3:0]S_AXI_ACP_AWLEN;
  wire [1:0]S_AXI_ACP_AWLOCK;
  wire [2:0]S_AXI_ACP_AWPROT;
  wire [3:0]S_AXI_ACP_AWQOS;
  wire S_AXI_ACP_AWREADY;
  wire [2:0]S_AXI_ACP_AWSIZE;
  wire [4:0]S_AXI_ACP_AWUSER;
  wire S_AXI_ACP_AWVALID;
  wire [2:0]S_AXI_ACP_BID;
  wire S_AXI_ACP_BREADY;
  wire [1:0]S_AXI_ACP_BRESP;
  wire S_AXI_ACP_BVALID;
  wire [63:0]S_AXI_ACP_RDATA;
  wire [2:0]S_AXI_ACP_RID;
  wire S_AXI_ACP_RLAST;
  wire S_AXI_ACP_RREADY;
  wire [1:0]S_AXI_ACP_RRESP;
  wire S_AXI_ACP_RVALID;
  wire [63:0]S_AXI_ACP_WDATA;
  wire [2:0]S_AXI_ACP_WID;
  wire S_AXI_ACP_WLAST;
  wire S_AXI_ACP_WREADY;
  wire [7:0]S_AXI_ACP_WSTRB;
  wire S_AXI_ACP_WVALID;
  wire S_AXI_GP0_ACLK;
  wire [31:0]S_AXI_GP0_ARADDR;
  wire [1:0]S_AXI_GP0_ARBURST;
  wire [3:0]S_AXI_GP0_ARCACHE;
  wire S_AXI_GP0_ARESETN;
  wire [5:0]S_AXI_GP0_ARID;
  wire [3:0]S_AXI_GP0_ARLEN;
  wire [1:0]S_AXI_GP0_ARLOCK;
  wire [2:0]S_AXI_GP0_ARPROT;
  wire [3:0]S_AXI_GP0_ARQOS;
  wire S_AXI_GP0_ARREADY;
  wire [2:0]S_AXI_GP0_ARSIZE;
  wire S_AXI_GP0_ARVALID;
  wire [31:0]S_AXI_GP0_AWADDR;
  wire [1:0]S_AXI_GP0_AWBURST;
  wire [3:0]S_AXI_GP0_AWCACHE;
  wire [5:0]S_AXI_GP0_AWID;
  wire [3:0]S_AXI_GP0_AWLEN;
  wire [1:0]S_AXI_GP0_AWLOCK;
  wire [2:0]S_AXI_GP0_AWPROT;
  wire [3:0]S_AXI_GP0_AWQOS;
  wire S_AXI_GP0_AWREADY;
  wire [2:0]S_AXI_GP0_AWSIZE;
  wire S_AXI_GP0_AWVALID;
  wire [5:0]S_AXI_GP0_BID;
  wire S_AXI_GP0_BREADY;
  wire [1:0]S_AXI_GP0_BRESP;
  wire S_AXI_GP0_BVALID;
  wire [31:0]S_AXI_GP0_RDATA;
  wire [5:0]S_AXI_GP0_RID;
  wire S_AXI_GP0_RLAST;
  wire S_AXI_GP0_RREADY;
  wire [1:0]S_AXI_GP0_RRESP;
  wire S_AXI_GP0_RVALID;
  wire [31:0]S_AXI_GP0_WDATA;
  wire [5:0]S_AXI_GP0_WID;
  wire S_AXI_GP0_WLAST;
  wire S_AXI_GP0_WREADY;
  wire [3:0]S_AXI_GP0_WSTRB;
  wire S_AXI_GP0_WVALID;
  wire S_AXI_GP1_ACLK;
  wire [31:0]S_AXI_GP1_ARADDR;
  wire [1:0]S_AXI_GP1_ARBURST;
  wire [3:0]S_AXI_GP1_ARCACHE;
  wire S_AXI_GP1_ARESETN;
  wire [5:0]S_AXI_GP1_ARID;
  wire [3:0]S_AXI_GP1_ARLEN;
  wire [1:0]S_AXI_GP1_ARLOCK;
  wire [2:0]S_AXI_GP1_ARPROT;
  wire [3:0]S_AXI_GP1_ARQOS;
  wire S_AXI_GP1_ARREADY;
  wire [2:0]S_AXI_GP1_ARSIZE;
  wire S_AXI_GP1_ARVALID;
  wire [31:0]S_AXI_GP1_AWADDR;
  wire [1:0]S_AXI_GP1_AWBURST;
  wire [3:0]S_AXI_GP1_AWCACHE;
  wire [5:0]S_AXI_GP1_AWID;
  wire [3:0]S_AXI_GP1_AWLEN;
  wire [1:0]S_AXI_GP1_AWLOCK;
  wire [2:0]S_AXI_GP1_AWPROT;
  wire [3:0]S_AXI_GP1_AWQOS;
  wire S_AXI_GP1_AWREADY;
  wire [2:0]S_AXI_GP1_AWSIZE;
  wire S_AXI_GP1_AWVALID;
  wire [5:0]S_AXI_GP1_BID;
  wire S_AXI_GP1_BREADY;
  wire [1:0]S_AXI_GP1_BRESP;
  wire S_AXI_GP1_BVALID;
  wire [31:0]S_AXI_GP1_RDATA;
  wire [5:0]S_AXI_GP1_RID;
  wire S_AXI_GP1_RLAST;
  wire S_AXI_GP1_RREADY;
  wire [1:0]S_AXI_GP1_RRESP;
  wire S_AXI_GP1_RVALID;
  wire [31:0]S_AXI_GP1_WDATA;
  wire [5:0]S_AXI_GP1_WID;
  wire S_AXI_GP1_WLAST;
  wire S_AXI_GP1_WREADY;
  wire [3:0]S_AXI_GP1_WSTRB;
  wire S_AXI_GP1_WVALID;
  wire S_AXI_HP0_ACLK;
  wire [31:0]S_AXI_HP0_ARADDR;
  wire [1:0]S_AXI_HP0_ARBURST;
  wire [3:0]S_AXI_HP0_ARCACHE;
  wire S_AXI_HP0_ARESETN;
  wire [5:0]S_AXI_HP0_ARID;
  wire [3:0]S_AXI_HP0_ARLEN;
  wire [1:0]S_AXI_HP0_ARLOCK;
  wire [2:0]S_AXI_HP0_ARPROT;
  wire [3:0]S_AXI_HP0_ARQOS;
  wire S_AXI_HP0_ARREADY;
  wire [2:0]S_AXI_HP0_ARSIZE;
  wire S_AXI_HP0_ARVALID;
  wire [31:0]S_AXI_HP0_AWADDR;
  wire [1:0]S_AXI_HP0_AWBURST;
  wire [3:0]S_AXI_HP0_AWCACHE;
  wire [5:0]S_AXI_HP0_AWID;
  wire [3:0]S_AXI_HP0_AWLEN;
  wire [1:0]S_AXI_HP0_AWLOCK;
  wire [2:0]S_AXI_HP0_AWPROT;
  wire [3:0]S_AXI_HP0_AWQOS;
  wire S_AXI_HP0_AWREADY;
  wire [2:0]S_AXI_HP0_AWSIZE;
  wire S_AXI_HP0_AWVALID;
  wire [5:0]S_AXI_HP0_BID;
  wire S_AXI_HP0_BREADY;
  wire [1:0]S_AXI_HP0_BRESP;
  wire S_AXI_HP0_BVALID;
  wire [2:0]S_AXI_HP0_RACOUNT;
  wire [7:0]S_AXI_HP0_RCOUNT;
  wire [63:0]S_AXI_HP0_RDATA;
  wire S_AXI_HP0_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP0_RID;
  wire S_AXI_HP0_RLAST;
  wire S_AXI_HP0_RREADY;
  wire [1:0]S_AXI_HP0_RRESP;
  wire S_AXI_HP0_RVALID;
  wire [5:0]S_AXI_HP0_WACOUNT;
  wire [7:0]S_AXI_HP0_WCOUNT;
  wire [63:0]S_AXI_HP0_WDATA;
  wire [5:0]S_AXI_HP0_WID;
  wire S_AXI_HP0_WLAST;
  wire S_AXI_HP0_WREADY;
  wire S_AXI_HP0_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP0_WSTRB;
  wire S_AXI_HP0_WVALID;
  wire S_AXI_HP1_ACLK;
  wire [31:0]S_AXI_HP1_ARADDR;
  wire [1:0]S_AXI_HP1_ARBURST;
  wire [3:0]S_AXI_HP1_ARCACHE;
  wire S_AXI_HP1_ARESETN;
  wire [5:0]S_AXI_HP1_ARID;
  wire [3:0]S_AXI_HP1_ARLEN;
  wire [1:0]S_AXI_HP1_ARLOCK;
  wire [2:0]S_AXI_HP1_ARPROT;
  wire [3:0]S_AXI_HP1_ARQOS;
  wire S_AXI_HP1_ARREADY;
  wire [2:0]S_AXI_HP1_ARSIZE;
  wire S_AXI_HP1_ARVALID;
  wire [31:0]S_AXI_HP1_AWADDR;
  wire [1:0]S_AXI_HP1_AWBURST;
  wire [3:0]S_AXI_HP1_AWCACHE;
  wire [5:0]S_AXI_HP1_AWID;
  wire [3:0]S_AXI_HP1_AWLEN;
  wire [1:0]S_AXI_HP1_AWLOCK;
  wire [2:0]S_AXI_HP1_AWPROT;
  wire [3:0]S_AXI_HP1_AWQOS;
  wire S_AXI_HP1_AWREADY;
  wire [2:0]S_AXI_HP1_AWSIZE;
  wire S_AXI_HP1_AWVALID;
  wire [5:0]S_AXI_HP1_BID;
  wire S_AXI_HP1_BREADY;
  wire [1:0]S_AXI_HP1_BRESP;
  wire S_AXI_HP1_BVALID;
  wire [2:0]S_AXI_HP1_RACOUNT;
  wire [7:0]S_AXI_HP1_RCOUNT;
  wire [63:0]S_AXI_HP1_RDATA;
  wire S_AXI_HP1_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP1_RID;
  wire S_AXI_HP1_RLAST;
  wire S_AXI_HP1_RREADY;
  wire [1:0]S_AXI_HP1_RRESP;
  wire S_AXI_HP1_RVALID;
  wire [5:0]S_AXI_HP1_WACOUNT;
  wire [7:0]S_AXI_HP1_WCOUNT;
  wire [63:0]S_AXI_HP1_WDATA;
  wire [5:0]S_AXI_HP1_WID;
  wire S_AXI_HP1_WLAST;
  wire S_AXI_HP1_WREADY;
  wire S_AXI_HP1_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP1_WSTRB;
  wire S_AXI_HP1_WVALID;
  wire S_AXI_HP2_ACLK;
  wire [31:0]S_AXI_HP2_ARADDR;
  wire [1:0]S_AXI_HP2_ARBURST;
  wire [3:0]S_AXI_HP2_ARCACHE;
  wire S_AXI_HP2_ARESETN;
  wire [5:0]S_AXI_HP2_ARID;
  wire [3:0]S_AXI_HP2_ARLEN;
  wire [1:0]S_AXI_HP2_ARLOCK;
  wire [2:0]S_AXI_HP2_ARPROT;
  wire [3:0]S_AXI_HP2_ARQOS;
  wire S_AXI_HP2_ARREADY;
  wire [2:0]S_AXI_HP2_ARSIZE;
  wire S_AXI_HP2_ARVALID;
  wire [31:0]S_AXI_HP2_AWADDR;
  wire [1:0]S_AXI_HP2_AWBURST;
  wire [3:0]S_AXI_HP2_AWCACHE;
  wire [5:0]S_AXI_HP2_AWID;
  wire [3:0]S_AXI_HP2_AWLEN;
  wire [1:0]S_AXI_HP2_AWLOCK;
  wire [2:0]S_AXI_HP2_AWPROT;
  wire [3:0]S_AXI_HP2_AWQOS;
  wire S_AXI_HP2_AWREADY;
  wire [2:0]S_AXI_HP2_AWSIZE;
  wire S_AXI_HP2_AWVALID;
  wire [5:0]S_AXI_HP2_BID;
  wire S_AXI_HP2_BREADY;
  wire [1:0]S_AXI_HP2_BRESP;
  wire S_AXI_HP2_BVALID;
  wire [2:0]S_AXI_HP2_RACOUNT;
  wire [7:0]S_AXI_HP2_RCOUNT;
  wire [63:0]S_AXI_HP2_RDATA;
  wire S_AXI_HP2_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP2_RID;
  wire S_AXI_HP2_RLAST;
  wire S_AXI_HP2_RREADY;
  wire [1:0]S_AXI_HP2_RRESP;
  wire S_AXI_HP2_RVALID;
  wire [5:0]S_AXI_HP2_WACOUNT;
  wire [7:0]S_AXI_HP2_WCOUNT;
  wire [63:0]S_AXI_HP2_WDATA;
  wire [5:0]S_AXI_HP2_WID;
  wire S_AXI_HP2_WLAST;
  wire S_AXI_HP2_WREADY;
  wire S_AXI_HP2_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP2_WSTRB;
  wire S_AXI_HP2_WVALID;
  wire S_AXI_HP3_ACLK;
  wire [31:0]S_AXI_HP3_ARADDR;
  wire [1:0]S_AXI_HP3_ARBURST;
  wire [3:0]S_AXI_HP3_ARCACHE;
  wire S_AXI_HP3_ARESETN;
  wire [5:0]S_AXI_HP3_ARID;
  wire [3:0]S_AXI_HP3_ARLEN;
  wire [1:0]S_AXI_HP3_ARLOCK;
  wire [2:0]S_AXI_HP3_ARPROT;
  wire [3:0]S_AXI_HP3_ARQOS;
  wire S_AXI_HP3_ARREADY;
  wire [2:0]S_AXI_HP3_ARSIZE;
  wire S_AXI_HP3_ARVALID;
  wire [31:0]S_AXI_HP3_AWADDR;
  wire [1:0]S_AXI_HP3_AWBURST;
  wire [3:0]S_AXI_HP3_AWCACHE;
  wire [5:0]S_AXI_HP3_AWID;
  wire [3:0]S_AXI_HP3_AWLEN;
  wire [1:0]S_AXI_HP3_AWLOCK;
  wire [2:0]S_AXI_HP3_AWPROT;
  wire [3:0]S_AXI_HP3_AWQOS;
  wire S_AXI_HP3_AWREADY;
  wire [2:0]S_AXI_HP3_AWSIZE;
  wire S_AXI_HP3_AWVALID;
  wire [5:0]S_AXI_HP3_BID;
  wire S_AXI_HP3_BREADY;
  wire [1:0]S_AXI_HP3_BRESP;
  wire S_AXI_HP3_BVALID;
  wire [2:0]S_AXI_HP3_RACOUNT;
  wire [7:0]S_AXI_HP3_RCOUNT;
  wire [63:0]S_AXI_HP3_RDATA;
  wire S_AXI_HP3_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP3_RID;
  wire S_AXI_HP3_RLAST;
  wire S_AXI_HP3_RREADY;
  wire [1:0]S_AXI_HP3_RRESP;
  wire S_AXI_HP3_RVALID;
  wire [5:0]S_AXI_HP3_WACOUNT;
  wire [7:0]S_AXI_HP3_WCOUNT;
  wire [63:0]S_AXI_HP3_WDATA;
  wire [5:0]S_AXI_HP3_WID;
  wire S_AXI_HP3_WLAST;
  wire S_AXI_HP3_WREADY;
  wire S_AXI_HP3_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP3_WSTRB;
  wire S_AXI_HP3_WVALID;
  wire TRACE_CLK;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire \TRACE_CTL_PIPE[7] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[0] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[1] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[2] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[3] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[4] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[5] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[6] ;
  (* RTL_KEEP = "true" *) wire [1:0]\TRACE_DATA_PIPE[7] ;
  wire TTC0_CLK0_IN;
  wire TTC0_CLK1_IN;
  wire TTC0_CLK2_IN;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire TTC1_CLK0_IN;
  wire TTC1_CLK1_IN;
  wire TTC1_CLK2_IN;
  wire TTC1_WAVE0_OUT;
  wire TTC1_WAVE1_OUT;
  wire TTC1_WAVE2_OUT;
  wire UART0_CTSN;
  wire UART0_DCDN;
  wire UART0_DSRN;
  wire UART0_DTRN;
  wire UART0_RIN;
  wire UART0_RTSN;
  wire UART0_RX;
  wire UART0_TX;
  wire UART1_CTSN;
  wire UART1_DCDN;
  wire UART1_DSRN;
  wire UART1_DTRN;
  wire UART1_RIN;
  wire UART1_RTSN;
  wire UART1_RX;
  wire UART1_TX;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire [1:0]USB1_PORT_INDCTL;
  wire USB1_VBUS_PWRFAULT;
  wire USB1_VBUS_PWRSELECT;
  wire WDT_CLK_IN;
  wire WDT_RST_OUT;
  wire [14:0]buffered_DDR_Addr;
  wire [2:0]buffered_DDR_BankAddr;
  wire buffered_DDR_CAS_n;
  wire buffered_DDR_CKE;
  wire buffered_DDR_CS_n;
  wire buffered_DDR_Clk;
  wire buffered_DDR_Clk_n;
  wire [3:0]buffered_DDR_DM;
  wire [31:0]buffered_DDR_DQ;
  wire [3:0]buffered_DDR_DQS;
  wire [3:0]buffered_DDR_DQS_n;
  wire buffered_DDR_DRSTB;
  wire buffered_DDR_ODT;
  wire buffered_DDR_RAS_n;
  wire buffered_DDR_VRN;
  wire buffered_DDR_VRP;
  wire buffered_DDR_WEB;
  wire [53:0]buffered_MIO;
  wire buffered_PS_CLK;
  wire buffered_PS_PORB;
  wire buffered_PS_SRSTB;
  wire [63:0]gpio_out_t_n;
  wire NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOTRACECTL_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED;
  wire [31:0]NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED;

  assign ENET0_GMII_TXD[7] = \<const0> ;
  assign ENET0_GMII_TXD[6] = \<const0> ;
  assign ENET0_GMII_TXD[5] = \<const0> ;
  assign ENET0_GMII_TXD[4] = \<const0> ;
  assign ENET0_GMII_TXD[3] = \<const0> ;
  assign ENET0_GMII_TXD[2] = \<const0> ;
  assign ENET0_GMII_TXD[1] = \<const0> ;
  assign ENET0_GMII_TXD[0] = \<const0> ;
  assign ENET0_GMII_TX_EN = \<const0> ;
  assign ENET0_GMII_TX_ER = \<const0> ;
  assign ENET1_GMII_TXD[7] = \<const0> ;
  assign ENET1_GMII_TXD[6] = \<const0> ;
  assign ENET1_GMII_TXD[5] = \<const0> ;
  assign ENET1_GMII_TXD[4] = \<const0> ;
  assign ENET1_GMII_TXD[3] = \<const0> ;
  assign ENET1_GMII_TXD[2] = \<const0> ;
  assign ENET1_GMII_TXD[1] = \<const0> ;
  assign ENET1_GMII_TXD[0] = \<const0> ;
  assign ENET1_GMII_TX_EN = \<const0> ;
  assign ENET1_GMII_TX_ER = \<const0> ;
  assign M_AXI_GP0_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP0_ARSIZE[1:0] = \^M_AXI_GP0_ARSIZE [1:0];
  assign M_AXI_GP0_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP0_AWSIZE[1:0] = \^M_AXI_GP0_AWSIZE [1:0];
  assign M_AXI_GP1_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP1_ARSIZE[1:0] = \^M_AXI_GP1_ARSIZE [1:0];
  assign M_AXI_GP1_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP1_AWSIZE[1:0] = \^M_AXI_GP1_AWSIZE [1:0];
  assign PJTAG_TDO = \<const0> ;
  assign TRACE_CLK_OUT = \<const0> ;
  assign TRACE_CTL = \TRACE_CTL_PIPE[0] ;
  assign TRACE_DATA[1:0] = \TRACE_DATA_PIPE[0] ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CAS_n_BIBUF
       (.IO(buffered_DDR_CAS_n),
        .PAD(DDR_CAS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CKE_BIBUF
       (.IO(buffered_DDR_CKE),
        .PAD(DDR_CKE));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_CS_n_BIBUF
       (.IO(buffered_DDR_CS_n),
        .PAD(DDR_CS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_Clk_BIBUF
       (.IO(buffered_DDR_Clk),
        .PAD(DDR_Clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_Clk_n_BIBUF
       (.IO(buffered_DDR_Clk_n),
        .PAD(DDR_Clk_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_DRSTB_BIBUF
       (.IO(buffered_DDR_DRSTB),
        .PAD(DDR_DRSTB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_ODT_BIBUF
       (.IO(buffered_DDR_ODT),
        .PAD(DDR_ODT));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_RAS_n_BIBUF
       (.IO(buffered_DDR_RAS_n),
        .PAD(DDR_RAS_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_VRN_BIBUF
       (.IO(buffered_DDR_VRN),
        .PAD(DDR_VRN));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_VRP_BIBUF
       (.IO(buffered_DDR_VRP),
        .PAD(DDR_VRP));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF DDR_WEB_BIBUF
       (.IO(buffered_DDR_WEB),
        .PAD(DDR_WEB));
  LUT1 #(
    .INIT(2'h1)) 
    ENET0_MDIO_T_INST_0
       (.I0(ENET0_MDIO_T_n),
        .O(ENET0_MDIO_T));
  LUT1 #(
    .INIT(2'h1)) 
    ENET1_MDIO_T_INST_0
       (.I0(ENET1_MDIO_T_n),
        .O(ENET1_MDIO_T));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[0]_INST_0 
       (.I0(gpio_out_t_n[0]),
        .O(GPIO_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[10]_INST_0 
       (.I0(gpio_out_t_n[10]),
        .O(GPIO_T[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[11]_INST_0 
       (.I0(gpio_out_t_n[11]),
        .O(GPIO_T[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[12]_INST_0 
       (.I0(gpio_out_t_n[12]),
        .O(GPIO_T[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[13]_INST_0 
       (.I0(gpio_out_t_n[13]),
        .O(GPIO_T[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[14]_INST_0 
       (.I0(gpio_out_t_n[14]),
        .O(GPIO_T[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[15]_INST_0 
       (.I0(gpio_out_t_n[15]),
        .O(GPIO_T[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[16]_INST_0 
       (.I0(gpio_out_t_n[16]),
        .O(GPIO_T[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[17]_INST_0 
       (.I0(gpio_out_t_n[17]),
        .O(GPIO_T[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[18]_INST_0 
       (.I0(gpio_out_t_n[18]),
        .O(GPIO_T[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[19]_INST_0 
       (.I0(gpio_out_t_n[19]),
        .O(GPIO_T[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[1]_INST_0 
       (.I0(gpio_out_t_n[1]),
        .O(GPIO_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[20]_INST_0 
       (.I0(gpio_out_t_n[20]),
        .O(GPIO_T[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[21]_INST_0 
       (.I0(gpio_out_t_n[21]),
        .O(GPIO_T[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[22]_INST_0 
       (.I0(gpio_out_t_n[22]),
        .O(GPIO_T[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[23]_INST_0 
       (.I0(gpio_out_t_n[23]),
        .O(GPIO_T[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[24]_INST_0 
       (.I0(gpio_out_t_n[24]),
        .O(GPIO_T[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[25]_INST_0 
       (.I0(gpio_out_t_n[25]),
        .O(GPIO_T[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[26]_INST_0 
       (.I0(gpio_out_t_n[26]),
        .O(GPIO_T[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[27]_INST_0 
       (.I0(gpio_out_t_n[27]),
        .O(GPIO_T[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[28]_INST_0 
       (.I0(gpio_out_t_n[28]),
        .O(GPIO_T[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[29]_INST_0 
       (.I0(gpio_out_t_n[29]),
        .O(GPIO_T[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[2]_INST_0 
       (.I0(gpio_out_t_n[2]),
        .O(GPIO_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[30]_INST_0 
       (.I0(gpio_out_t_n[30]),
        .O(GPIO_T[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[31]_INST_0 
       (.I0(gpio_out_t_n[31]),
        .O(GPIO_T[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[32]_INST_0 
       (.I0(gpio_out_t_n[32]),
        .O(GPIO_T[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[33]_INST_0 
       (.I0(gpio_out_t_n[33]),
        .O(GPIO_T[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[34]_INST_0 
       (.I0(gpio_out_t_n[34]),
        .O(GPIO_T[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[35]_INST_0 
       (.I0(gpio_out_t_n[35]),
        .O(GPIO_T[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[36]_INST_0 
       (.I0(gpio_out_t_n[36]),
        .O(GPIO_T[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[37]_INST_0 
       (.I0(gpio_out_t_n[37]),
        .O(GPIO_T[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[38]_INST_0 
       (.I0(gpio_out_t_n[38]),
        .O(GPIO_T[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[39]_INST_0 
       (.I0(gpio_out_t_n[39]),
        .O(GPIO_T[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[3]_INST_0 
       (.I0(gpio_out_t_n[3]),
        .O(GPIO_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[40]_INST_0 
       (.I0(gpio_out_t_n[40]),
        .O(GPIO_T[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[41]_INST_0 
       (.I0(gpio_out_t_n[41]),
        .O(GPIO_T[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[42]_INST_0 
       (.I0(gpio_out_t_n[42]),
        .O(GPIO_T[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[43]_INST_0 
       (.I0(gpio_out_t_n[43]),
        .O(GPIO_T[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[44]_INST_0 
       (.I0(gpio_out_t_n[44]),
        .O(GPIO_T[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[45]_INST_0 
       (.I0(gpio_out_t_n[45]),
        .O(GPIO_T[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[46]_INST_0 
       (.I0(gpio_out_t_n[46]),
        .O(GPIO_T[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[47]_INST_0 
       (.I0(gpio_out_t_n[47]),
        .O(GPIO_T[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[48]_INST_0 
       (.I0(gpio_out_t_n[48]),
        .O(GPIO_T[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[49]_INST_0 
       (.I0(gpio_out_t_n[49]),
        .O(GPIO_T[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[4]_INST_0 
       (.I0(gpio_out_t_n[4]),
        .O(GPIO_T[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[50]_INST_0 
       (.I0(gpio_out_t_n[50]),
        .O(GPIO_T[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[51]_INST_0 
       (.I0(gpio_out_t_n[51]),
        .O(GPIO_T[51]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[52]_INST_0 
       (.I0(gpio_out_t_n[52]),
        .O(GPIO_T[52]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[53]_INST_0 
       (.I0(gpio_out_t_n[53]),
        .O(GPIO_T[53]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[54]_INST_0 
       (.I0(gpio_out_t_n[54]),
        .O(GPIO_T[54]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[55]_INST_0 
       (.I0(gpio_out_t_n[55]),
        .O(GPIO_T[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[56]_INST_0 
       (.I0(gpio_out_t_n[56]),
        .O(GPIO_T[56]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[57]_INST_0 
       (.I0(gpio_out_t_n[57]),
        .O(GPIO_T[57]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[58]_INST_0 
       (.I0(gpio_out_t_n[58]),
        .O(GPIO_T[58]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[59]_INST_0 
       (.I0(gpio_out_t_n[59]),
        .O(GPIO_T[59]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[5]_INST_0 
       (.I0(gpio_out_t_n[5]),
        .O(GPIO_T[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[60]_INST_0 
       (.I0(gpio_out_t_n[60]),
        .O(GPIO_T[60]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[61]_INST_0 
       (.I0(gpio_out_t_n[61]),
        .O(GPIO_T[61]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[62]_INST_0 
       (.I0(gpio_out_t_n[62]),
        .O(GPIO_T[62]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[63]_INST_0 
       (.I0(gpio_out_t_n[63]),
        .O(GPIO_T[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[6]_INST_0 
       (.I0(gpio_out_t_n[6]),
        .O(GPIO_T[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[7]_INST_0 
       (.I0(gpio_out_t_n[7]),
        .O(GPIO_T[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[8]_INST_0 
       (.I0(gpio_out_t_n[8]),
        .O(GPIO_T[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GPIO_T[9]_INST_0 
       (.I0(gpio_out_t_n[9]),
        .O(GPIO_T[9]));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SCL_T_INST_0
       (.I0(I2C0_SCL_T_n),
        .O(I2C0_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C0_SDA_T_INST_0
       (.I0(I2C0_SDA_T_n),
        .O(I2C0_SDA_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SCL_T_INST_0
       (.I0(I2C1_SCL_T_n),
        .O(I2C1_SCL_T));
  LUT1 #(
    .INIT(2'h1)) 
    I2C1_SDA_T_INST_0
       (.I0(I2C1_SDA_T_n),
        .O(I2C1_SDA_T));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PS7 PS7_i
       (.DDRA(buffered_DDR_Addr),
        .DDRARB(DDR_ARB),
        .DDRBA(buffered_DDR_BankAddr),
        .DDRCASB(buffered_DDR_CAS_n),
        .DDRCKE(buffered_DDR_CKE),
        .DDRCKN(buffered_DDR_Clk_n),
        .DDRCKP(buffered_DDR_Clk),
        .DDRCSB(buffered_DDR_CS_n),
        .DDRDM(buffered_DDR_DM),
        .DDRDQ(buffered_DDR_DQ),
        .DDRDQSN(buffered_DDR_DQS_n),
        .DDRDQSP(buffered_DDR_DQS),
        .DDRDRSTB(buffered_DDR_DRSTB),
        .DDRODT(buffered_DDR_ODT),
        .DDRRASB(buffered_DDR_RAS_n),
        .DDRVRN(buffered_DDR_VRN),
        .DDRVRP(buffered_DDR_VRP),
        .DDRWEB(buffered_DDR_WEB),
        .DMA0ACLK(DMA0_ACLK),
        .DMA0DAREADY(DMA0_DAREADY),
        .DMA0DATYPE(DMA0_DATYPE),
        .DMA0DAVALID(DMA0_DAVALID),
        .DMA0DRLAST(DMA0_DRLAST),
        .DMA0DRREADY(DMA0_DRREADY),
        .DMA0DRTYPE(DMA0_DRTYPE),
        .DMA0DRVALID(DMA0_DRVALID),
        .DMA0RSTN(DMA0_RSTN),
        .DMA1ACLK(DMA1_ACLK),
        .DMA1DAREADY(DMA1_DAREADY),
        .DMA1DATYPE(DMA1_DATYPE),
        .DMA1DAVALID(DMA1_DAVALID),
        .DMA1DRLAST(DMA1_DRLAST),
        .DMA1DRREADY(DMA1_DRREADY),
        .DMA1DRTYPE(DMA1_DRTYPE),
        .DMA1DRVALID(DMA1_DRVALID),
        .DMA1RSTN(DMA1_RSTN),
        .DMA2ACLK(DMA2_ACLK),
        .DMA2DAREADY(DMA2_DAREADY),
        .DMA2DATYPE(DMA2_DATYPE),
        .DMA2DAVALID(DMA2_DAVALID),
        .DMA2DRLAST(DMA2_DRLAST),
        .DMA2DRREADY(DMA2_DRREADY),
        .DMA2DRTYPE(DMA2_DRTYPE),
        .DMA2DRVALID(DMA2_DRVALID),
        .DMA2RSTN(DMA2_RSTN),
        .DMA3ACLK(DMA3_ACLK),
        .DMA3DAREADY(DMA3_DAREADY),
        .DMA3DATYPE(DMA3_DATYPE),
        .DMA3DAVALID(DMA3_DAVALID),
        .DMA3DRLAST(DMA3_DRLAST),
        .DMA3DRREADY(DMA3_DRREADY),
        .DMA3DRTYPE(DMA3_DRTYPE),
        .DMA3DRVALID(DMA3_DRVALID),
        .DMA3RSTN(DMA3_RSTN),
        .EMIOCAN0PHYRX(CAN0_PHY_RX),
        .EMIOCAN0PHYTX(CAN0_PHY_TX),
        .EMIOCAN1PHYRX(CAN1_PHY_RX),
        .EMIOCAN1PHYTX(CAN1_PHY_TX),
        .EMIOENET0EXTINTIN(ENET0_EXT_INTIN),
        .EMIOENET0GMIICOL(1'b0),
        .EMIOENET0GMIICRS(1'b0),
        .EMIOENET0GMIIRXCLK(ENET0_GMII_RX_CLK),
        .EMIOENET0GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET0GMIIRXDV(1'b0),
        .EMIOENET0GMIIRXER(1'b0),
        .EMIOENET0GMIITXCLK(ENET0_GMII_TX_CLK),
        .EMIOENET0GMIITXD(NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET0GMIITXEN(NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED),
        .EMIOENET0GMIITXER(NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED),
        .EMIOENET0MDIOI(ENET0_MDIO_I),
        .EMIOENET0MDIOMDC(ENET0_MDIO_MDC),
        .EMIOENET0MDIOO(ENET0_MDIO_O),
        .EMIOENET0MDIOTN(ENET0_MDIO_T_n),
        .EMIOENET0PTPDELAYREQRX(ENET0_PTP_DELAY_REQ_RX),
        .EMIOENET0PTPDELAYREQTX(ENET0_PTP_DELAY_REQ_TX),
        .EMIOENET0PTPPDELAYREQRX(ENET0_PTP_PDELAY_REQ_RX),
        .EMIOENET0PTPPDELAYREQTX(ENET0_PTP_PDELAY_REQ_TX),
        .EMIOENET0PTPPDELAYRESPRX(ENET0_PTP_PDELAY_RESP_RX),
        .EMIOENET0PTPPDELAYRESPTX(ENET0_PTP_PDELAY_RESP_TX),
        .EMIOENET0PTPSYNCFRAMERX(ENET0_PTP_SYNC_FRAME_RX),
        .EMIOENET0PTPSYNCFRAMETX(ENET0_PTP_SYNC_FRAME_TX),
        .EMIOENET0SOFRX(ENET0_SOF_RX),
        .EMIOENET0SOFTX(ENET0_SOF_TX),
        .EMIOENET1EXTINTIN(ENET1_EXT_INTIN),
        .EMIOENET1GMIICOL(1'b0),
        .EMIOENET1GMIICRS(1'b0),
        .EMIOENET1GMIIRXCLK(ENET1_GMII_RX_CLK),
        .EMIOENET1GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET1GMIIRXDV(1'b0),
        .EMIOENET1GMIIRXER(1'b0),
        .EMIOENET1GMIITXCLK(ENET1_GMII_TX_CLK),
        .EMIOENET1GMIITXD(NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET1GMIITXEN(NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED),
        .EMIOENET1GMIITXER(NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED),
        .EMIOENET1MDIOI(ENET1_MDIO_I),
        .EMIOENET1MDIOMDC(ENET1_MDIO_MDC),
        .EMIOENET1MDIOO(ENET1_MDIO_O),
        .EMIOENET1MDIOTN(ENET1_MDIO_T_n),
        .EMIOENET1PTPDELAYREQRX(ENET1_PTP_DELAY_REQ_RX),
        .EMIOENET1PTPDELAYREQTX(ENET1_PTP_DELAY_REQ_TX),
        .EMIOENET1PTPPDELAYREQRX(ENET1_PTP_PDELAY_REQ_RX),
        .EMIOENET1PTPPDELAYREQTX(ENET1_PTP_PDELAY_REQ_TX),
        .EMIOENET1PTPPDELAYRESPRX(ENET1_PTP_PDELAY_RESP_RX),
        .EMIOENET1PTPPDELAYRESPTX(ENET1_PTP_PDELAY_RESP_TX),
        .EMIOENET1PTPSYNCFRAMERX(ENET1_PTP_SYNC_FRAME_RX),
        .EMIOENET1PTPSYNCFRAMETX(ENET1_PTP_SYNC_FRAME_TX),
        .EMIOENET1SOFRX(ENET1_SOF_RX),
        .EMIOENET1SOFTX(ENET1_SOF_TX),
        .EMIOGPIOI(GPIO_I),
        .EMIOGPIOO(GPIO_O),
        .EMIOGPIOTN(gpio_out_t_n),
        .EMIOI2C0SCLI(I2C0_SCL_I),
        .EMIOI2C0SCLO(I2C0_SCL_O),
        .EMIOI2C0SCLTN(I2C0_SCL_T_n),
        .EMIOI2C0SDAI(I2C0_SDA_I),
        .EMIOI2C0SDAO(I2C0_SDA_O),
        .EMIOI2C0SDATN(I2C0_SDA_T_n),
        .EMIOI2C1SCLI(I2C1_SCL_I),
        .EMIOI2C1SCLO(I2C1_SCL_O),
        .EMIOI2C1SCLTN(I2C1_SCL_T_n),
        .EMIOI2C1SDAI(I2C1_SDA_I),
        .EMIOI2C1SDAO(I2C1_SDA_O),
        .EMIOI2C1SDATN(I2C1_SDA_T_n),
        .EMIOPJTAGTCK(PJTAG_TCK),
        .EMIOPJTAGTDI(PJTAG_TDI),
        .EMIOPJTAGTDO(NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED),
        .EMIOPJTAGTDTN(NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED),
        .EMIOPJTAGTMS(PJTAG_TMS),
        .EMIOSDIO0BUSPOW(SDIO0_BUSPOW),
        .EMIOSDIO0BUSVOLT(SDIO0_BUSVOLT),
        .EMIOSDIO0CDN(SDIO0_CDN),
        .EMIOSDIO0CLK(SDIO0_CLK),
        .EMIOSDIO0CLKFB(SDIO0_CLK_FB),
        .EMIOSDIO0CMDI(SDIO0_CMD_I),
        .EMIOSDIO0CMDO(SDIO0_CMD_O),
        .EMIOSDIO0CMDTN(SDIO0_CMD_T_n),
        .EMIOSDIO0DATAI(SDIO0_DATA_I),
        .EMIOSDIO0DATAO(SDIO0_DATA_O),
        .EMIOSDIO0DATATN(SDIO0_DATA_T_n),
        .EMIOSDIO0LED(SDIO0_LED),
        .EMIOSDIO0WP(SDIO0_WP),
        .EMIOSDIO1BUSPOW(SDIO1_BUSPOW),
        .EMIOSDIO1BUSVOLT(SDIO1_BUSVOLT),
        .EMIOSDIO1CDN(SDIO1_CDN),
        .EMIOSDIO1CLK(SDIO1_CLK),
        .EMIOSDIO1CLKFB(SDIO1_CLK_FB),
        .EMIOSDIO1CMDI(SDIO1_CMD_I),
        .EMIOSDIO1CMDO(SDIO1_CMD_O),
        .EMIOSDIO1CMDTN(SDIO1_CMD_T_n),
        .EMIOSDIO1DATAI(SDIO1_DATA_I),
        .EMIOSDIO1DATAO(SDIO1_DATA_O),
        .EMIOSDIO1DATATN(SDIO1_DATA_T_n),
        .EMIOSDIO1LED(SDIO1_LED),
        .EMIOSDIO1WP(SDIO1_WP),
        .EMIOSPI0MI(SPI0_MISO_I),
        .EMIOSPI0MO(SPI0_MOSI_O),
        .EMIOSPI0MOTN(SPI0_MOSI_T_n),
        .EMIOSPI0SCLKI(SPI0_SCLK_I),
        .EMIOSPI0SCLKO(SPI0_SCLK_O),
        .EMIOSPI0SCLKTN(SPI0_SCLK_T_n),
        .EMIOSPI0SI(SPI0_MOSI_I),
        .EMIOSPI0SO(SPI0_MISO_O),
        .EMIOSPI0SSIN(SPI0_SS_I),
        .EMIOSPI0SSNTN(SPI0_SS_T_n),
        .EMIOSPI0SSON({SPI0_SS2_O,SPI0_SS1_O,SPI0_SS_O}),
        .EMIOSPI0STN(SPI0_MISO_T_n),
        .EMIOSPI1MI(SPI1_MISO_I),
        .EMIOSPI1MO(SPI1_MOSI_O),
        .EMIOSPI1MOTN(SPI1_MOSI_T_n),
        .EMIOSPI1SCLKI(SPI1_SCLK_I),
        .EMIOSPI1SCLKO(SPI1_SCLK_O),
        .EMIOSPI1SCLKTN(SPI1_SCLK_T_n),
        .EMIOSPI1SI(SPI1_MOSI_I),
        .EMIOSPI1SO(SPI1_MISO_O),
        .EMIOSPI1SSIN(SPI1_SS_I),
        .EMIOSPI1SSNTN(SPI1_SS_T_n),
        .EMIOSPI1SSON({SPI1_SS2_O,SPI1_SS1_O,SPI1_SS_O}),
        .EMIOSPI1STN(SPI1_MISO_T_n),
        .EMIOSRAMINTIN(SRAM_INTIN),
        .EMIOTRACECLK(TRACE_CLK),
        .EMIOTRACECTL(NLW_PS7_i_EMIOTRACECTL_UNCONNECTED),
        .EMIOTRACEDATA(NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED[31:0]),
        .EMIOTTC0CLKI({TTC0_CLK2_IN,TTC0_CLK1_IN,TTC0_CLK0_IN}),
        .EMIOTTC0WAVEO({TTC0_WAVE2_OUT,TTC0_WAVE1_OUT,TTC0_WAVE0_OUT}),
        .EMIOTTC1CLKI({TTC1_CLK2_IN,TTC1_CLK1_IN,TTC1_CLK0_IN}),
        .EMIOTTC1WAVEO({TTC1_WAVE2_OUT,TTC1_WAVE1_OUT,TTC1_WAVE0_OUT}),
        .EMIOUART0CTSN(UART0_CTSN),
        .EMIOUART0DCDN(UART0_DCDN),
        .EMIOUART0DSRN(UART0_DSRN),
        .EMIOUART0DTRN(UART0_DTRN),
        .EMIOUART0RIN(UART0_RIN),
        .EMIOUART0RTSN(UART0_RTSN),
        .EMIOUART0RX(UART0_RX),
        .EMIOUART0TX(UART0_TX),
        .EMIOUART1CTSN(UART1_CTSN),
        .EMIOUART1DCDN(UART1_DCDN),
        .EMIOUART1DSRN(UART1_DSRN),
        .EMIOUART1DTRN(UART1_DTRN),
        .EMIOUART1RIN(UART1_RIN),
        .EMIOUART1RTSN(UART1_RTSN),
        .EMIOUART1RX(UART1_RX),
        .EMIOUART1TX(UART1_TX),
        .EMIOUSB0PORTINDCTL(USB0_PORT_INDCTL),
        .EMIOUSB0VBUSPWRFAULT(USB0_VBUS_PWRFAULT),
        .EMIOUSB0VBUSPWRSELECT(USB0_VBUS_PWRSELECT),
        .EMIOUSB1PORTINDCTL(USB1_PORT_INDCTL),
        .EMIOUSB1VBUSPWRFAULT(USB1_VBUS_PWRFAULT),
        .EMIOUSB1VBUSPWRSELECT(USB1_VBUS_PWRSELECT),
        .EMIOWDTCLKI(WDT_CLK_IN),
        .EMIOWDTRSTO(WDT_RST_OUT),
        .EVENTEVENTI(EVENT_EVENTI),
        .EVENTEVENTO(EVENT_EVENTO),
        .EVENTSTANDBYWFE(EVENT_STANDBYWFE),
        .EVENTSTANDBYWFI(EVENT_STANDBYWFI),
        .FCLKCLK({FCLK_CLK3,FCLK_CLK2,FCLK_CLK1,FCLK_CLK_unbuffered}),
        .FCLKCLKTRIGN({1'b0,1'b0,1'b0,1'b0}),
        .FCLKRESETN({FCLK_RESET3_N,FCLK_RESET2_N,FCLK_RESET1_N,FCLK_RESET0_N}),
        .FPGAIDLEN(FPGA_IDLE_N),
        .FTMDTRACEINATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINCLOCK(FTMD_TRACEIN_CLK),
        .FTMDTRACEINDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINVALID(1'b0),
        .FTMTF2PDEBUG(FTMT_F2P_DEBUG),
        .FTMTF2PTRIG({FTMT_F2P_TRIG_3,FTMT_F2P_TRIG_2,FTMT_F2P_TRIG_1,FTMT_F2P_TRIG_0}),
        .FTMTF2PTRIGACK({FTMT_F2P_TRIGACK_3,FTMT_F2P_TRIGACK_2,FTMT_F2P_TRIGACK_1,FTMT_F2P_TRIGACK_0}),
        .FTMTP2FDEBUG(FTMT_P2F_DEBUG),
        .FTMTP2FTRIG({FTMT_P2F_TRIG_3,FTMT_P2F_TRIG_2,FTMT_P2F_TRIG_1,FTMT_P2F_TRIG_0}),
        .FTMTP2FTRIGACK({FTMT_P2F_TRIGACK_3,FTMT_P2F_TRIGACK_2,FTMT_P2F_TRIGACK_1,FTMT_P2F_TRIGACK_0}),
        .IRQF2P({Core1_nFIQ,Core0_nFIQ,Core1_nIRQ,Core0_nIRQ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,IRQ_F2P}),
        .IRQP2F({IRQ_P2F_DMAC_ABORT,IRQ_P2F_DMAC7,IRQ_P2F_DMAC6,IRQ_P2F_DMAC5,IRQ_P2F_DMAC4,IRQ_P2F_DMAC3,IRQ_P2F_DMAC2,IRQ_P2F_DMAC1,IRQ_P2F_DMAC0,IRQ_P2F_SMC,IRQ_P2F_QSPI,IRQ_P2F_CTI,IRQ_P2F_GPIO,IRQ_P2F_USB0,IRQ_P2F_ENET0,IRQ_P2F_ENET_WAKE0,IRQ_P2F_SDIO0,IRQ_P2F_I2C0,IRQ_P2F_SPI0,IRQ_P2F_UART0,IRQ_P2F_CAN0,IRQ_P2F_USB1,IRQ_P2F_ENET1,IRQ_P2F_ENET_WAKE1,IRQ_P2F_SDIO1,IRQ_P2F_I2C1,IRQ_P2F_SPI1,IRQ_P2F_UART1,IRQ_P2F_CAN1}),
        .MAXIGP0ACLK(M_AXI_GP0_ACLK),
        .MAXIGP0ARADDR(M_AXI_GP0_ARADDR),
        .MAXIGP0ARBURST(M_AXI_GP0_ARBURST),
        .MAXIGP0ARCACHE(M_AXI_GP0_ARCACHE),
        .MAXIGP0ARESETN(M_AXI_GP0_ARESETN),
        .MAXIGP0ARID(M_AXI_GP0_ARID),
        .MAXIGP0ARLEN(M_AXI_GP0_ARLEN),
        .MAXIGP0ARLOCK(M_AXI_GP0_ARLOCK),
        .MAXIGP0ARPROT(M_AXI_GP0_ARPROT),
        .MAXIGP0ARQOS(M_AXI_GP0_ARQOS),
        .MAXIGP0ARREADY(M_AXI_GP0_ARREADY),
        .MAXIGP0ARSIZE(\^M_AXI_GP0_ARSIZE ),
        .MAXIGP0ARVALID(M_AXI_GP0_ARVALID),
        .MAXIGP0AWADDR(M_AXI_GP0_AWADDR),
        .MAXIGP0AWBURST(M_AXI_GP0_AWBURST),
        .MAXIGP0AWCACHE(M_AXI_GP0_AWCACHE),
        .MAXIGP0AWID(M_AXI_GP0_AWID),
        .MAXIGP0AWLEN(M_AXI_GP0_AWLEN),
        .MAXIGP0AWLOCK(M_AXI_GP0_AWLOCK),
        .MAXIGP0AWPROT(M_AXI_GP0_AWPROT),
        .MAXIGP0AWQOS(M_AXI_GP0_AWQOS),
        .MAXIGP0AWREADY(M_AXI_GP0_AWREADY),
        .MAXIGP0AWSIZE(\^M_AXI_GP0_AWSIZE ),
        .MAXIGP0AWVALID(M_AXI_GP0_AWVALID),
        .MAXIGP0BID(M_AXI_GP0_BID),
        .MAXIGP0BREADY(M_AXI_GP0_BREADY),
        .MAXIGP0BRESP(M_AXI_GP0_BRESP),
        .MAXIGP0BVALID(M_AXI_GP0_BVALID),
        .MAXIGP0RDATA(M_AXI_GP0_RDATA),
        .MAXIGP0RID(M_AXI_GP0_RID),
        .MAXIGP0RLAST(M_AXI_GP0_RLAST),
        .MAXIGP0RREADY(M_AXI_GP0_RREADY),
        .MAXIGP0RRESP(M_AXI_GP0_RRESP),
        .MAXIGP0RVALID(M_AXI_GP0_RVALID),
        .MAXIGP0WDATA(M_AXI_GP0_WDATA),
        .MAXIGP0WID(M_AXI_GP0_WID),
        .MAXIGP0WLAST(M_AXI_GP0_WLAST),
        .MAXIGP0WREADY(M_AXI_GP0_WREADY),
        .MAXIGP0WSTRB(M_AXI_GP0_WSTRB),
        .MAXIGP0WVALID(M_AXI_GP0_WVALID),
        .MAXIGP1ACLK(M_AXI_GP1_ACLK),
        .MAXIGP1ARADDR(M_AXI_GP1_ARADDR),
        .MAXIGP1ARBURST(M_AXI_GP1_ARBURST),
        .MAXIGP1ARCACHE(M_AXI_GP1_ARCACHE),
        .MAXIGP1ARESETN(M_AXI_GP1_ARESETN),
        .MAXIGP1ARID(M_AXI_GP1_ARID),
        .MAXIGP1ARLEN(M_AXI_GP1_ARLEN),
        .MAXIGP1ARLOCK(M_AXI_GP1_ARLOCK),
        .MAXIGP1ARPROT(M_AXI_GP1_ARPROT),
        .MAXIGP1ARQOS(M_AXI_GP1_ARQOS),
        .MAXIGP1ARREADY(M_AXI_GP1_ARREADY),
        .MAXIGP1ARSIZE(\^M_AXI_GP1_ARSIZE ),
        .MAXIGP1ARVALID(M_AXI_GP1_ARVALID),
        .MAXIGP1AWADDR(M_AXI_GP1_AWADDR),
        .MAXIGP1AWBURST(M_AXI_GP1_AWBURST),
        .MAXIGP1AWCACHE(M_AXI_GP1_AWCACHE),
        .MAXIGP1AWID(M_AXI_GP1_AWID),
        .MAXIGP1AWLEN(M_AXI_GP1_AWLEN),
        .MAXIGP1AWLOCK(M_AXI_GP1_AWLOCK),
        .MAXIGP1AWPROT(M_AXI_GP1_AWPROT),
        .MAXIGP1AWQOS(M_AXI_GP1_AWQOS),
        .MAXIGP1AWREADY(M_AXI_GP1_AWREADY),
        .MAXIGP1AWSIZE(\^M_AXI_GP1_AWSIZE ),
        .MAXIGP1AWVALID(M_AXI_GP1_AWVALID),
        .MAXIGP1BID(M_AXI_GP1_BID),
        .MAXIGP1BREADY(M_AXI_GP1_BREADY),
        .MAXIGP1BRESP(M_AXI_GP1_BRESP),
        .MAXIGP1BVALID(M_AXI_GP1_BVALID),
        .MAXIGP1RDATA(M_AXI_GP1_RDATA),
        .MAXIGP1RID(M_AXI_GP1_RID),
        .MAXIGP1RLAST(M_AXI_GP1_RLAST),
        .MAXIGP1RREADY(M_AXI_GP1_RREADY),
        .MAXIGP1RRESP(M_AXI_GP1_RRESP),
        .MAXIGP1RVALID(M_AXI_GP1_RVALID),
        .MAXIGP1WDATA(M_AXI_GP1_WDATA),
        .MAXIGP1WID(M_AXI_GP1_WID),
        .MAXIGP1WLAST(M_AXI_GP1_WLAST),
        .MAXIGP1WREADY(M_AXI_GP1_WREADY),
        .MAXIGP1WSTRB(M_AXI_GP1_WSTRB),
        .MAXIGP1WVALID(M_AXI_GP1_WVALID),
        .MIO(buffered_MIO),
        .PSCLK(buffered_PS_CLK),
        .PSPORB(buffered_PS_PORB),
        .PSSRSTB(buffered_PS_SRSTB),
        .SAXIACPACLK(S_AXI_ACP_ACLK),
        .SAXIACPARADDR(S_AXI_ACP_ARADDR),
        .SAXIACPARBURST(S_AXI_ACP_ARBURST),
        .SAXIACPARCACHE(S_AXI_ACP_ARCACHE),
        .SAXIACPARESETN(S_AXI_ACP_ARESETN),
        .SAXIACPARID(S_AXI_ACP_ARID),
        .SAXIACPARLEN(S_AXI_ACP_ARLEN),
        .SAXIACPARLOCK(S_AXI_ACP_ARLOCK),
        .SAXIACPARPROT(S_AXI_ACP_ARPROT),
        .SAXIACPARQOS(S_AXI_ACP_ARQOS),
        .SAXIACPARREADY(S_AXI_ACP_ARREADY),
        .SAXIACPARSIZE(S_AXI_ACP_ARSIZE[1:0]),
        .SAXIACPARUSER(S_AXI_ACP_ARUSER),
        .SAXIACPARVALID(S_AXI_ACP_ARVALID),
        .SAXIACPAWADDR(S_AXI_ACP_AWADDR),
        .SAXIACPAWBURST(S_AXI_ACP_AWBURST),
        .SAXIACPAWCACHE(S_AXI_ACP_AWCACHE),
        .SAXIACPAWID(S_AXI_ACP_AWID),
        .SAXIACPAWLEN(S_AXI_ACP_AWLEN),
        .SAXIACPAWLOCK(S_AXI_ACP_AWLOCK),
        .SAXIACPAWPROT(S_AXI_ACP_AWPROT),
        .SAXIACPAWQOS(S_AXI_ACP_AWQOS),
        .SAXIACPAWREADY(S_AXI_ACP_AWREADY),
        .SAXIACPAWSIZE(S_AXI_ACP_AWSIZE[1:0]),
        .SAXIACPAWUSER(S_AXI_ACP_AWUSER),
        .SAXIACPAWVALID(S_AXI_ACP_AWVALID),
        .SAXIACPBID(S_AXI_ACP_BID),
        .SAXIACPBREADY(S_AXI_ACP_BREADY),
        .SAXIACPBRESP(S_AXI_ACP_BRESP),
        .SAXIACPBVALID(S_AXI_ACP_BVALID),
        .SAXIACPRDATA(S_AXI_ACP_RDATA),
        .SAXIACPRID(S_AXI_ACP_RID),
        .SAXIACPRLAST(S_AXI_ACP_RLAST),
        .SAXIACPRREADY(S_AXI_ACP_RREADY),
        .SAXIACPRRESP(S_AXI_ACP_RRESP),
        .SAXIACPRVALID(S_AXI_ACP_RVALID),
        .SAXIACPWDATA(S_AXI_ACP_WDATA),
        .SAXIACPWID(S_AXI_ACP_WID),
        .SAXIACPWLAST(S_AXI_ACP_WLAST),
        .SAXIACPWREADY(S_AXI_ACP_WREADY),
        .SAXIACPWSTRB(S_AXI_ACP_WSTRB),
        .SAXIACPWVALID(S_AXI_ACP_WVALID),
        .SAXIGP0ACLK(S_AXI_GP0_ACLK),
        .SAXIGP0ARADDR(S_AXI_GP0_ARADDR),
        .SAXIGP0ARBURST(S_AXI_GP0_ARBURST),
        .SAXIGP0ARCACHE(S_AXI_GP0_ARCACHE),
        .SAXIGP0ARESETN(S_AXI_GP0_ARESETN),
        .SAXIGP0ARID(S_AXI_GP0_ARID),
        .SAXIGP0ARLEN(S_AXI_GP0_ARLEN),
        .SAXIGP0ARLOCK(S_AXI_GP0_ARLOCK),
        .SAXIGP0ARPROT(S_AXI_GP0_ARPROT),
        .SAXIGP0ARQOS(S_AXI_GP0_ARQOS),
        .SAXIGP0ARREADY(S_AXI_GP0_ARREADY),
        .SAXIGP0ARSIZE(S_AXI_GP0_ARSIZE[1:0]),
        .SAXIGP0ARVALID(S_AXI_GP0_ARVALID),
        .SAXIGP0AWADDR(S_AXI_GP0_AWADDR),
        .SAXIGP0AWBURST(S_AXI_GP0_AWBURST),
        .SAXIGP0AWCACHE(S_AXI_GP0_AWCACHE),
        .SAXIGP0AWID(S_AXI_GP0_AWID),
        .SAXIGP0AWLEN(S_AXI_GP0_AWLEN),
        .SAXIGP0AWLOCK(S_AXI_GP0_AWLOCK),
        .SAXIGP0AWPROT(S_AXI_GP0_AWPROT),
        .SAXIGP0AWQOS(S_AXI_GP0_AWQOS),
        .SAXIGP0AWREADY(S_AXI_GP0_AWREADY),
        .SAXIGP0AWSIZE(S_AXI_GP0_AWSIZE[1:0]),
        .SAXIGP0AWVALID(S_AXI_GP0_AWVALID),
        .SAXIGP0BID(S_AXI_GP0_BID),
        .SAXIGP0BREADY(S_AXI_GP0_BREADY),
        .SAXIGP0BRESP(S_AXI_GP0_BRESP),
        .SAXIGP0BVALID(S_AXI_GP0_BVALID),
        .SAXIGP0RDATA(S_AXI_GP0_RDATA),
        .SAXIGP0RID(S_AXI_GP0_RID),
        .SAXIGP0RLAST(S_AXI_GP0_RLAST),
        .SAXIGP0RREADY(S_AXI_GP0_RREADY),
        .SAXIGP0RRESP(S_AXI_GP0_RRESP),
        .SAXIGP0RVALID(S_AXI_GP0_RVALID),
        .SAXIGP0WDATA(S_AXI_GP0_WDATA),
        .SAXIGP0WID(S_AXI_GP0_WID),
        .SAXIGP0WLAST(S_AXI_GP0_WLAST),
        .SAXIGP0WREADY(S_AXI_GP0_WREADY),
        .SAXIGP0WSTRB(S_AXI_GP0_WSTRB),
        .SAXIGP0WVALID(S_AXI_GP0_WVALID),
        .SAXIGP1ACLK(S_AXI_GP1_ACLK),
        .SAXIGP1ARADDR(S_AXI_GP1_ARADDR),
        .SAXIGP1ARBURST(S_AXI_GP1_ARBURST),
        .SAXIGP1ARCACHE(S_AXI_GP1_ARCACHE),
        .SAXIGP1ARESETN(S_AXI_GP1_ARESETN),
        .SAXIGP1ARID(S_AXI_GP1_ARID),
        .SAXIGP1ARLEN(S_AXI_GP1_ARLEN),
        .SAXIGP1ARLOCK(S_AXI_GP1_ARLOCK),
        .SAXIGP1ARPROT(S_AXI_GP1_ARPROT),
        .SAXIGP1ARQOS(S_AXI_GP1_ARQOS),
        .SAXIGP1ARREADY(S_AXI_GP1_ARREADY),
        .SAXIGP1ARSIZE(S_AXI_GP1_ARSIZE[1:0]),
        .SAXIGP1ARVALID(S_AXI_GP1_ARVALID),
        .SAXIGP1AWADDR(S_AXI_GP1_AWADDR),
        .SAXIGP1AWBURST(S_AXI_GP1_AWBURST),
        .SAXIGP1AWCACHE(S_AXI_GP1_AWCACHE),
        .SAXIGP1AWID(S_AXI_GP1_AWID),
        .SAXIGP1AWLEN(S_AXI_GP1_AWLEN),
        .SAXIGP1AWLOCK(S_AXI_GP1_AWLOCK),
        .SAXIGP1AWPROT(S_AXI_GP1_AWPROT),
        .SAXIGP1AWQOS(S_AXI_GP1_AWQOS),
        .SAXIGP1AWREADY(S_AXI_GP1_AWREADY),
        .SAXIGP1AWSIZE(S_AXI_GP1_AWSIZE[1:0]),
        .SAXIGP1AWVALID(S_AXI_GP1_AWVALID),
        .SAXIGP1BID(S_AXI_GP1_BID),
        .SAXIGP1BREADY(S_AXI_GP1_BREADY),
        .SAXIGP1BRESP(S_AXI_GP1_BRESP),
        .SAXIGP1BVALID(S_AXI_GP1_BVALID),
        .SAXIGP1RDATA(S_AXI_GP1_RDATA),
        .SAXIGP1RID(S_AXI_GP1_RID),
        .SAXIGP1RLAST(S_AXI_GP1_RLAST),
        .SAXIGP1RREADY(S_AXI_GP1_RREADY),
        .SAXIGP1RRESP(S_AXI_GP1_RRESP),
        .SAXIGP1RVALID(S_AXI_GP1_RVALID),
        .SAXIGP1WDATA(S_AXI_GP1_WDATA),
        .SAXIGP1WID(S_AXI_GP1_WID),
        .SAXIGP1WLAST(S_AXI_GP1_WLAST),
        .SAXIGP1WREADY(S_AXI_GP1_WREADY),
        .SAXIGP1WSTRB(S_AXI_GP1_WSTRB),
        .SAXIGP1WVALID(S_AXI_GP1_WVALID),
        .SAXIHP0ACLK(S_AXI_HP0_ACLK),
        .SAXIHP0ARADDR(S_AXI_HP0_ARADDR),
        .SAXIHP0ARBURST(S_AXI_HP0_ARBURST),
        .SAXIHP0ARCACHE(S_AXI_HP0_ARCACHE),
        .SAXIHP0ARESETN(S_AXI_HP0_ARESETN),
        .SAXIHP0ARID(S_AXI_HP0_ARID),
        .SAXIHP0ARLEN(S_AXI_HP0_ARLEN),
        .SAXIHP0ARLOCK(S_AXI_HP0_ARLOCK),
        .SAXIHP0ARPROT(S_AXI_HP0_ARPROT),
        .SAXIHP0ARQOS(S_AXI_HP0_ARQOS),
        .SAXIHP0ARREADY(S_AXI_HP0_ARREADY),
        .SAXIHP0ARSIZE(S_AXI_HP0_ARSIZE[1:0]),
        .SAXIHP0ARVALID(S_AXI_HP0_ARVALID),
        .SAXIHP0AWADDR(S_AXI_HP0_AWADDR),
        .SAXIHP0AWBURST(S_AXI_HP0_AWBURST),
        .SAXIHP0AWCACHE(S_AXI_HP0_AWCACHE),
        .SAXIHP0AWID(S_AXI_HP0_AWID),
        .SAXIHP0AWLEN(S_AXI_HP0_AWLEN),
        .SAXIHP0AWLOCK(S_AXI_HP0_AWLOCK),
        .SAXIHP0AWPROT(S_AXI_HP0_AWPROT),
        .SAXIHP0AWQOS(S_AXI_HP0_AWQOS),
        .SAXIHP0AWREADY(S_AXI_HP0_AWREADY),
        .SAXIHP0AWSIZE(S_AXI_HP0_AWSIZE[1:0]),
        .SAXIHP0AWVALID(S_AXI_HP0_AWVALID),
        .SAXIHP0BID(S_AXI_HP0_BID),
        .SAXIHP0BREADY(S_AXI_HP0_BREADY),
        .SAXIHP0BRESP(S_AXI_HP0_BRESP),
        .SAXIHP0BVALID(S_AXI_HP0_BVALID),
        .SAXIHP0RACOUNT(S_AXI_HP0_RACOUNT),
        .SAXIHP0RCOUNT(S_AXI_HP0_RCOUNT),
        .SAXIHP0RDATA(S_AXI_HP0_RDATA),
        .SAXIHP0RDISSUECAP1EN(S_AXI_HP0_RDISSUECAP1_EN),
        .SAXIHP0RID(S_AXI_HP0_RID),
        .SAXIHP0RLAST(S_AXI_HP0_RLAST),
        .SAXIHP0RREADY(S_AXI_HP0_RREADY),
        .SAXIHP0RRESP(S_AXI_HP0_RRESP),
        .SAXIHP0RVALID(S_AXI_HP0_RVALID),
        .SAXIHP0WACOUNT(S_AXI_HP0_WACOUNT),
        .SAXIHP0WCOUNT(S_AXI_HP0_WCOUNT),
        .SAXIHP0WDATA(S_AXI_HP0_WDATA),
        .SAXIHP0WID(S_AXI_HP0_WID),
        .SAXIHP0WLAST(S_AXI_HP0_WLAST),
        .SAXIHP0WREADY(S_AXI_HP0_WREADY),
        .SAXIHP0WRISSUECAP1EN(S_AXI_HP0_WRISSUECAP1_EN),
        .SAXIHP0WSTRB(S_AXI_HP0_WSTRB),
        .SAXIHP0WVALID(S_AXI_HP0_WVALID),
        .SAXIHP1ACLK(S_AXI_HP1_ACLK),
        .SAXIHP1ARADDR(S_AXI_HP1_ARADDR),
        .SAXIHP1ARBURST(S_AXI_HP1_ARBURST),
        .SAXIHP1ARCACHE(S_AXI_HP1_ARCACHE),
        .SAXIHP1ARESETN(S_AXI_HP1_ARESETN),
        .SAXIHP1ARID(S_AXI_HP1_ARID),
        .SAXIHP1ARLEN(S_AXI_HP1_ARLEN),
        .SAXIHP1ARLOCK(S_AXI_HP1_ARLOCK),
        .SAXIHP1ARPROT(S_AXI_HP1_ARPROT),
        .SAXIHP1ARQOS(S_AXI_HP1_ARQOS),
        .SAXIHP1ARREADY(S_AXI_HP1_ARREADY),
        .SAXIHP1ARSIZE(S_AXI_HP1_ARSIZE[1:0]),
        .SAXIHP1ARVALID(S_AXI_HP1_ARVALID),
        .SAXIHP1AWADDR(S_AXI_HP1_AWADDR),
        .SAXIHP1AWBURST(S_AXI_HP1_AWBURST),
        .SAXIHP1AWCACHE(S_AXI_HP1_AWCACHE),
        .SAXIHP1AWID(S_AXI_HP1_AWID),
        .SAXIHP1AWLEN(S_AXI_HP1_AWLEN),
        .SAXIHP1AWLOCK(S_AXI_HP1_AWLOCK),
        .SAXIHP1AWPROT(S_AXI_HP1_AWPROT),
        .SAXIHP1AWQOS(S_AXI_HP1_AWQOS),
        .SAXIHP1AWREADY(S_AXI_HP1_AWREADY),
        .SAXIHP1AWSIZE(S_AXI_HP1_AWSIZE[1:0]),
        .SAXIHP1AWVALID(S_AXI_HP1_AWVALID),
        .SAXIHP1BID(S_AXI_HP1_BID),
        .SAXIHP1BREADY(S_AXI_HP1_BREADY),
        .SAXIHP1BRESP(S_AXI_HP1_BRESP),
        .SAXIHP1BVALID(S_AXI_HP1_BVALID),
        .SAXIHP1RACOUNT(S_AXI_HP1_RACOUNT),
        .SAXIHP1RCOUNT(S_AXI_HP1_RCOUNT),
        .SAXIHP1RDATA(S_AXI_HP1_RDATA),
        .SAXIHP1RDISSUECAP1EN(S_AXI_HP1_RDISSUECAP1_EN),
        .SAXIHP1RID(S_AXI_HP1_RID),
        .SAXIHP1RLAST(S_AXI_HP1_RLAST),
        .SAXIHP1RREADY(S_AXI_HP1_RREADY),
        .SAXIHP1RRESP(S_AXI_HP1_RRESP),
        .SAXIHP1RVALID(S_AXI_HP1_RVALID),
        .SAXIHP1WACOUNT(S_AXI_HP1_WACOUNT),
        .SAXIHP1WCOUNT(S_AXI_HP1_WCOUNT),
        .SAXIHP1WDATA(S_AXI_HP1_WDATA),
        .SAXIHP1WID(S_AXI_HP1_WID),
        .SAXIHP1WLAST(S_AXI_HP1_WLAST),
        .SAXIHP1WREADY(S_AXI_HP1_WREADY),
        .SAXIHP1WRISSUECAP1EN(S_AXI_HP1_WRISSUECAP1_EN),
        .SAXIHP1WSTRB(S_AXI_HP1_WSTRB),
        .SAXIHP1WVALID(S_AXI_HP1_WVALID),
        .SAXIHP2ACLK(S_AXI_HP2_ACLK),
        .SAXIHP2ARADDR(S_AXI_HP2_ARADDR),
        .SAXIHP2ARBURST(S_AXI_HP2_ARBURST),
        .SAXIHP2ARCACHE(S_AXI_HP2_ARCACHE),
        .SAXIHP2ARESETN(S_AXI_HP2_ARESETN),
        .SAXIHP2ARID(S_AXI_HP2_ARID),
        .SAXIHP2ARLEN(S_AXI_HP2_ARLEN),
        .SAXIHP2ARLOCK(S_AXI_HP2_ARLOCK),
        .SAXIHP2ARPROT(S_AXI_HP2_ARPROT),
        .SAXIHP2ARQOS(S_AXI_HP2_ARQOS),
        .SAXIHP2ARREADY(S_AXI_HP2_ARREADY),
        .SAXIHP2ARSIZE(S_AXI_HP2_ARSIZE[1:0]),
        .SAXIHP2ARVALID(S_AXI_HP2_ARVALID),
        .SAXIHP2AWADDR(S_AXI_HP2_AWADDR),
        .SAXIHP2AWBURST(S_AXI_HP2_AWBURST),
        .SAXIHP2AWCACHE(S_AXI_HP2_AWCACHE),
        .SAXIHP2AWID(S_AXI_HP2_AWID),
        .SAXIHP2AWLEN(S_AXI_HP2_AWLEN),
        .SAXIHP2AWLOCK(S_AXI_HP2_AWLOCK),
        .SAXIHP2AWPROT(S_AXI_HP2_AWPROT),
        .SAXIHP2AWQOS(S_AXI_HP2_AWQOS),
        .SAXIHP2AWREADY(S_AXI_HP2_AWREADY),
        .SAXIHP2AWSIZE(S_AXI_HP2_AWSIZE[1:0]),
        .SAXIHP2AWVALID(S_AXI_HP2_AWVALID),
        .SAXIHP2BID(S_AXI_HP2_BID),
        .SAXIHP2BREADY(S_AXI_HP2_BREADY),
        .SAXIHP2BRESP(S_AXI_HP2_BRESP),
        .SAXIHP2BVALID(S_AXI_HP2_BVALID),
        .SAXIHP2RACOUNT(S_AXI_HP2_RACOUNT),
        .SAXIHP2RCOUNT(S_AXI_HP2_RCOUNT),
        .SAXIHP2RDATA(S_AXI_HP2_RDATA),
        .SAXIHP2RDISSUECAP1EN(S_AXI_HP2_RDISSUECAP1_EN),
        .SAXIHP2RID(S_AXI_HP2_RID),
        .SAXIHP2RLAST(S_AXI_HP2_RLAST),
        .SAXIHP2RREADY(S_AXI_HP2_RREADY),
        .SAXIHP2RRESP(S_AXI_HP2_RRESP),
        .SAXIHP2RVALID(S_AXI_HP2_RVALID),
        .SAXIHP2WACOUNT(S_AXI_HP2_WACOUNT),
        .SAXIHP2WCOUNT(S_AXI_HP2_WCOUNT),
        .SAXIHP2WDATA(S_AXI_HP2_WDATA),
        .SAXIHP2WID(S_AXI_HP2_WID),
        .SAXIHP2WLAST(S_AXI_HP2_WLAST),
        .SAXIHP2WREADY(S_AXI_HP2_WREADY),
        .SAXIHP2WRISSUECAP1EN(S_AXI_HP2_WRISSUECAP1_EN),
        .SAXIHP2WSTRB(S_AXI_HP2_WSTRB),
        .SAXIHP2WVALID(S_AXI_HP2_WVALID),
        .SAXIHP3ACLK(S_AXI_HP3_ACLK),
        .SAXIHP3ARADDR(S_AXI_HP3_ARADDR),
        .SAXIHP3ARBURST(S_AXI_HP3_ARBURST),
        .SAXIHP3ARCACHE(S_AXI_HP3_ARCACHE),
        .SAXIHP3ARESETN(S_AXI_HP3_ARESETN),
        .SAXIHP3ARID(S_AXI_HP3_ARID),
        .SAXIHP3ARLEN(S_AXI_HP3_ARLEN),
        .SAXIHP3ARLOCK(S_AXI_HP3_ARLOCK),
        .SAXIHP3ARPROT(S_AXI_HP3_ARPROT),
        .SAXIHP3ARQOS(S_AXI_HP3_ARQOS),
        .SAXIHP3ARREADY(S_AXI_HP3_ARREADY),
        .SAXIHP3ARSIZE(S_AXI_HP3_ARSIZE[1:0]),
        .SAXIHP3ARVALID(S_AXI_HP3_ARVALID),
        .SAXIHP3AWADDR(S_AXI_HP3_AWADDR),
        .SAXIHP3AWBURST(S_AXI_HP3_AWBURST),
        .SAXIHP3AWCACHE(S_AXI_HP3_AWCACHE),
        .SAXIHP3AWID(S_AXI_HP3_AWID),
        .SAXIHP3AWLEN(S_AXI_HP3_AWLEN),
        .SAXIHP3AWLOCK(S_AXI_HP3_AWLOCK),
        .SAXIHP3AWPROT(S_AXI_HP3_AWPROT),
        .SAXIHP3AWQOS(S_AXI_HP3_AWQOS),
        .SAXIHP3AWREADY(S_AXI_HP3_AWREADY),
        .SAXIHP3AWSIZE(S_AXI_HP3_AWSIZE[1:0]),
        .SAXIHP3AWVALID(S_AXI_HP3_AWVALID),
        .SAXIHP3BID(S_AXI_HP3_BID),
        .SAXIHP3BREADY(S_AXI_HP3_BREADY),
        .SAXIHP3BRESP(S_AXI_HP3_BRESP),
        .SAXIHP3BVALID(S_AXI_HP3_BVALID),
        .SAXIHP3RACOUNT(S_AXI_HP3_RACOUNT),
        .SAXIHP3RCOUNT(S_AXI_HP3_RCOUNT),
        .SAXIHP3RDATA(S_AXI_HP3_RDATA),
        .SAXIHP3RDISSUECAP1EN(S_AXI_HP3_RDISSUECAP1_EN),
        .SAXIHP3RID(S_AXI_HP3_RID),
        .SAXIHP3RLAST(S_AXI_HP3_RLAST),
        .SAXIHP3RREADY(S_AXI_HP3_RREADY),
        .SAXIHP3RRESP(S_AXI_HP3_RRESP),
        .SAXIHP3RVALID(S_AXI_HP3_RVALID),
        .SAXIHP3WACOUNT(S_AXI_HP3_WACOUNT),
        .SAXIHP3WCOUNT(S_AXI_HP3_WCOUNT),
        .SAXIHP3WDATA(S_AXI_HP3_WDATA),
        .SAXIHP3WID(S_AXI_HP3_WID),
        .SAXIHP3WLAST(S_AXI_HP3_WLAST),
        .SAXIHP3WREADY(S_AXI_HP3_WREADY),
        .SAXIHP3WRISSUECAP1EN(S_AXI_HP3_WRISSUECAP1_EN),
        .SAXIHP3WSTRB(S_AXI_HP3_WSTRB),
        .SAXIHP3WVALID(S_AXI_HP3_WVALID));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_CLK_BIBUF
       (.IO(buffered_PS_CLK),
        .PAD(PS_CLK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_PORB_BIBUF
       (.IO(buffered_PS_PORB),
        .PAD(PS_PORB));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF PS_SRSTB_BIBUF
       (.IO(buffered_PS_SRSTB),
        .PAD(PS_SRSTB));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO0_CMD_T_INST_0
       (.I0(SDIO0_CMD_T_n),
        .O(SDIO0_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[0]_INST_0 
       (.I0(SDIO0_DATA_T_n[0]),
        .O(SDIO0_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[1]_INST_0 
       (.I0(SDIO0_DATA_T_n[1]),
        .O(SDIO0_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[2]_INST_0 
       (.I0(SDIO0_DATA_T_n[2]),
        .O(SDIO0_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO0_DATA_T[3]_INST_0 
       (.I0(SDIO0_DATA_T_n[3]),
        .O(SDIO0_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SDIO1_CMD_T_INST_0
       (.I0(SDIO1_CMD_T_n),
        .O(SDIO1_CMD_T));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[0]_INST_0 
       (.I0(SDIO1_DATA_T_n[0]),
        .O(SDIO1_DATA_T[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[1]_INST_0 
       (.I0(SDIO1_DATA_T_n[1]),
        .O(SDIO1_DATA_T[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[2]_INST_0 
       (.I0(SDIO1_DATA_T_n[2]),
        .O(SDIO1_DATA_T[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \SDIO1_DATA_T[3]_INST_0 
       (.I0(SDIO1_DATA_T_n[3]),
        .O(SDIO1_DATA_T[3]));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MISO_T_INST_0
       (.I0(SPI0_MISO_T_n),
        .O(SPI0_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_MOSI_T_INST_0
       (.I0(SPI0_MOSI_T_n),
        .O(SPI0_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SCLK_T_INST_0
       (.I0(SPI0_SCLK_T_n),
        .O(SPI0_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI0_SS_T_INST_0
       (.I0(SPI0_SS_T_n),
        .O(SPI0_SS_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MISO_T_INST_0
       (.I0(SPI1_MISO_T_n),
        .O(SPI1_MISO_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_MOSI_T_INST_0
       (.I0(SPI1_MOSI_T_n),
        .O(SPI1_MOSI_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SCLK_T_INST_0
       (.I0(SPI1_SCLK_T_n),
        .O(SPI1_SCLK_T));
  LUT1 #(
    .INIT(2'h1)) 
    SPI1_SS_T_INST_0
       (.I0(SPI1_SS_T_n),
        .O(SPI1_SS_T));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \buffer_fclk_clk_0.FCLK_CLK_0_BUFG 
       (.I(FCLK_CLK_unbuffered),
        .O(FCLK_CLK0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[0].MIO_BIBUF 
       (.IO(buffered_MIO[0]),
        .PAD(MIO[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[10].MIO_BIBUF 
       (.IO(buffered_MIO[10]),
        .PAD(MIO[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[11].MIO_BIBUF 
       (.IO(buffered_MIO[11]),
        .PAD(MIO[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[12].MIO_BIBUF 
       (.IO(buffered_MIO[12]),
        .PAD(MIO[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[13].MIO_BIBUF 
       (.IO(buffered_MIO[13]),
        .PAD(MIO[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[14].MIO_BIBUF 
       (.IO(buffered_MIO[14]),
        .PAD(MIO[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[15].MIO_BIBUF 
       (.IO(buffered_MIO[15]),
        .PAD(MIO[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[16].MIO_BIBUF 
       (.IO(buffered_MIO[16]),
        .PAD(MIO[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[17].MIO_BIBUF 
       (.IO(buffered_MIO[17]),
        .PAD(MIO[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[18].MIO_BIBUF 
       (.IO(buffered_MIO[18]),
        .PAD(MIO[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[19].MIO_BIBUF 
       (.IO(buffered_MIO[19]),
        .PAD(MIO[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[1].MIO_BIBUF 
       (.IO(buffered_MIO[1]),
        .PAD(MIO[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[20].MIO_BIBUF 
       (.IO(buffered_MIO[20]),
        .PAD(MIO[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[21].MIO_BIBUF 
       (.IO(buffered_MIO[21]),
        .PAD(MIO[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[22].MIO_BIBUF 
       (.IO(buffered_MIO[22]),
        .PAD(MIO[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[23].MIO_BIBUF 
       (.IO(buffered_MIO[23]),
        .PAD(MIO[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[24].MIO_BIBUF 
       (.IO(buffered_MIO[24]),
        .PAD(MIO[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[25].MIO_BIBUF 
       (.IO(buffered_MIO[25]),
        .PAD(MIO[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[26].MIO_BIBUF 
       (.IO(buffered_MIO[26]),
        .PAD(MIO[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[27].MIO_BIBUF 
       (.IO(buffered_MIO[27]),
        .PAD(MIO[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[28].MIO_BIBUF 
       (.IO(buffered_MIO[28]),
        .PAD(MIO[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[29].MIO_BIBUF 
       (.IO(buffered_MIO[29]),
        .PAD(MIO[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[2].MIO_BIBUF 
       (.IO(buffered_MIO[2]),
        .PAD(MIO[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[30].MIO_BIBUF 
       (.IO(buffered_MIO[30]),
        .PAD(MIO[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[31].MIO_BIBUF 
       (.IO(buffered_MIO[31]),
        .PAD(MIO[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[32].MIO_BIBUF 
       (.IO(buffered_MIO[32]),
        .PAD(MIO[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[33].MIO_BIBUF 
       (.IO(buffered_MIO[33]),
        .PAD(MIO[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[34].MIO_BIBUF 
       (.IO(buffered_MIO[34]),
        .PAD(MIO[34]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[35].MIO_BIBUF 
       (.IO(buffered_MIO[35]),
        .PAD(MIO[35]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[36].MIO_BIBUF 
       (.IO(buffered_MIO[36]),
        .PAD(MIO[36]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[37].MIO_BIBUF 
       (.IO(buffered_MIO[37]),
        .PAD(MIO[37]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[38].MIO_BIBUF 
       (.IO(buffered_MIO[38]),
        .PAD(MIO[38]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[39].MIO_BIBUF 
       (.IO(buffered_MIO[39]),
        .PAD(MIO[39]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[3].MIO_BIBUF 
       (.IO(buffered_MIO[3]),
        .PAD(MIO[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[40].MIO_BIBUF 
       (.IO(buffered_MIO[40]),
        .PAD(MIO[40]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[41].MIO_BIBUF 
       (.IO(buffered_MIO[41]),
        .PAD(MIO[41]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[42].MIO_BIBUF 
       (.IO(buffered_MIO[42]),
        .PAD(MIO[42]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[43].MIO_BIBUF 
       (.IO(buffered_MIO[43]),
        .PAD(MIO[43]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[44].MIO_BIBUF 
       (.IO(buffered_MIO[44]),
        .PAD(MIO[44]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[45].MIO_BIBUF 
       (.IO(buffered_MIO[45]),
        .PAD(MIO[45]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[46].MIO_BIBUF 
       (.IO(buffered_MIO[46]),
        .PAD(MIO[46]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[47].MIO_BIBUF 
       (.IO(buffered_MIO[47]),
        .PAD(MIO[47]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[48].MIO_BIBUF 
       (.IO(buffered_MIO[48]),
        .PAD(MIO[48]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[49].MIO_BIBUF 
       (.IO(buffered_MIO[49]),
        .PAD(MIO[49]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[4].MIO_BIBUF 
       (.IO(buffered_MIO[4]),
        .PAD(MIO[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[50].MIO_BIBUF 
       (.IO(buffered_MIO[50]),
        .PAD(MIO[50]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[51].MIO_BIBUF 
       (.IO(buffered_MIO[51]),
        .PAD(MIO[51]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[52].MIO_BIBUF 
       (.IO(buffered_MIO[52]),
        .PAD(MIO[52]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[53].MIO_BIBUF 
       (.IO(buffered_MIO[53]),
        .PAD(MIO[53]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[5].MIO_BIBUF 
       (.IO(buffered_MIO[5]),
        .PAD(MIO[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[6].MIO_BIBUF 
       (.IO(buffered_MIO[6]),
        .PAD(MIO[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[7].MIO_BIBUF 
       (.IO(buffered_MIO[7]),
        .PAD(MIO[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[8].MIO_BIBUF 
       (.IO(buffered_MIO[8]),
        .PAD(MIO[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk13[9].MIO_BIBUF 
       (.IO(buffered_MIO[9]),
        .PAD(MIO[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[0].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[0]),
        .PAD(DDR_BankAddr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[1].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[1]),
        .PAD(DDR_BankAddr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk14[2].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[2]),
        .PAD(DDR_BankAddr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[0].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[0]),
        .PAD(DDR_Addr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[10].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[10]),
        .PAD(DDR_Addr[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[11].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[11]),
        .PAD(DDR_Addr[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[12].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[12]),
        .PAD(DDR_Addr[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[13].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[13]),
        .PAD(DDR_Addr[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[14].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[14]),
        .PAD(DDR_Addr[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[1].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[1]),
        .PAD(DDR_Addr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[2].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[2]),
        .PAD(DDR_Addr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[3].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[3]),
        .PAD(DDR_Addr[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[4].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[4]),
        .PAD(DDR_Addr[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[5].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[5]),
        .PAD(DDR_Addr[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[6].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[6]),
        .PAD(DDR_Addr[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[7].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[7]),
        .PAD(DDR_Addr[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[8].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[8]),
        .PAD(DDR_Addr[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk15[9].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[9]),
        .PAD(DDR_Addr[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[0].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[0]),
        .PAD(DDR_DM[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[1].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[1]),
        .PAD(DDR_DM[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[2].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[2]),
        .PAD(DDR_DM[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk16[3].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[3]),
        .PAD(DDR_DM[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[0].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[0]),
        .PAD(DDR_DQ[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[10].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[10]),
        .PAD(DDR_DQ[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[11].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[11]),
        .PAD(DDR_DQ[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[12].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[12]),
        .PAD(DDR_DQ[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[13].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[13]),
        .PAD(DDR_DQ[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[14].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[14]),
        .PAD(DDR_DQ[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[15].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[15]),
        .PAD(DDR_DQ[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[16].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[16]),
        .PAD(DDR_DQ[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[17].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[17]),
        .PAD(DDR_DQ[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[18].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[18]),
        .PAD(DDR_DQ[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[19].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[19]),
        .PAD(DDR_DQ[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[1].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[1]),
        .PAD(DDR_DQ[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[20].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[20]),
        .PAD(DDR_DQ[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[21].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[21]),
        .PAD(DDR_DQ[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[22].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[22]),
        .PAD(DDR_DQ[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[23].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[23]),
        .PAD(DDR_DQ[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[24].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[24]),
        .PAD(DDR_DQ[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[25].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[25]),
        .PAD(DDR_DQ[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[26].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[26]),
        .PAD(DDR_DQ[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[27].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[27]),
        .PAD(DDR_DQ[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[28].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[28]),
        .PAD(DDR_DQ[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[29].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[29]),
        .PAD(DDR_DQ[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[2].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[2]),
        .PAD(DDR_DQ[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[30].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[30]),
        .PAD(DDR_DQ[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[31].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[31]),
        .PAD(DDR_DQ[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[3].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[3]),
        .PAD(DDR_DQ[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[4].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[4]),
        .PAD(DDR_DQ[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[5].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[5]),
        .PAD(DDR_DQ[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[6].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[6]),
        .PAD(DDR_DQ[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[7].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[7]),
        .PAD(DDR_DQ[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[8].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[8]),
        .PAD(DDR_DQ[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk17[9].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[9]),
        .PAD(DDR_DQ[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[0].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[0]),
        .PAD(DDR_DQS_n[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[1].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[1]),
        .PAD(DDR_DQS_n[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[2].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[2]),
        .PAD(DDR_DQS_n[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk18[3].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[3]),
        .PAD(DDR_DQS_n[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[0].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[0]),
        .PAD(DDR_DQS[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[1].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[1]),
        .PAD(DDR_DQS[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[2].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[2]),
        .PAD(DDR_DQS[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BIBUF \genblk19[3].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[3]),
        .PAD(DDR_DQS[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[7] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[6] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[5] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[4] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[3] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[0] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[2] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(\TRACE_DATA_PIPE[1] [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[7] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[6] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[5] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[4] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[3] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[2] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(\TRACE_CTL_PIPE[1] ));
endmodule

(* ORIG_REF_NAME = "rd_chnl" *) 
module zynq_bd_rd_chnl
   (\wrap_burst_total_reg[0] ,
    s_axi_rdata,
    ar_active_d1,
    axi_rvalid_int_reg_0,
    \skid_buffer_reg[34] ,
    p_7_in,
    axi_rd_burst_reg_0,
    D,
    E,
    axi_rd_burst_two,
    AR2Arb_Active_Clr,
    s_axi_rid,
    s_axi_aclk,
    ar_active_re,
    ar_active_reg,
    s_axi_arlen,
    s_axi_arburst,
    Q,
    \gen_no_arbiter.m_mesg_i_reg[14] ,
    p_0_out,
    s_axi_araddr,
    \save_init_bram_addr_ld_reg[11] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[3] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[4] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[5] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[6] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[7] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[8] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[9] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[10] ,
    curr_fixed_burst_reg,
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ,
    aw_active_re,
    curr_wrap_burst_reg_reg_0,
    \ADDR_SNG_PORT.bram_addr_int_reg[3]_0 ,
    s_axi_rready,
    s_axi_arid,
    s_axi_aresetn,
    \gen_no_arbiter.m_mesg_i_reg[46] ,
    \gen_no_arbiter.m_mesg_i_reg[46]_0 ,
    ar_active_reg_0,
    bram_rddata_a);
  output \wrap_burst_total_reg[0] ;
  output [31:0]s_axi_rdata;
  output ar_active_d1;
  output axi_rvalid_int_reg_0;
  output \skid_buffer_reg[34] ;
  output p_7_in;
  output axi_rd_burst_reg_0;
  output [9:0]D;
  output [0:0]E;
  output axi_rd_burst_two;
  output AR2Arb_Active_Clr;
  output [11:0]s_axi_rid;
  input s_axi_aclk;
  input ar_active_re;
  input ar_active_reg;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [9:0]Q;
  input \gen_no_arbiter.m_mesg_i_reg[14] ;
  input p_0_out;
  input [9:0]s_axi_araddr;
  input [8:0]\save_init_bram_addr_ld_reg[11] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[3] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[4] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[5] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[6] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[7] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[8] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[9] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[10] ;
  input curr_fixed_burst_reg;
  input \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ;
  input aw_active_re;
  input curr_wrap_burst_reg_reg_0;
  input \ADDR_SNG_PORT.bram_addr_int_reg[3]_0 ;
  input s_axi_rready;
  input [11:0]s_axi_arid;
  input s_axi_aresetn;
  input \gen_no_arbiter.m_mesg_i_reg[46] ;
  input \gen_no_arbiter.m_mesg_i_reg[46]_0 ;
  input ar_active_reg_0;
  input [31:0]bram_rddata_a;

  wire \/i__n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[10] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[3] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[3]_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[4] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[5] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[6] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[7] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[8] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[9] ;
  wire AR2Arb_Active_Clr;
  wire [9:0]D;
  wire [0:0]E;
  wire \FSM_sequential_rlast_sm_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_rlast_sm_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_rlast_sm_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_rlast_sm_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_rlast_sm_cs[2]_i_1_n_0 ;
  wire \GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1_n_0 ;
  wire \GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[0]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[10]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[11]_i_3_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[1]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[2]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[3]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[4]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[5]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[6]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[7]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[8]_i_1_n_0 ;
  wire \GEN_RID_SNG.axi_rid_int[9]_i_1_n_0 ;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ;
  wire I_WRAP_BRST_n_12;
  wire [9:0]Q;
  wire act_rd_burst;
  wire act_rd_burst0;
  wire act_rd_burst_i_1_n_0;
  wire act_rd_burst_i_4_n_0;
  wire act_rd_burst_set;
  wire act_rd_burst_two;
  wire act_rd_burst_two_i_1_n_0;
  wire ar_active_d1;
  wire ar_active_re;
  wire ar_active_reg;
  wire ar_active_reg_0;
  wire aw_active_re;
  wire axi_rd_burst;
  wire axi_rd_burst_i_1_n_0;
  wire axi_rd_burst_i_3_n_0;
  wire axi_rd_burst_reg_0;
  wire axi_rd_burst_two;
  wire axi_rd_burst_two_i_1_n_0;
  wire axi_rd_burst_two_reg_n_0;
  wire axi_rdata_en;
  wire [11:0]axi_rid_temp;
  wire axi_rlast_int_i_1_n_0;
  wire axi_rlast_set;
  wire axi_rvalid_clr_ok;
  wire axi_rvalid_clr_ok_i_1_n_0;
  wire axi_rvalid_clr_ok_i_2_n_0;
  wire axi_rvalid_int_i_1_n_0;
  wire axi_rvalid_int_reg_0;
  wire axi_rvalid_set;
  wire axi_rvalid_set_cmb;
  wire bram_addr_inc;
  wire bram_addr_inc1__0;
  wire bram_addr_inc9_out;
  wire bram_en_int_i_1_n_0;
  wire bram_en_int_i_2_n_0;
  wire bram_en_int_i_3_n_0;
  wire bram_en_int_i_4_n_0;
  wire bram_en_int_i_5_n_0;
  wire bram_en_int_i_6_n_0;
  wire bram_en_int_i_7_n_0;
  wire [31:0]bram_rddata_a;
  wire [7:0]brst_cnt;
  wire \brst_cnt[0]_i_1_n_0 ;
  wire \brst_cnt[1]_i_1_n_0 ;
  wire \brst_cnt[2]_i_1_n_0 ;
  wire \brst_cnt[3]_i_1_n_0 ;
  wire \brst_cnt[4]_i_1_n_0 ;
  wire \brst_cnt[5]_i_1_n_0 ;
  wire \brst_cnt[5]_i_2_n_0 ;
  wire \brst_cnt[6]_i_1_n_0 ;
  wire \brst_cnt[7]_i_1_n_0 ;
  wire \brst_cnt[7]_i_2_n_0 ;
  wire \brst_cnt[7]_i_3_n_0 ;
  wire brst_cnt_max;
  wire brst_cnt_max_d1;
  wire brst_one;
  wire brst_one_i_1_n_0;
  wire brst_zero;
  wire brst_zero_i_1_n_0;
  wire curr_fixed_burst;
  wire curr_fixed_burst_reg;
  wire curr_fixed_burst_reg_0;
  wire curr_wrap_burst_reg;
  wire curr_wrap_burst_reg_i_1__0_n_0;
  wire curr_wrap_burst_reg_reg_0;
  wire disable_b2b_brst;
  wire disable_b2b_brst_cmb;
  wire disable_b2b_brst_i_2_n_0;
  wire disable_b2b_brst_i_3_n_0;
  wire end_brst_rd;
  wire end_brst_rd_clr;
  wire end_brst_rd_clr_i_1_n_0;
  wire end_brst_rd_i_1_n_0;
  wire \gen_no_arbiter.m_mesg_i_reg[14] ;
  wire \gen_no_arbiter.m_mesg_i_reg[46] ;
  wire \gen_no_arbiter.m_mesg_i_reg[46]_0 ;
  wire last_bram_addr;
  wire last_bram_addr0;
  wire last_bram_addr_i_2_n_0;
  wire last_bram_addr_i_3_n_0;
  wire last_bram_addr_i_4_n_0;
  wire last_bram_addr_i_5_n_0;
  wire last_bram_addr_i_6_n_0;
  wire last_bram_addr_i_7_n_0;
  wire p_0_in4_in;
  wire p_0_out;
  wire p_3_out;
  wire p_7_in;
  wire pend_rd_op;
  wire pend_rd_op_cmb;
  wire pend_rd_op_i_1_n_0;
  wire pend_rd_op_i_3_n_0;
  wire pend_rd_op_i_4_n_0;
  wire pend_rd_op_i_5_n_0;
  wire pend_rd_op_i_6_n_0;
  wire pend_rd_op_i_7_n_0;
  wire rd_adv_buf24_out;
  wire [3:0]rd_data_sm_cs;
  wire \rd_data_sm_cs[0]_i_1_n_0 ;
  wire \rd_data_sm_cs[0]_i_2_n_0 ;
  wire \rd_data_sm_cs[0]_i_3_n_0 ;
  wire \rd_data_sm_cs[1]_i_1_n_0 ;
  wire \rd_data_sm_cs[1]_i_3_n_0 ;
  wire \rd_data_sm_cs[2]_i_1_n_0 ;
  wire \rd_data_sm_cs[2]_i_2_n_0 ;
  wire \rd_data_sm_cs[2]_i_3_n_0 ;
  wire \rd_data_sm_cs[2]_i_4_n_0 ;
  wire \rd_data_sm_cs[3]_i_2_n_0 ;
  wire \rd_data_sm_cs[3]_i_3_n_0 ;
  wire \rd_data_sm_cs[3]_i_4_n_0 ;
  wire \rd_data_sm_cs[3]_i_5_n_0 ;
  wire \rd_data_sm_cs[3]_i_7_n_0 ;
  wire rd_data_sm_ns;
  wire rd_data_sm_ns1__0;
  wire [31:0]rd_skid_buf;
  wire rd_skid_buf_ld;
  wire rd_skid_buf_ld_cmb;
  wire rd_skid_buf_ld_reg;
  wire rddata_mux_sel;
  wire rddata_mux_sel_cmb;
  wire rddata_mux_sel_i_1_n_0;
  wire rddata_mux_sel_i_3_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]rlast_sm_cs;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;
  wire [8:0]\save_init_bram_addr_ld_reg[11] ;
  wire \skid_buffer_reg[34] ;
  wire \wrap_burst_total_reg[0] ;

  LUT6 #(
    .INIT(64'h1000F1111000E000)) 
    \/i_ 
       (.I0(rlast_sm_cs[0]),
        .I1(rlast_sm_cs[1]),
        .I2(axi_rvalid_int_reg_0),
        .I3(s_axi_rready),
        .I4(rlast_sm_cs[2]),
        .I5(last_bram_addr),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h00008080000F8080)) 
    \/i___0 
       (.I0(s_axi_rready),
        .I1(axi_rvalid_int_reg_0),
        .I2(rlast_sm_cs[0]),
        .I3(rlast_sm_cs[1]),
        .I4(rlast_sm_cs[2]),
        .I5(\skid_buffer_reg[34] ),
        .O(axi_rlast_set));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \FSM_sequential_rlast_sm_cs[0]_i_1 
       (.I0(rlast_sm_cs[2]),
        .I1(rlast_sm_cs[0]),
        .I2(\FSM_sequential_rlast_sm_cs[0]_i_2_n_0 ),
        .I3(\/i__n_0 ),
        .I4(rlast_sm_cs[0]),
        .O(\FSM_sequential_rlast_sm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0011001300130013)) 
    \FSM_sequential_rlast_sm_cs[0]_i_2 
       (.I0(axi_rd_burst),
        .I1(rlast_sm_cs[1]),
        .I2(act_rd_burst_two),
        .I3(axi_rd_burst_two_reg_n_0),
        .I4(axi_rvalid_int_reg_0),
        .I5(s_axi_rready),
        .O(\FSM_sequential_rlast_sm_cs[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \FSM_sequential_rlast_sm_cs[1]_i_1 
       (.I0(rlast_sm_cs[2]),
        .I1(rlast_sm_cs[0]),
        .I2(\FSM_sequential_rlast_sm_cs[1]_i_2_n_0 ),
        .I3(\/i__n_0 ),
        .I4(rlast_sm_cs[1]),
        .O(\FSM_sequential_rlast_sm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h003F007F003F0055)) 
    \FSM_sequential_rlast_sm_cs[1]_i_2 
       (.I0(axi_rd_burst),
        .I1(s_axi_rready),
        .I2(axi_rvalid_int_reg_0),
        .I3(rlast_sm_cs[1]),
        .I4(axi_rd_burst_two_reg_n_0),
        .I5(act_rd_burst_two),
        .O(\FSM_sequential_rlast_sm_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00A4FFFF00A40000)) 
    \FSM_sequential_rlast_sm_cs[2]_i_1 
       (.I0(rlast_sm_cs[1]),
        .I1(p_0_in4_in),
        .I2(rlast_sm_cs[0]),
        .I3(rlast_sm_cs[2]),
        .I4(\/i__n_0 ),
        .I5(rlast_sm_cs[2]),
        .O(\FSM_sequential_rlast_sm_cs[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_rlast_sm_cs[2]_i_2 
       (.I0(axi_rd_burst_two_reg_n_0),
        .I1(axi_rd_burst),
        .O(p_0_in4_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rlast_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_rlast_sm_cs[0]_i_1_n_0 ),
        .Q(rlast_sm_cs[0]),
        .R(\wrap_burst_total_reg[0] ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rlast_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_rlast_sm_cs[1]_i_1_n_0 ),
        .Q(rlast_sm_cs[1]),
        .R(\wrap_burst_total_reg[0] ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_rlast_sm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_rlast_sm_cs[2]_i_1_n_0 ),
        .Q(rlast_sm_cs[2]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AR_SNG.ar_active_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ar_active_reg),
        .Q(ar_active_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
    \GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1 
       (.I0(brst_cnt_max),
        .I1(pend_rd_op),
        .I2(brst_zero),
        .I3(s_axi_aresetn),
        .I4(p_0_out),
        .I5(ar_active_d1),
        .O(\GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1_n_0 ),
        .Q(brst_cnt_max),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1 
       (.I0(rd_skid_buf[0]),
        .I1(bram_rddata_a[0]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1 
       (.I0(rd_skid_buf[10]),
        .I1(bram_rddata_a[10]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1_n_0 ),
        .Q(s_axi_rdata[10]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1 
       (.I0(rd_skid_buf[11]),
        .I1(bram_rddata_a[11]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1_n_0 ),
        .Q(s_axi_rdata[11]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1 
       (.I0(rd_skid_buf[12]),
        .I1(bram_rddata_a[12]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1_n_0 ),
        .Q(s_axi_rdata[12]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1 
       (.I0(rd_skid_buf[13]),
        .I1(bram_rddata_a[13]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1_n_0 ),
        .Q(s_axi_rdata[13]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1 
       (.I0(rd_skid_buf[14]),
        .I1(bram_rddata_a[14]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1_n_0 ),
        .Q(s_axi_rdata[14]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1 
       (.I0(rd_skid_buf[15]),
        .I1(bram_rddata_a[15]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1_n_0 ),
        .Q(s_axi_rdata[15]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1 
       (.I0(rd_skid_buf[16]),
        .I1(bram_rddata_a[16]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1_n_0 ),
        .Q(s_axi_rdata[16]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1 
       (.I0(rd_skid_buf[17]),
        .I1(bram_rddata_a[17]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0 ),
        .Q(s_axi_rdata[17]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1 
       (.I0(rd_skid_buf[18]),
        .I1(bram_rddata_a[18]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1_n_0 ),
        .Q(s_axi_rdata[18]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1 
       (.I0(rd_skid_buf[19]),
        .I1(bram_rddata_a[19]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1_n_0 ),
        .Q(s_axi_rdata[19]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1 
       (.I0(rd_skid_buf[1]),
        .I1(bram_rddata_a[1]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1_n_0 ),
        .Q(s_axi_rdata[1]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1 
       (.I0(rd_skid_buf[20]),
        .I1(bram_rddata_a[20]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1_n_0 ),
        .Q(s_axi_rdata[20]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1 
       (.I0(rd_skid_buf[21]),
        .I1(bram_rddata_a[21]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0 ),
        .Q(s_axi_rdata[21]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1 
       (.I0(rd_skid_buf[22]),
        .I1(bram_rddata_a[22]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1_n_0 ),
        .Q(s_axi_rdata[22]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1 
       (.I0(rd_skid_buf[23]),
        .I1(bram_rddata_a[23]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1_n_0 ),
        .Q(s_axi_rdata[23]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1 
       (.I0(rd_skid_buf[24]),
        .I1(bram_rddata_a[24]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0 ),
        .Q(s_axi_rdata[24]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1 
       (.I0(rd_skid_buf[25]),
        .I1(bram_rddata_a[25]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1_n_0 ),
        .Q(s_axi_rdata[25]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1 
       (.I0(rd_skid_buf[26]),
        .I1(bram_rddata_a[26]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1_n_0 ),
        .Q(s_axi_rdata[26]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1 
       (.I0(rd_skid_buf[27]),
        .I1(bram_rddata_a[27]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1_n_0 ),
        .Q(s_axi_rdata[27]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1 
       (.I0(rd_skid_buf[28]),
        .I1(bram_rddata_a[28]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1_n_0 ),
        .Q(s_axi_rdata[28]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1 
       (.I0(rd_skid_buf[29]),
        .I1(bram_rddata_a[29]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1_n_0 ),
        .Q(s_axi_rdata[29]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1 
       (.I0(rd_skid_buf[2]),
        .I1(bram_rddata_a[2]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1_n_0 ),
        .Q(s_axi_rdata[2]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1 
       (.I0(rd_skid_buf[30]),
        .I1(bram_rddata_a[30]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1_n_0 ),
        .Q(s_axi_rdata[30]),
        .R(p_3_out));
  LUT6 #(
    .INIT(64'h00000AAF0000EA00)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 
       (.I0(rd_adv_buf24_out),
        .I1(rd_data_sm_ns1__0),
        .I2(rd_data_sm_cs[0]),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[3]),
        .I5(rd_data_sm_cs[1]),
        .O(axi_rdata_en));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2 
       (.I0(rd_skid_buf[31]),
        .I1(bram_rddata_a[31]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3 
       (.I0(axi_rvalid_int_reg_0),
        .I1(s_axi_rready),
        .O(rd_adv_buf24_out));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 
       (.I0(act_rd_burst),
        .I1(act_rd_burst_two),
        .O(rd_data_sm_ns1__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2_n_0 ),
        .Q(s_axi_rdata[31]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1 
       (.I0(rd_skid_buf[3]),
        .I1(bram_rddata_a[3]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1_n_0 ),
        .Q(s_axi_rdata[3]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1 
       (.I0(rd_skid_buf[4]),
        .I1(bram_rddata_a[4]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1_n_0 ),
        .Q(s_axi_rdata[4]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1 
       (.I0(rd_skid_buf[5]),
        .I1(bram_rddata_a[5]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1_n_0 ),
        .Q(s_axi_rdata[5]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1 
       (.I0(rd_skid_buf[6]),
        .I1(bram_rddata_a[6]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1_n_0 ),
        .Q(s_axi_rdata[6]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1 
       (.I0(rd_skid_buf[7]),
        .I1(bram_rddata_a[7]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1_n_0 ),
        .Q(s_axi_rdata[7]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1 
       (.I0(rd_skid_buf[8]),
        .I1(bram_rddata_a[8]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1_n_0 ),
        .Q(s_axi_rdata[8]),
        .R(p_3_out));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1 
       (.I0(rd_skid_buf[9]),
        .I1(bram_rddata_a[9]),
        .I2(rddata_mux_sel),
        .O(\GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1_n_0 ),
        .Q(s_axi_rdata[9]),
        .R(p_3_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf[31]_i_1 
       (.I0(rd_adv_buf24_out),
        .I1(rd_data_sm_cs[0]),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[3]),
        .I5(rd_skid_buf_ld_reg),
        .O(rd_skid_buf_ld));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[0] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[0]),
        .Q(rd_skid_buf[0]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[10] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[10]),
        .Q(rd_skid_buf[10]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[11] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[11]),
        .Q(rd_skid_buf[11]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[12] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[12]),
        .Q(rd_skid_buf[12]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[13] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[13]),
        .Q(rd_skid_buf[13]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[14] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[14]),
        .Q(rd_skid_buf[14]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[15] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[15]),
        .Q(rd_skid_buf[15]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[16] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[16]),
        .Q(rd_skid_buf[16]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[17] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[17]),
        .Q(rd_skid_buf[17]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[18] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[18]),
        .Q(rd_skid_buf[18]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[19] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[19]),
        .Q(rd_skid_buf[19]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[1] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[1]),
        .Q(rd_skid_buf[1]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[20] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[20]),
        .Q(rd_skid_buf[20]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[21] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[21]),
        .Q(rd_skid_buf[21]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[22] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[22]),
        .Q(rd_skid_buf[22]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[23] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[23]),
        .Q(rd_skid_buf[23]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[24] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[24]),
        .Q(rd_skid_buf[24]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[25] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[25]),
        .Q(rd_skid_buf[25]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[26] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[26]),
        .Q(rd_skid_buf[26]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[27] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[27]),
        .Q(rd_skid_buf[27]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[28] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[28]),
        .Q(rd_skid_buf[28]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[29] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[29]),
        .Q(rd_skid_buf[29]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[2] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[2]),
        .Q(rd_skid_buf[2]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[30] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[30]),
        .Q(rd_skid_buf[30]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[31] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[31]),
        .Q(rd_skid_buf[31]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[3] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[3]),
        .Q(rd_skid_buf[3]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[4] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[4]),
        .Q(rd_skid_buf[4]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[5] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[5]),
        .Q(rd_skid_buf[5]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[6] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[6]),
        .Q(rd_skid_buf[6]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[7] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[7]),
        .Q(rd_skid_buf[7]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[8] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[8]),
        .Q(rd_skid_buf[8]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RDATA_NO_ECC.rd_skid_buf_reg[9] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[9]),
        .Q(rd_skid_buf[9]),
        .R(\wrap_burst_total_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[0]_i_1 
       (.I0(s_axi_arid[0]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[0]),
        .O(\GEN_RID_SNG.axi_rid_int[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[10]_i_1 
       (.I0(s_axi_arid[10]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[10]),
        .O(\GEN_RID_SNG.axi_rid_int[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_RID_SNG.axi_rid_int[11]_i_1 
       (.I0(s_axi_rready),
        .I1(\skid_buffer_reg[34] ),
        .I2(s_axi_aresetn),
        .O(p_3_out));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_RID_SNG.axi_rid_int[11]_i_2 
       (.I0(ar_active_d1),
        .I1(p_0_out),
        .I2(axi_rvalid_set),
        .O(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[11]_i_3 
       (.I0(s_axi_arid[11]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[11]),
        .O(\GEN_RID_SNG.axi_rid_int[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[1]_i_1 
       (.I0(s_axi_arid[1]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[1]),
        .O(\GEN_RID_SNG.axi_rid_int[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[2]_i_1 
       (.I0(s_axi_arid[2]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[2]),
        .O(\GEN_RID_SNG.axi_rid_int[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[3]_i_1 
       (.I0(s_axi_arid[3]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[3]),
        .O(\GEN_RID_SNG.axi_rid_int[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[4]_i_1 
       (.I0(s_axi_arid[4]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[4]),
        .O(\GEN_RID_SNG.axi_rid_int[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[5]_i_1 
       (.I0(s_axi_arid[5]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[5]),
        .O(\GEN_RID_SNG.axi_rid_int[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[6]_i_1 
       (.I0(s_axi_arid[6]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[6]),
        .O(\GEN_RID_SNG.axi_rid_int[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[7]_i_1 
       (.I0(s_axi_arid[7]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[7]),
        .O(\GEN_RID_SNG.axi_rid_int[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[8]_i_1 
       (.I0(s_axi_arid[8]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[8]),
        .O(\GEN_RID_SNG.axi_rid_int[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_RID_SNG.axi_rid_int[9]_i_1 
       (.I0(s_axi_arid[9]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[9]),
        .O(\GEN_RID_SNG.axi_rid_int[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[0]_i_1_n_0 ),
        .Q(s_axi_rid[0]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[10]_i_1_n_0 ),
        .Q(s_axi_rid[10]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[11]_i_3_n_0 ),
        .Q(s_axi_rid[11]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[1]_i_1_n_0 ),
        .Q(s_axi_rid[1]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[2]_i_1_n_0 ),
        .Q(s_axi_rid[2]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[3]_i_1_n_0 ),
        .Q(s_axi_rid[3]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[4]_i_1_n_0 ),
        .Q(s_axi_rid[4]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[5]_i_1_n_0 ),
        .Q(s_axi_rid[5]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[6]_i_1_n_0 ),
        .Q(s_axi_rid[6]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[7]_i_1_n_0 ),
        .Q(s_axi_rid[7]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[8]_i_1_n_0 ),
        .Q(s_axi_rid[8]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_RID_SNG.axi_rid_int[9]_i_1_n_0 ),
        .Q(s_axi_rid[9]),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[0] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[0]),
        .Q(axi_rid_temp[0]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[10] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[10]),
        .Q(axi_rid_temp[10]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[11] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[11]),
        .Q(axi_rid_temp[11]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[1] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[1]),
        .Q(axi_rid_temp[1]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[2] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[2]),
        .Q(axi_rid_temp[2]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[3] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[3]),
        .Q(axi_rid_temp[3]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[4] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[4]),
        .Q(axi_rid_temp[4]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[5] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[5]),
        .Q(axi_rid_temp[5]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[6] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[6]),
        .Q(axi_rid_temp[6]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[7] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[7]),
        .Q(axi_rid_temp[7]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[8] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[8]),
        .Q(axi_rid_temp[8]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RID_SNG.axi_rid_temp_reg[9] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[9]),
        .Q(axi_rid_temp[9]),
        .R(\wrap_burst_total_reg[0] ));
  zynq_bd_wrap_brst_68 I_WRAP_BRST
       (.\ADDR_SNG_PORT.bram_addr_int_reg[10] (\ADDR_SNG_PORT.bram_addr_int_reg[10] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[3] (\ADDR_SNG_PORT.bram_addr_int_reg[3] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[3]_0 (\ADDR_SNG_PORT.bram_addr_int_reg[3]_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[4] (\ADDR_SNG_PORT.bram_addr_int_reg[4] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[5] (\ADDR_SNG_PORT.bram_addr_int_reg[5] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[6] (\ADDR_SNG_PORT.bram_addr_int_reg[6] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[7] (\ADDR_SNG_PORT.bram_addr_int_reg[7] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[8] (\ADDR_SNG_PORT.bram_addr_int_reg[8] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[9] (\ADDR_SNG_PORT.bram_addr_int_reg[9] ),
        .D(D),
        .E(E),
        .\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] (\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ),
        .Q(Q),
        .ar_active_re(ar_active_re),
        .aw_active_re(aw_active_re),
        .axi_rd_burst(axi_rd_burst),
        .axi_rd_burst_two_reg(axi_rd_burst_two_reg_n_0),
        .axi_rvalid_int_reg(axi_rvalid_int_reg_0),
        .bram_addr_inc(bram_addr_inc),
        .bram_addr_inc9_out(bram_addr_inc9_out),
        .brst_zero(brst_zero),
        .curr_fixed_burst_reg(curr_fixed_burst_reg),
        .curr_fixed_burst_reg_0(curr_fixed_burst_reg_0),
        .curr_wrap_burst_reg(curr_wrap_burst_reg),
        .curr_wrap_burst_reg_reg(curr_wrap_burst_reg_reg_0),
        .end_brst_rd(end_brst_rd),
        .\gen_no_arbiter.m_mesg_i_reg[14] (\gen_no_arbiter.m_mesg_i_reg[14] ),
        .p_0_out(p_0_out),
        .\rd_data_sm_cs_reg[1] (I_WRAP_BRST_n_12),
        .\rd_data_sm_cs_reg[3] (rd_data_sm_cs),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arlen(s_axi_arlen[3:0]),
        .s_axi_rready(s_axi_rready),
        .\save_init_bram_addr_ld_reg[11]_0 (\save_init_bram_addr_ld_reg[11] ),
        .\wrap_burst_total_reg[0]_0 (\wrap_burst_total_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000022E2EEE2)) 
    act_rd_burst_i_1
       (.I0(act_rd_burst),
        .I1(act_rd_burst_set),
        .I2(axi_rd_burst),
        .I3(ar_active_re),
        .I4(axi_rd_burst_two),
        .I5(act_rd_burst0),
        .O(act_rd_burst_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000000055C0)) 
    act_rd_burst_i_2
       (.I0(p_0_in4_in),
        .I1(axi_rd_burst_i_3_n_0),
        .I2(ar_active_re),
        .I3(rd_data_sm_cs[0]),
        .I4(rd_data_sm_cs[2]),
        .I5(act_rd_burst_i_4_n_0),
        .O(act_rd_burst_set));
  LUT6 #(
    .INIT(64'h00202000FFFFFFFF)) 
    act_rd_burst_i_3
       (.I0(last_bram_addr_i_4_n_0),
        .I1(rd_data_sm_ns1__0),
        .I2(rd_adv_buf24_out),
        .I3(rd_data_sm_cs[3]),
        .I4(rd_data_sm_cs[2]),
        .I5(s_axi_aresetn),
        .O(act_rd_burst0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    act_rd_burst_i_4
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[1]),
        .O(act_rd_burst_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    act_rd_burst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(act_rd_burst_i_1_n_0),
        .Q(act_rd_burst),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    act_rd_burst_two_i_1
       (.I0(act_rd_burst_two),
        .I1(act_rd_burst_set),
        .I2(axi_rd_burst_two_reg_n_0),
        .I3(ar_active_re),
        .I4(axi_rd_burst_two),
        .I5(act_rd_burst0),
        .O(act_rd_burst_two_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    act_rd_burst_two_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(act_rd_burst_two_i_1_n_0),
        .Q(act_rd_burst_two),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \arb_sm_cs[1]_i_2 
       (.I0(\skid_buffer_reg[34] ),
        .I1(s_axi_rready),
        .O(AR2Arb_Active_Clr));
  LUT6 #(
    .INIT(64'h300030000000AA00)) 
    axi_rd_burst_i_1
       (.I0(axi_rd_burst),
        .I1(axi_rd_burst_two),
        .I2(axi_rd_burst_i_3_n_0),
        .I3(s_axi_aresetn),
        .I4(brst_zero),
        .I5(ar_active_re),
        .O(axi_rd_burst_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    axi_rd_burst_i_2
       (.I0(s_axi_arlen[0]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arlen[3]),
        .I3(s_axi_arlen[2]),
        .I4(axi_rd_burst_reg_0),
        .O(axi_rd_burst_two));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    axi_rd_burst_i_3
       (.I0(s_axi_arlen[1]),
        .I1(s_axi_arlen[3]),
        .I2(s_axi_arlen[2]),
        .I3(s_axi_arlen[0]),
        .I4(axi_rd_burst_reg_0),
        .O(axi_rd_burst_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rd_burst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rd_burst_i_1_n_0),
        .Q(axi_rd_burst),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    axi_rd_burst_two_i_1
       (.I0(axi_rd_burst_two_reg_n_0),
        .I1(axi_rd_burst_two),
        .I2(s_axi_aresetn),
        .I3(brst_zero),
        .I4(ar_active_d1),
        .I5(p_0_out),
        .O(axi_rd_burst_two_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rd_burst_two_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rd_burst_two_i_1_n_0),
        .Q(axi_rd_burst_two_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    axi_rlast_int_i_1
       (.I0(s_axi_aresetn),
        .I1(s_axi_rready),
        .I2(\skid_buffer_reg[34] ),
        .I3(axi_rlast_set),
        .O(axi_rlast_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rlast_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rlast_int_i_1_n_0),
        .Q(\skid_buffer_reg[34] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFA8)) 
    axi_rvalid_clr_ok_i_1
       (.I0(last_bram_addr),
        .I1(disable_b2b_brst),
        .I2(disable_b2b_brst_cmb),
        .I3(axi_rvalid_clr_ok_i_2_n_0),
        .I4(ar_active_re),
        .I5(axi_rvalid_clr_ok),
        .O(axi_rvalid_clr_ok_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    axi_rvalid_clr_ok_i_2
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[0]),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[3]),
        .O(axi_rvalid_clr_ok_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_clr_ok_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_clr_ok_i_1_n_0),
        .Q(axi_rvalid_clr_ok),
        .R(\wrap_burst_total_reg[0] ));
  LUT6 #(
    .INIT(64'h00E0E0E0E0E0E0E0)) 
    axi_rvalid_int_i_1
       (.I0(axi_rvalid_int_reg_0),
        .I1(axi_rvalid_set),
        .I2(s_axi_aresetn),
        .I3(s_axi_rready),
        .I4(\skid_buffer_reg[34] ),
        .I5(axi_rvalid_clr_ok),
        .O(axi_rvalid_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_int_i_1_n_0),
        .Q(axi_rvalid_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    axi_rvalid_set_i_1
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .O(axi_rvalid_set_cmb));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_set_cmb),
        .Q(axi_rvalid_set),
        .R(\wrap_burst_total_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFEAFF0000EA00)) 
    bram_en_int_i_1
       (.I0(bram_en_int_i_2_n_0),
        .I1(rd_data_sm_cs[1]),
        .I2(bram_en_int_i_3_n_0),
        .I3(bram_en_int_i_4_n_0),
        .I4(rd_data_sm_cs[3]),
        .I5(p_7_in),
        .O(bram_en_int_i_1_n_0));
  LUT6 #(
    .INIT(64'h3300AAAA03033300)) 
    bram_en_int_i_2
       (.I0(bram_addr_inc9_out),
        .I1(rd_data_sm_cs[1]),
        .I2(p_0_in4_in),
        .I3(ar_active_re),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[2]),
        .O(bram_en_int_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF111D0000111D)) 
    bram_en_int_i_3
       (.I0(axi_rd_burst_two_reg_n_0),
        .I1(rd_data_sm_cs[0]),
        .I2(end_brst_rd),
        .I3(brst_zero),
        .I4(rd_data_sm_cs[2]),
        .I5(bram_en_int_i_5_n_0),
        .O(bram_en_int_i_3_n_0));
  LUT6 #(
    .INIT(64'hF0CC00CCAAAAAAAA)) 
    bram_en_int_i_4
       (.I0(bram_en_int_i_6_n_0),
        .I1(bram_en_int_i_7_n_0),
        .I2(bram_en_int_i_5_n_0),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[2]),
        .O(bram_en_int_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h8F880F00)) 
    bram_en_int_i_5
       (.I0(axi_rvalid_int_reg_0),
        .I1(s_axi_rready),
        .I2(ar_active_d1),
        .I3(p_0_out),
        .I4(pend_rd_op),
        .O(bram_en_int_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFEEEEFF3FEEEE)) 
    bram_en_int_i_6
       (.I0(ar_active_re),
        .I1(rd_data_sm_cs[1]),
        .I2(brst_one),
        .I3(bram_addr_inc1__0),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_adv_buf24_out),
        .O(bram_en_int_i_6_n_0));
  LUT6 #(
    .INIT(64'hF322F322F3223322)) 
    bram_en_int_i_7
       (.I0(bram_addr_inc1__0),
        .I1(rd_data_sm_cs[0]),
        .I2(ar_active_re),
        .I3(rd_adv_buf24_out),
        .I4(act_rd_burst_two),
        .I5(act_rd_burst),
        .O(bram_en_int_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bram_en_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bram_en_int_i_1_n_0),
        .Q(p_7_in),
        .R(\wrap_burst_total_reg[0] ));
  LUT4 #(
    .INIT(16'h08FB)) 
    \brst_cnt[0]_i_1 
       (.I0(s_axi_arlen[0]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(brst_cnt[0]),
        .O(\brst_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h99F99909)) 
    \brst_cnt[1]_i_1 
       (.I0(brst_cnt[1]),
        .I1(brst_cnt[0]),
        .I2(p_0_out),
        .I3(ar_active_d1),
        .I4(s_axi_arlen[1]),
        .O(\brst_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9A9FFA9A9A900A9)) 
    \brst_cnt[2]_i_1 
       (.I0(brst_cnt[2]),
        .I1(brst_cnt[0]),
        .I2(brst_cnt[1]),
        .I3(p_0_out),
        .I4(ar_active_d1),
        .I5(s_axi_arlen[2]),
        .O(\brst_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \brst_cnt[3]_i_1 
       (.I0(brst_cnt[3]),
        .I1(brst_cnt[2]),
        .I2(brst_cnt[0]),
        .I3(brst_cnt[1]),
        .I4(ar_active_re),
        .I5(s_axi_arlen[3]),
        .O(\brst_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9A9FFA9A9A900A9)) 
    \brst_cnt[4]_i_1 
       (.I0(brst_cnt[4]),
        .I1(brst_cnt[3]),
        .I2(\brst_cnt[5]_i_2_n_0 ),
        .I3(p_0_out),
        .I4(ar_active_d1),
        .I5(s_axi_arlen[4]),
        .O(\brst_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \brst_cnt[5]_i_1 
       (.I0(brst_cnt[5]),
        .I1(brst_cnt[4]),
        .I2(\brst_cnt[5]_i_2_n_0 ),
        .I3(brst_cnt[3]),
        .I4(ar_active_re),
        .I5(s_axi_arlen[5]),
        .O(\brst_cnt[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \brst_cnt[5]_i_2 
       (.I0(brst_cnt[1]),
        .I1(brst_cnt[0]),
        .I2(brst_cnt[2]),
        .O(\brst_cnt[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99F99909)) 
    \brst_cnt[6]_i_1 
       (.I0(brst_cnt[6]),
        .I1(\brst_cnt[7]_i_3_n_0 ),
        .I2(p_0_out),
        .I3(ar_active_d1),
        .I4(s_axi_arlen[6]),
        .O(\brst_cnt[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \brst_cnt[7]_i_1 
       (.I0(bram_addr_inc),
        .I1(ar_active_d1),
        .I2(p_0_out),
        .O(\brst_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9A9FFA9A9A900A9)) 
    \brst_cnt[7]_i_2 
       (.I0(brst_cnt[7]),
        .I1(brst_cnt[6]),
        .I2(\brst_cnt[7]_i_3_n_0 ),
        .I3(p_0_out),
        .I4(ar_active_d1),
        .I5(s_axi_arlen[7]),
        .O(\brst_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \brst_cnt[7]_i_3 
       (.I0(brst_cnt[4]),
        .I1(brst_cnt[2]),
        .I2(brst_cnt[0]),
        .I3(brst_cnt[1]),
        .I4(brst_cnt[3]),
        .I5(brst_cnt[5]),
        .O(\brst_cnt[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    brst_cnt_max_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(brst_cnt_max),
        .Q(brst_cnt_max_d1),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \brst_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(\brst_cnt[7]_i_1_n_0 ),
        .D(\brst_cnt[0]_i_1_n_0 ),
        .Q(brst_cnt[0]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \brst_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(\brst_cnt[7]_i_1_n_0 ),
        .D(\brst_cnt[1]_i_1_n_0 ),
        .Q(brst_cnt[1]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \brst_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(\brst_cnt[7]_i_1_n_0 ),
        .D(\brst_cnt[2]_i_1_n_0 ),
        .Q(brst_cnt[2]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \brst_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(\brst_cnt[7]_i_1_n_0 ),
        .D(\brst_cnt[3]_i_1_n_0 ),
        .Q(brst_cnt[3]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \brst_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(\brst_cnt[7]_i_1_n_0 ),
        .D(\brst_cnt[4]_i_1_n_0 ),
        .Q(brst_cnt[4]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \brst_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(\brst_cnt[7]_i_1_n_0 ),
        .D(\brst_cnt[5]_i_1_n_0 ),
        .Q(brst_cnt[5]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \brst_cnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(\brst_cnt[7]_i_1_n_0 ),
        .D(\brst_cnt[6]_i_1_n_0 ),
        .Q(brst_cnt[6]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \brst_cnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(\brst_cnt[7]_i_1_n_0 ),
        .D(\brst_cnt[7]_i_2_n_0 ),
        .Q(brst_cnt[7]),
        .R(\wrap_burst_total_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000E0FEEEEE)) 
    brst_one_i_1
       (.I0(brst_one),
        .I1(\gen_no_arbiter.m_mesg_i_reg[46]_0 ),
        .I2(brst_cnt[1]),
        .I3(brst_cnt[0]),
        .I4(last_bram_addr_i_5_n_0),
        .I5(ar_active_reg_0),
        .O(brst_one_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    brst_one_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(brst_one_i_1_n_0),
        .Q(brst_one),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000BAAA0000)) 
    brst_zero_i_1
       (.I0(brst_zero),
        .I1(brst_cnt[1]),
        .I2(brst_cnt[0]),
        .I3(last_bram_addr_i_5_n_0),
        .I4(s_axi_aresetn),
        .I5(\gen_no_arbiter.m_mesg_i_reg[46] ),
        .O(brst_zero_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    brst_zero_i_3
       (.I0(s_axi_arlen[5]),
        .I1(s_axi_arlen[4]),
        .I2(s_axi_arlen[6]),
        .I3(s_axi_arlen[7]),
        .O(axi_rd_burst_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    brst_zero_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(brst_zero_i_1_n_0),
        .Q(brst_zero),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    curr_fixed_burst_reg_i_1__0
       (.I0(s_axi_arburst[0]),
        .I1(s_axi_arburst[1]),
        .O(curr_fixed_burst));
  FDRE #(
    .INIT(1'b0)) 
    curr_fixed_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(curr_fixed_burst),
        .Q(curr_fixed_burst_reg_0),
        .R(\wrap_burst_total_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    curr_wrap_burst_reg_i_1__0
       (.I0(s_axi_arburst[1]),
        .I1(s_axi_arburst[0]),
        .O(curr_wrap_burst_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    curr_wrap_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(curr_wrap_burst_reg_i_1__0_n_0),
        .Q(curr_wrap_burst_reg),
        .R(\wrap_burst_total_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAA0AAAAAA0CCAA)) 
    disable_b2b_brst_i_1
       (.I0(disable_b2b_brst),
        .I1(disable_b2b_brst_i_2_n_0),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .I4(rd_data_sm_cs[3]),
        .I5(rd_data_sm_cs[2]),
        .O(disable_b2b_brst_cmb));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFB0B)) 
    disable_b2b_brst_i_2
       (.I0(axi_rd_burst_two_reg_n_0),
        .I1(axi_rd_burst),
        .I2(rd_data_sm_cs[1]),
        .I3(disable_b2b_brst_i_3_n_0),
        .O(disable_b2b_brst_i_2_n_0));
  LUT6 #(
    .INIT(64'hAFFFAFFFAFFFAEEE)) 
    disable_b2b_brst_i_3
       (.I0(disable_b2b_brst),
        .I1(brst_one),
        .I2(axi_rvalid_int_reg_0),
        .I3(s_axi_rready),
        .I4(brst_zero),
        .I5(end_brst_rd),
        .O(disable_b2b_brst_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    disable_b2b_brst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(disable_b2b_brst_cmb),
        .Q(disable_b2b_brst),
        .R(\wrap_burst_total_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFCFFFD000C0000)) 
    end_brst_rd_clr_i_1
       (.I0(ar_active_re),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[3]),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(end_brst_rd_clr),
        .O(end_brst_rd_clr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    end_brst_rd_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(end_brst_rd_clr_i_1_n_0),
        .Q(end_brst_rd_clr),
        .R(\wrap_burst_total_reg[0] ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    end_brst_rd_i_1
       (.I0(brst_cnt_max),
        .I1(brst_cnt_max_d1),
        .I2(s_axi_aresetn),
        .I3(end_brst_rd_clr),
        .I4(end_brst_rd),
        .O(end_brst_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    end_brst_rd_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(end_brst_rd_i_1_n_0),
        .Q(end_brst_rd),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0FFE0E0E0)) 
    last_bram_addr_i_1
       (.I0(last_bram_addr_i_2_n_0),
        .I1(last_bram_addr_i_3_n_0),
        .I2(last_bram_addr_i_4_n_0),
        .I3(last_bram_addr_i_5_n_0),
        .I4(brst_cnt[0]),
        .I5(brst_cnt[1]),
        .O(last_bram_addr0));
  LUT6 #(
    .INIT(64'h0000880F00008800)) 
    last_bram_addr_i_2
       (.I0(rd_adv_buf24_out),
        .I1(p_0_in4_in),
        .I2(axi_rd_burst_i_3_n_0),
        .I3(rd_data_sm_cs[3]),
        .I4(rd_data_sm_cs[2]),
        .I5(ar_active_re),
        .O(last_bram_addr_i_2_n_0));
  LUT6 #(
    .INIT(64'h0444004000400040)) 
    last_bram_addr_i_3
       (.I0(\rd_data_sm_cs[3]_i_7_n_0 ),
        .I1(rd_adv_buf24_out),
        .I2(ar_active_re),
        .I3(last_bram_addr_i_6_n_0),
        .I4(pend_rd_op),
        .I5(p_0_in4_in),
        .O(last_bram_addr_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h81)) 
    last_bram_addr_i_4
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[2]),
        .O(last_bram_addr_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    last_bram_addr_i_5
       (.I0(last_bram_addr_i_7_n_0),
        .I1(bram_addr_inc),
        .O(last_bram_addr_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    last_bram_addr_i_6
       (.I0(s_axi_arlen[0]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arlen[3]),
        .I3(s_axi_arlen[2]),
        .I4(axi_rd_burst_reg_0),
        .O(last_bram_addr_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    last_bram_addr_i_7
       (.I0(brst_cnt[4]),
        .I1(brst_cnt[5]),
        .I2(brst_cnt[2]),
        .I3(brst_cnt[3]),
        .I4(brst_cnt[7]),
        .I5(brst_cnt[6]),
        .O(last_bram_addr_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    last_bram_addr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(last_bram_addr0),
        .Q(last_bram_addr),
        .R(\wrap_burst_total_reg[0] ));
  LUT6 #(
    .INIT(64'hBB88BB88AB88BB88)) 
    pend_rd_op_i_1
       (.I0(pend_rd_op_cmb),
        .I1(pend_rd_op_i_3_n_0),
        .I2(pend_rd_op_i_4_n_0),
        .I3(pend_rd_op),
        .I4(pend_rd_op_i_5_n_0),
        .I5(\rd_data_sm_cs[3]_i_7_n_0 ),
        .O(pend_rd_op_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400040004000404)) 
    pend_rd_op_i_2
       (.I0(rd_data_sm_cs[1]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(rd_data_sm_cs[2]),
        .I4(axi_rd_burst),
        .I5(axi_rd_burst_two_reg_n_0),
        .O(pend_rd_op_cmb));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000000)) 
    pend_rd_op_i_3
       (.I0(ar_active_re),
        .I1(p_0_in4_in),
        .I2(pend_rd_op),
        .I3(pend_rd_op_i_6_n_0),
        .I4(\rd_data_sm_cs[2]_i_3_n_0 ),
        .I5(pend_rd_op_i_7_n_0),
        .O(pend_rd_op_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAE000000)) 
    pend_rd_op_i_4
       (.I0(pend_rd_op),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(s_axi_rready),
        .I4(axi_rvalid_int_reg_0),
        .O(pend_rd_op_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pend_rd_op_i_5
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .O(pend_rd_op_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pend_rd_op_i_6
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .O(pend_rd_op_i_6_n_0));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    pend_rd_op_i_7
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(\rd_data_sm_cs[3]_i_7_n_0 ),
        .I3(ar_active_re),
        .I4(\skid_buffer_reg[34] ),
        .I5(pend_rd_op),
        .O(pend_rd_op_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pend_rd_op_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pend_rd_op_i_1_n_0),
        .Q(pend_rd_op),
        .R(\wrap_burst_total_reg[0] ));
  LUT6 #(
    .INIT(64'h00FF03AA000003AA)) 
    \rd_data_sm_cs[0]_i_1 
       (.I0(\rd_data_sm_cs[0]_i_2_n_0 ),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[0]),
        .I3(rd_data_sm_cs[3]),
        .I4(rd_data_sm_cs[2]),
        .I5(\rd_data_sm_cs[0]_i_3_n_0 ),
        .O(\rd_data_sm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1010101FFFFFFFF)) 
    \rd_data_sm_cs[0]_i_2 
       (.I0(axi_rd_burst),
        .I1(axi_rd_burst_two_reg_n_0),
        .I2(rd_data_sm_cs[1]),
        .I3(s_axi_rready),
        .I4(axi_rvalid_int_reg_0),
        .I5(rd_data_sm_cs[0]),
        .O(\rd_data_sm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFF3F3B3B3B3B)) 
    \rd_data_sm_cs[0]_i_3 
       (.I0(rd_data_sm_ns1__0),
        .I1(rd_data_sm_cs[0]),
        .I2(rd_data_sm_cs[1]),
        .I3(pend_rd_op),
        .I4(ar_active_re),
        .I5(rd_adv_buf24_out),
        .O(\rd_data_sm_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E2EE)) 
    \rd_data_sm_cs[1]_i_1 
       (.I0(I_WRAP_BRST_n_12),
        .I1(rd_data_sm_cs[2]),
        .I2(\rd_data_sm_cs[1]_i_3_n_0 ),
        .I3(bram_addr_inc1__0),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[3]),
        .O(\rd_data_sm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF777F0000)) 
    \rd_data_sm_cs[1]_i_3 
       (.I0(ar_active_re),
        .I1(rd_adv_buf24_out),
        .I2(act_rd_burst_two),
        .I3(act_rd_burst),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[1]),
        .O(\rd_data_sm_cs[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEAEAAAAAAAAA)) 
    \rd_data_sm_cs[2]_i_1 
       (.I0(\rd_data_sm_cs[2]_i_2_n_0 ),
        .I1(rd_data_sm_cs[1]),
        .I2(axi_rd_burst_two_reg_n_0),
        .I3(axi_rd_burst),
        .I4(rd_data_sm_cs[0]),
        .I5(\rd_data_sm_cs[2]_i_3_n_0 ),
        .O(\rd_data_sm_cs[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000037373734)) 
    \rd_data_sm_cs[2]_i_2 
       (.I0(\rd_data_sm_cs[2]_i_4_n_0 ),
        .I1(rd_data_sm_cs[0]),
        .I2(rd_data_sm_cs[1]),
        .I3(end_brst_rd),
        .I4(brst_zero),
        .I5(\rd_data_sm_cs[3]_i_7_n_0 ),
        .O(\rd_data_sm_cs[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_data_sm_cs[2]_i_3 
       (.I0(rd_data_sm_cs[2]),
        .I1(rd_data_sm_cs[3]),
        .O(\rd_data_sm_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000200020000000)) 
    \rd_data_sm_cs[2]_i_4 
       (.I0(p_0_out),
        .I1(ar_active_d1),
        .I2(axi_rvalid_int_reg_0),
        .I3(s_axi_rready),
        .I4(act_rd_burst_two),
        .I5(act_rd_burst),
        .O(\rd_data_sm_cs[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFED4D4AEFED4D4)) 
    \rd_data_sm_cs[3]_i_1 
       (.I0(\rd_data_sm_cs[3]_i_3_n_0 ),
        .I1(ar_active_re),
        .I2(\rd_data_sm_cs[3]_i_4_n_0 ),
        .I3(\rd_data_sm_cs[3]_i_5_n_0 ),
        .I4(rd_adv_buf24_out),
        .I5(bram_addr_inc1__0),
        .O(rd_data_sm_ns));
  LUT6 #(
    .INIT(64'h0000000033080000)) 
    \rd_data_sm_cs[3]_i_2 
       (.I0(ar_active_re),
        .I1(rd_adv_buf24_out),
        .I2(rd_data_sm_ns1__0),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(\rd_data_sm_cs[3]_i_7_n_0 ),
        .O(\rd_data_sm_cs[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h01D0)) 
    \rd_data_sm_cs[3]_i_3 
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[3]),
        .O(\rd_data_sm_cs[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \rd_data_sm_cs[3]_i_4 
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[3]),
        .O(\rd_data_sm_cs[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0A01)) 
    \rd_data_sm_cs[3]_i_5 
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[3]),
        .I3(rd_data_sm_cs[0]),
        .O(\rd_data_sm_cs[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_data_sm_cs[3]_i_6 
       (.I0(brst_zero),
        .I1(end_brst_rd),
        .O(bram_addr_inc1__0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rd_data_sm_cs[3]_i_7 
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .O(\rd_data_sm_cs[3]_i_7_n_0 ));
  FDRE \rd_data_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(rd_data_sm_ns),
        .D(\rd_data_sm_cs[0]_i_1_n_0 ),
        .Q(rd_data_sm_cs[0]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE \rd_data_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(rd_data_sm_ns),
        .D(\rd_data_sm_cs[1]_i_1_n_0 ),
        .Q(rd_data_sm_cs[1]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE \rd_data_sm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(rd_data_sm_ns),
        .D(\rd_data_sm_cs[2]_i_1_n_0 ),
        .Q(rd_data_sm_cs[2]),
        .R(\wrap_burst_total_reg[0] ));
  FDRE \rd_data_sm_cs_reg[3] 
       (.C(s_axi_aclk),
        .CE(rd_data_sm_ns),
        .D(\rd_data_sm_cs[3]_i_2_n_0 ),
        .Q(rd_data_sm_cs[3]),
        .R(\wrap_burst_total_reg[0] ));
  LUT6 #(
    .INIT(64'h1110011001100110)) 
    rd_skid_buf_ld_reg_i_1
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[0]),
        .I3(rd_data_sm_cs[1]),
        .I4(axi_rvalid_int_reg_0),
        .I5(s_axi_rready),
        .O(rd_skid_buf_ld_cmb));
  FDRE #(
    .INIT(1'b0)) 
    rd_skid_buf_ld_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_skid_buf_ld_cmb),
        .Q(rd_skid_buf_ld_reg),
        .R(\wrap_burst_total_reg[0] ));
  LUT6 #(
    .INIT(64'hFFAAFFFB00AA0008)) 
    rddata_mux_sel_i_1
       (.I0(rddata_mux_sel_cmb),
        .I1(rd_data_sm_cs[0]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[3]),
        .I4(rddata_mux_sel_i_3_n_0),
        .I5(rddata_mux_sel),
        .O(rddata_mux_sel_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF0000F01FF00000)) 
    rddata_mux_sel_i_2
       (.I0(act_rd_burst_two),
        .I1(act_rd_burst),
        .I2(rd_data_sm_cs[0]),
        .I3(rd_adv_buf24_out),
        .I4(rd_data_sm_cs[2]),
        .I5(rd_data_sm_cs[1]),
        .O(rddata_mux_sel_cmb));
  LUT6 #(
    .INIT(64'h0F0F0F0FF8080808)) 
    rddata_mux_sel_i_3
       (.I0(axi_rd_burst_two_reg_n_0),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[2]),
        .I3(s_axi_rready),
        .I4(axi_rvalid_int_reg_0),
        .I5(rd_data_sm_cs[0]),
        .O(rddata_mux_sel_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rddata_mux_sel_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rddata_mux_sel_i_1_n_0),
        .Q(rddata_mux_sel),
        .R(\wrap_burst_total_reg[0] ));
endmodule

(* ORIG_REF_NAME = "rgb_mux" *) (* ap_ST_st0_fsm1_0 = "2'b01" *) (* ap_ST_st0_fsm2_0 = "2'b01" *) 
(* ap_ST_st1_fsm0_0 = "1'b1" *) (* ap_ST_st2_fsm1_1 = "2'b10" *) (* ap_ST_st3_fsm2_1 = "2'b10" *) 
(* ap_const_logic_0 = "1'b0" *) (* ap_const_logic_1 = "1'b1" *) (* ap_const_lv1_1 = "1'b1" *) 
(* ap_const_lv2_1 = "2'b01" *) (* ap_const_lv2_2 = "2'b10" *) (* ap_const_lv2_3 = "2'b11" *) 
(* ap_const_lv32_0 = "0" *) (* ap_const_lv32_1 = "1" *) (* ap_const_lv32_10 = "16" *) 
(* ap_const_lv32_17 = "23" *) (* ap_const_lv32_8 = "8" *) (* ap_const_lv32_F = "15" *) 
(* ap_true = "1'b1" *) (* hls_module = "yes" *) 
module zynq_bd_rgb_mux
   (ap_clk,
    ap_rst_n,
    video_in_stream_TDATA,
    video_in_stream_TVALID,
    video_in_stream_TREADY,
    video_in_stream_TUSER,
    video_in_stream_TLAST,
    video_out_stream_TDATA,
    video_out_stream_TVALID,
    video_out_stream_TREADY,
    video_out_stream_TUSER,
    video_out_stream_TLAST,
    mux_V);
  input ap_clk;
  input ap_rst_n;
  input [23:0]video_in_stream_TDATA;
  input video_in_stream_TVALID;
  output video_in_stream_TREADY;
  input video_in_stream_TUSER;
  input video_in_stream_TLAST;
  output [23:0]video_out_stream_TDATA;
  output video_out_stream_TVALID;
  input video_out_stream_TREADY;
  output video_out_stream_TUSER;
  output video_out_stream_TLAST;
  input [1:0]mux_V;

  wire [7:0]G_reg_234;
  wire [7:0]R_reg_228;
  wire \ap_CS_fsm1[0]_i_1_n_0 ;
  wire \ap_CS_fsm1[1]_i_2_n_0 ;
  wire \ap_CS_fsm1_reg_n_0_[0] ;
  wire \ap_CS_fsm2[0]_i_1_n_0 ;
  wire \ap_CS_fsm2[1]_i_1_n_0 ;
  wire \ap_CS_fsm2_reg_n_0_[0] ;
  wire ap_clk;
  wire ap_reg_ioackin_video_out_stream_TREADY;
  wire ap_reg_ioackin_video_out_stream_TREADY_i_1_n_0;
  wire [7:0]ap_reg_ppstg_G_reg_234_pp0_it1;
  wire [7:0]ap_reg_ppstg_R_reg_228_pp0_it1;
  wire [23:16]ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1;
  wire \ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sig_bdd_51;
  wire ap_sig_bdd_66;
  wire [1:0]mux_V;
  wire [23:0]video_in_stream_TDATA;
  wire video_in_stream_TLAST;
  wire video_in_stream_TREADY;
  wire video_in_stream_TUSER;
  wire video_in_stream_TVALID;
  wire [23:16]video_in_stream_data_V_tmp_reg_212;
  wire [23:0]video_out_stream_TDATA;
  wire video_out_stream_TLAST;
  wire video_out_stream_TREADY;
  wire video_out_stream_TUSER;
  wire video_out_stream_TVALID;
  wire video_out_stream_tlast_tmp_reg_223;
  wire video_out_stream_tuser_tmp_reg_218;

  FDRE \G_reg_234_reg[0] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[8]),
        .Q(G_reg_234[0]),
        .R(1'b0));
  FDRE \G_reg_234_reg[1] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[9]),
        .Q(G_reg_234[1]),
        .R(1'b0));
  FDRE \G_reg_234_reg[2] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[10]),
        .Q(G_reg_234[2]),
        .R(1'b0));
  FDRE \G_reg_234_reg[3] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[11]),
        .Q(G_reg_234[3]),
        .R(1'b0));
  FDRE \G_reg_234_reg[4] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[12]),
        .Q(G_reg_234[4]),
        .R(1'b0));
  FDRE \G_reg_234_reg[5] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[13]),
        .Q(G_reg_234[5]),
        .R(1'b0));
  FDRE \G_reg_234_reg[6] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[14]),
        .Q(G_reg_234[6]),
        .R(1'b0));
  FDRE \G_reg_234_reg[7] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[15]),
        .Q(G_reg_234[7]),
        .R(1'b0));
  FDRE \R_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[0]),
        .Q(R_reg_228[0]),
        .R(1'b0));
  FDRE \R_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[1]),
        .Q(R_reg_228[1]),
        .R(1'b0));
  FDRE \R_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[2]),
        .Q(R_reg_228[2]),
        .R(1'b0));
  FDRE \R_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[3]),
        .Q(R_reg_228[3]),
        .R(1'b0));
  FDRE \R_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[4]),
        .Q(R_reg_228[4]),
        .R(1'b0));
  FDRE \R_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[5]),
        .Q(R_reg_228[5]),
        .R(1'b0));
  FDRE \R_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[6]),
        .Q(R_reg_228[6]),
        .R(1'b0));
  FDRE \R_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[7]),
        .Q(R_reg_228[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0200FEFF)) 
    \ap_CS_fsm1[0]_i_1 
       (.I0(\ap_CS_fsm1_reg_n_0_[0] ),
        .I1(ap_reg_ioackin_video_out_stream_TREADY),
        .I2(video_out_stream_TREADY),
        .I3(ap_sig_bdd_66),
        .I4(video_in_stream_TVALID),
        .O(\ap_CS_fsm1[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm1[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT5 #(
    .INIT(32'hEF00FF10)) 
    \ap_CS_fsm1[1]_i_2 
       (.I0(ap_reg_ioackin_video_out_stream_TREADY),
        .I1(video_out_stream_TREADY),
        .I2(ap_sig_bdd_66),
        .I3(video_in_stream_TVALID),
        .I4(\ap_CS_fsm1_reg_n_0_[0] ),
        .O(\ap_CS_fsm1[1]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm1[0]_i_1_n_0 ),
        .Q(\ap_CS_fsm1_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm1[1]_i_2_n_0 ),
        .Q(ap_sig_bdd_51),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h1F0E0F0E)) 
    \ap_CS_fsm2[0]_i_1 
       (.I0(video_out_stream_TREADY),
        .I1(ap_reg_ioackin_video_out_stream_TREADY),
        .I2(ap_sig_bdd_51),
        .I3(\ap_CS_fsm2_reg_n_0_[0] ),
        .I4(ap_sig_bdd_66),
        .O(\ap_CS_fsm2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFD00FF03)) 
    \ap_CS_fsm2[1]_i_1 
       (.I0(ap_sig_bdd_66),
        .I1(video_out_stream_TREADY),
        .I2(ap_reg_ioackin_video_out_stream_TREADY),
        .I3(ap_sig_bdd_51),
        .I4(\ap_CS_fsm2_reg_n_0_[0] ),
        .O(\ap_CS_fsm2[1]_i_1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm2[0]_i_1_n_0 ),
        .Q(\ap_CS_fsm2_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm2[1]_i_1_n_0 ),
        .Q(ap_sig_bdd_66),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h20)) 
    ap_reg_ioackin_video_out_stream_TREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_sig_bdd_66),
        .I2(ap_reg_ioackin_video_out_stream_TREADY),
        .O(ap_reg_ioackin_video_out_stream_TREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_video_out_stream_TREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_video_out_stream_TREADY_i_1_n_0),
        .Q(ap_reg_ioackin_video_out_stream_TREADY),
        .R(1'b0));
  FDRE \ap_reg_ppstg_G_reg_234_pp0_it1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(G_reg_234[0]),
        .Q(ap_reg_ppstg_G_reg_234_pp0_it1[0]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_G_reg_234_pp0_it1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(G_reg_234[1]),
        .Q(ap_reg_ppstg_G_reg_234_pp0_it1[1]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_G_reg_234_pp0_it1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(G_reg_234[2]),
        .Q(ap_reg_ppstg_G_reg_234_pp0_it1[2]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_G_reg_234_pp0_it1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(G_reg_234[3]),
        .Q(ap_reg_ppstg_G_reg_234_pp0_it1[3]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_G_reg_234_pp0_it1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(G_reg_234[4]),
        .Q(ap_reg_ppstg_G_reg_234_pp0_it1[4]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_G_reg_234_pp0_it1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(G_reg_234[5]),
        .Q(ap_reg_ppstg_G_reg_234_pp0_it1[5]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_G_reg_234_pp0_it1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(G_reg_234[6]),
        .Q(ap_reg_ppstg_G_reg_234_pp0_it1[6]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_G_reg_234_pp0_it1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(G_reg_234[7]),
        .Q(ap_reg_ppstg_G_reg_234_pp0_it1[7]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_R_reg_228_pp0_it1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(R_reg_228[0]),
        .Q(ap_reg_ppstg_R_reg_228_pp0_it1[0]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_R_reg_228_pp0_it1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(R_reg_228[1]),
        .Q(ap_reg_ppstg_R_reg_228_pp0_it1[1]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_R_reg_228_pp0_it1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(R_reg_228[2]),
        .Q(ap_reg_ppstg_R_reg_228_pp0_it1[2]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_R_reg_228_pp0_it1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(R_reg_228[3]),
        .Q(ap_reg_ppstg_R_reg_228_pp0_it1[3]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_R_reg_228_pp0_it1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(R_reg_228[4]),
        .Q(ap_reg_ppstg_R_reg_228_pp0_it1[4]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_R_reg_228_pp0_it1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(R_reg_228[5]),
        .Q(ap_reg_ppstg_R_reg_228_pp0_it1[5]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_R_reg_228_pp0_it1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(R_reg_228[6]),
        .Q(ap_reg_ppstg_R_reg_228_pp0_it1[6]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_R_reg_228_pp0_it1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(R_reg_228[7]),
        .Q(ap_reg_ppstg_R_reg_228_pp0_it1[7]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1_reg[16] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(video_in_stream_data_V_tmp_reg_212[16]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[16]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1_reg[17] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(video_in_stream_data_V_tmp_reg_212[17]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[17]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1_reg[18] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(video_in_stream_data_V_tmp_reg_212[18]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[18]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1_reg[19] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(video_in_stream_data_V_tmp_reg_212[19]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[19]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1_reg[20] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(video_in_stream_data_V_tmp_reg_212[20]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[20]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1_reg[21] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(video_in_stream_data_V_tmp_reg_212[21]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[21]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1_reg[22] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(video_in_stream_data_V_tmp_reg_212[22]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[22]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1_reg[23] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(video_in_stream_data_V_tmp_reg_212[23]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[23]),
        .R(1'b0));
  FDRE \ap_reg_ppstg_video_out_stream_tlast_tmp_reg_223_pp0_it1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(video_out_stream_tlast_tmp_reg_223),
        .Q(video_out_stream_TLAST),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1 
       (.I0(ap_sig_bdd_51),
        .I1(ap_sig_bdd_66),
        .I2(video_out_stream_TREADY),
        .I3(ap_reg_ioackin_video_out_stream_TREADY),
        .O(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ));
  FDRE \ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_reg_ppstg_video_out_stream_tuser_tmp_reg_218_pp0_it1[0]_i_1_n_0 ),
        .D(video_out_stream_tuser_tmp_reg_218),
        .Q(video_out_stream_TUSER),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAA2)) 
    video_in_stream_TREADY_INST_0
       (.I0(video_in_stream_TVALID),
        .I1(ap_sig_bdd_66),
        .I2(video_out_stream_TREADY),
        .I3(ap_reg_ioackin_video_out_stream_TREADY),
        .O(video_in_stream_TREADY));
  FDRE \video_in_stream_data_V_tmp_reg_212_reg[16] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[16]),
        .Q(video_in_stream_data_V_tmp_reg_212[16]),
        .R(1'b0));
  FDRE \video_in_stream_data_V_tmp_reg_212_reg[17] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[17]),
        .Q(video_in_stream_data_V_tmp_reg_212[17]),
        .R(1'b0));
  FDRE \video_in_stream_data_V_tmp_reg_212_reg[18] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[18]),
        .Q(video_in_stream_data_V_tmp_reg_212[18]),
        .R(1'b0));
  FDRE \video_in_stream_data_V_tmp_reg_212_reg[19] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[19]),
        .Q(video_in_stream_data_V_tmp_reg_212[19]),
        .R(1'b0));
  FDRE \video_in_stream_data_V_tmp_reg_212_reg[20] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[20]),
        .Q(video_in_stream_data_V_tmp_reg_212[20]),
        .R(1'b0));
  FDRE \video_in_stream_data_V_tmp_reg_212_reg[21] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[21]),
        .Q(video_in_stream_data_V_tmp_reg_212[21]),
        .R(1'b0));
  FDRE \video_in_stream_data_V_tmp_reg_212_reg[22] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[22]),
        .Q(video_in_stream_data_V_tmp_reg_212[22]),
        .R(1'b0));
  FDRE \video_in_stream_data_V_tmp_reg_212_reg[23] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TDATA[23]),
        .Q(video_in_stream_data_V_tmp_reg_212[23]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \video_out_stream_TDATA[0]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[0]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_228_pp0_it1[0]),
        .O(video_out_stream_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \video_out_stream_TDATA[10]_INST_0 
       (.I0(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[18]),
        .I1(ap_reg_ppstg_R_reg_228_pp0_it1[2]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .I4(ap_reg_ppstg_G_reg_234_pp0_it1[2]),
        .O(video_out_stream_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \video_out_stream_TDATA[11]_INST_0 
       (.I0(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[19]),
        .I1(ap_reg_ppstg_R_reg_228_pp0_it1[3]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .I4(ap_reg_ppstg_G_reg_234_pp0_it1[3]),
        .O(video_out_stream_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \video_out_stream_TDATA[12]_INST_0 
       (.I0(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[20]),
        .I1(ap_reg_ppstg_R_reg_228_pp0_it1[4]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .I4(ap_reg_ppstg_G_reg_234_pp0_it1[4]),
        .O(video_out_stream_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \video_out_stream_TDATA[13]_INST_0 
       (.I0(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[21]),
        .I1(ap_reg_ppstg_R_reg_228_pp0_it1[5]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .I4(ap_reg_ppstg_G_reg_234_pp0_it1[5]),
        .O(video_out_stream_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \video_out_stream_TDATA[14]_INST_0 
       (.I0(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[22]),
        .I1(ap_reg_ppstg_R_reg_228_pp0_it1[6]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .I4(ap_reg_ppstg_G_reg_234_pp0_it1[6]),
        .O(video_out_stream_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \video_out_stream_TDATA[15]_INST_0 
       (.I0(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[23]),
        .I1(ap_reg_ppstg_R_reg_228_pp0_it1[7]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .I4(ap_reg_ppstg_G_reg_234_pp0_it1[7]),
        .O(video_out_stream_TDATA[15]));
  LUT4 #(
    .INIT(16'hCACC)) 
    \video_out_stream_TDATA[16]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[0]),
        .I1(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[16]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .O(video_out_stream_TDATA[16]));
  LUT4 #(
    .INIT(16'hCACC)) 
    \video_out_stream_TDATA[17]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[1]),
        .I1(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[17]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .O(video_out_stream_TDATA[17]));
  LUT4 #(
    .INIT(16'hCACC)) 
    \video_out_stream_TDATA[18]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[2]),
        .I1(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[18]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .O(video_out_stream_TDATA[18]));
  LUT4 #(
    .INIT(16'hCACC)) 
    \video_out_stream_TDATA[19]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[3]),
        .I1(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[19]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .O(video_out_stream_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \video_out_stream_TDATA[1]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[1]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_228_pp0_it1[1]),
        .O(video_out_stream_TDATA[1]));
  LUT4 #(
    .INIT(16'hCACC)) 
    \video_out_stream_TDATA[20]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[4]),
        .I1(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[20]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .O(video_out_stream_TDATA[20]));
  LUT4 #(
    .INIT(16'hCACC)) 
    \video_out_stream_TDATA[21]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[5]),
        .I1(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[21]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .O(video_out_stream_TDATA[21]));
  LUT4 #(
    .INIT(16'hCACC)) 
    \video_out_stream_TDATA[22]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[6]),
        .I1(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[22]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .O(video_out_stream_TDATA[22]));
  LUT4 #(
    .INIT(16'hCACC)) 
    \video_out_stream_TDATA[23]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[7]),
        .I1(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[23]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .O(video_out_stream_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \video_out_stream_TDATA[2]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[2]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_228_pp0_it1[2]),
        .O(video_out_stream_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \video_out_stream_TDATA[3]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[3]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_228_pp0_it1[3]),
        .O(video_out_stream_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \video_out_stream_TDATA[4]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[4]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_228_pp0_it1[4]),
        .O(video_out_stream_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \video_out_stream_TDATA[5]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[5]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_228_pp0_it1[5]),
        .O(video_out_stream_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \video_out_stream_TDATA[6]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[6]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_228_pp0_it1[6]),
        .O(video_out_stream_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \video_out_stream_TDATA[7]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_234_pp0_it1[7]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_228_pp0_it1[7]),
        .O(video_out_stream_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \video_out_stream_TDATA[8]_INST_0 
       (.I0(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[16]),
        .I1(ap_reg_ppstg_R_reg_228_pp0_it1[0]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .I4(ap_reg_ppstg_G_reg_234_pp0_it1[0]),
        .O(video_out_stream_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \video_out_stream_TDATA[9]_INST_0 
       (.I0(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_212_pp0_it1[17]),
        .I1(ap_reg_ppstg_R_reg_228_pp0_it1[1]),
        .I2(mux_V[0]),
        .I3(mux_V[1]),
        .I4(ap_reg_ppstg_G_reg_234_pp0_it1[1]),
        .O(video_out_stream_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h2)) 
    video_out_stream_TVALID_INST_0
       (.I0(ap_sig_bdd_66),
        .I1(ap_reg_ioackin_video_out_stream_TREADY),
        .O(video_out_stream_TVALID));
  FDRE \video_out_stream_tlast_tmp_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TLAST),
        .Q(video_out_stream_tlast_tmp_reg_223),
        .R(1'b0));
  FDRE \video_out_stream_tuser_tmp_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(video_in_stream_TREADY),
        .D(video_in_stream_TUSER),
        .Q(video_out_stream_tuser_tmp_reg_218),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "round_1" *) 
module zynq_bd_round_1
   (\xOut[0] ,
    \xOut[1] ,
    \xOut[2] ,
    \xOut[3] ,
    \xOut[4] ,
    \xOut[5] ,
    \xOut[6] ,
    \xOut[7] ,
    \xOut[8] ,
    \xOut[9] ,
    \xOut[10] ,
    \xOut[11] ,
    \xOut[12] ,
    \xOut[13] ,
    \xOut[14] ,
    \xOut[15] ,
    bftClk,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_1 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_2 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_3 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_4 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_5 );
  output [15:0]\xOut[0] ;
  output [15:0]\xOut[1] ;
  output [15:0]\xOut[2] ;
  output [15:0]\xOut[3] ;
  output [15:0]\xOut[4] ;
  output [15:0]\xOut[5] ;
  output [15:0]\xOut[6] ;
  output [15:0]\xOut[7] ;
  output [15:0]\xOut[8] ;
  output [15:0]\xOut[9] ;
  output [15:0]\xOut[10] ;
  output [15:0]\xOut[11] ;
  output [15:0]\xOut[12] ;
  output [15:0]\xOut[13] ;
  output [15:0]\xOut[14] ;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [31:0]fifo_out;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_5 ;

  wire bftClk;
  wire [31:0]fifo_out;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[11] ;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[13] ;
  wire [15:0]\xOut[14] ;
  wire [15:0]\xOut[15] ;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[2] ;
  wire [15:0]\xOut[3] ;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[5] ;
  wire [15:0]\xOut[6] ;
  wire [15:0]\xOut[7] ;
  wire [15:0]\xOut[8] ;
  wire [15:0]\xOut[9] ;

  zynq_bd_coreTransform_53 \transformLoop[0].ct 
       (.bftClk(bftClk),
        .fifo_out(fifo_out),
        .\xOut[0] (\xOut[0] ),
        .\xOut[1] (\xOut[1] ));
  zynq_bd_coreTransform_54 \transformLoop[1].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg ),
        .\xOut[2] (\xOut[2] ),
        .\xOut[3] (\xOut[3] ));
  zynq_bd_coreTransform_55 \transformLoop[2].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_0 ),
        .\xOut[4] (\xOut[4] ),
        .\xOut[5] (\xOut[5] ));
  zynq_bd_coreTransform_56 \transformLoop[3].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_1 ),
        .\xOut[6] (\xOut[6] ),
        .\xOut[7] (\xOut[7] ));
  zynq_bd_coreTransform_57 \transformLoop[4].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_2 ),
        .\xOut[8] (\xOut[8] ),
        .\xOut[9] (\xOut[9] ));
  zynq_bd_coreTransform_58 \transformLoop[5].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_3 ),
        .\xOut[10] (\xOut[10] ),
        .\xOut[11] (\xOut[11] ));
  zynq_bd_coreTransform_59 \transformLoop[6].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_4 ),
        .\xOut[12] (\xOut[12] ),
        .\xOut[13] (\xOut[13] ));
  zynq_bd_coreTransform_60 \transformLoop[7].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_5 ),
        .\xOut[14] (\xOut[14] ),
        .\xOut[15] (\xOut[15] ));
endmodule

(* ORIG_REF_NAME = "round_2" *) 
module zynq_bd_round_2
   (xOutStepReg_reg,
    \xOut[2] ,
    xOutStepReg_reg_0,
    \xOut[3] ,
    xOutStepReg_reg_1,
    \xOut[6] ,
    xOutStepReg_reg_2,
    \xOut[7] ,
    xOutStepReg_reg_3,
    \xOut[10] ,
    xOutStepReg_reg_4,
    \xOut[11] ,
    xOutStepReg_reg_5,
    \xOut[14] ,
    xOutStepReg_reg_6,
    \xOut[15] ,
    bftClk,
    xStep,
    \xOut[0] ,
    xOutStepReg_reg_7,
    \xOut[1] ,
    xOutReg_reg,
    \xOut[4] ,
    xOutStepReg_reg_8,
    \xOut[5] ,
    xOutReg_reg_0,
    \xOut[8] ,
    xOutStepReg_reg_9,
    \xOut[9] ,
    xOutReg_reg_1,
    \xOut[12] ,
    xOutStepReg_reg_10,
    \xOut[13] );
  output [15:0]xOutStepReg_reg;
  output [15:0]\xOut[2] ;
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[3] ;
  output [15:0]xOutStepReg_reg_1;
  output [15:0]\xOut[6] ;
  output [15:0]xOutStepReg_reg_2;
  output [15:0]\xOut[7] ;
  output [15:0]xOutStepReg_reg_3;
  output [15:0]\xOut[10] ;
  output [15:0]xOutStepReg_reg_4;
  output [15:0]\xOut[11] ;
  output [15:0]xOutStepReg_reg_5;
  output [15:0]\xOut[14] ;
  output [15:0]xOutStepReg_reg_6;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [15:0]xStep;
  input [15:0]\xOut[0] ;
  input [15:0]xOutStepReg_reg_7;
  input [15:0]\xOut[1] ;
  input [15:0]xOutReg_reg;
  input [15:0]\xOut[4] ;
  input [15:0]xOutStepReg_reg_8;
  input [15:0]\xOut[5] ;
  input [15:0]xOutReg_reg_0;
  input [15:0]\xOut[8] ;
  input [15:0]xOutStepReg_reg_9;
  input [15:0]\xOut[9] ;
  input [15:0]xOutReg_reg_1;
  input [15:0]\xOut[12] ;
  input [15:0]xOutStepReg_reg_10;
  input [15:0]\xOut[13] ;

  wire bftClk;
  wire [15:0]xOutReg_reg;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire [15:0]xOutStepReg_reg;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_10;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]xOutStepReg_reg_3;
  wire [15:0]xOutStepReg_reg_4;
  wire [15:0]xOutStepReg_reg_5;
  wire [15:0]xOutStepReg_reg_6;
  wire [15:0]xOutStepReg_reg_7;
  wire [15:0]xOutStepReg_reg_8;
  wire [15:0]xOutStepReg_reg_9;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[11] ;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[13] ;
  wire [15:0]\xOut[14] ;
  wire [15:0]\xOut[15] ;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[2] ;
  wire [15:0]\xOut[3] ;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[5] ;
  wire [15:0]\xOut[6] ;
  wire [15:0]\xOut[7] ;
  wire [15:0]\xOut[8] ;
  wire [15:0]\xOut[9] ;
  wire [15:0]xStep;

  zynq_bd_coreTransform_45 ct0
       (.bftClk(bftClk),
        .xOutStepReg_reg_0(xOutStepReg_reg),
        .\xOut[0] (\xOut[0] ),
        .\xOut[2] (\xOut[2] ),
        .xStep(xStep));
  zynq_bd_coreTransform_46 ct1
       (.bftClk(bftClk),
        .xOutStepReg_reg_0(xOutStepReg_reg_0),
        .xOutStepReg_reg_1(xOutStepReg_reg_7),
        .\xOut[1] (\xOut[1] ),
        .\xOut[3] (\xOut[3] ));
  zynq_bd_coreTransform_47 ct2
       (.bftClk(bftClk),
        .xOutReg_reg_0(xOutReg_reg),
        .xOutStepReg_reg_0(xOutStepReg_reg_1),
        .\xOut[4] (\xOut[4] ),
        .\xOut[6] (\xOut[6] ));
  zynq_bd_coreTransform_48 ct3
       (.bftClk(bftClk),
        .xOutStepReg_reg_0(xOutStepReg_reg_2),
        .xOutStepReg_reg_1(xOutStepReg_reg_8),
        .\xOut[5] (\xOut[5] ),
        .\xOut[7] (\xOut[7] ));
  zynq_bd_coreTransform_49 ct4
       (.bftClk(bftClk),
        .xOutReg_reg_0(xOutReg_reg_0),
        .xOutStepReg_reg_0(xOutStepReg_reg_3),
        .\xOut[10] (\xOut[10] ),
        .\xOut[8] (\xOut[8] ));
  zynq_bd_coreTransform_50 ct5
       (.bftClk(bftClk),
        .xOutStepReg_reg_0(xOutStepReg_reg_4),
        .xOutStepReg_reg_1(xOutStepReg_reg_9),
        .\xOut[11] (\xOut[11] ),
        .\xOut[9] (\xOut[9] ));
  zynq_bd_coreTransform_51 ct6
       (.bftClk(bftClk),
        .xOutReg_reg_0(xOutReg_reg_1),
        .xOutStepReg_reg_0(xOutStepReg_reg_5),
        .\xOut[12] (\xOut[12] ),
        .\xOut[14] (\xOut[14] ));
  zynq_bd_coreTransform_52 ct7
       (.bftClk(bftClk),
        .xOutStepReg_reg_0(xOutStepReg_reg_6),
        .xOutStepReg_reg_1(xOutStepReg_reg_10),
        .\xOut[13] (\xOut[13] ),
        .\xOut[15] (\xOut[15] ));
endmodule

(* ORIG_REF_NAME = "round_3" *) 
module zynq_bd_round_3
   (\xOut[0] ,
    \xOut[4] ,
    \xOut[8] ,
    \xOut[12] ,
    \xOut[1] ,
    \xOut[5] ,
    \xOut[9] ,
    \xOut[13] ,
    xOutStepReg_reg,
    \xOut[6] ,
    xOutStepReg_reg_0,
    \xOut[14] ,
    xOutStepReg_reg_1,
    \xOut[7] ,
    xOutStepReg_reg_2,
    \xOut[15] ,
    bftClk,
    xStep,
    xOutReg_reg,
    xOutReg_reg_0,
    xOutReg_reg_1,
    xOutReg_reg_2,
    xOutReg_reg_3,
    xOutReg_reg_4,
    xOutReg_reg_5,
    xOutStepReg_reg_3,
    \xOut[2] ,
    xOutStepReg_reg_4,
    \xOut[10] ,
    xOutStepReg_reg_5,
    \xOut[3] ,
    xOutStepReg_reg_6,
    \xOut[11] );
  output [15:0]\xOut[0] ;
  output [15:0]\xOut[4] ;
  output [15:0]\xOut[8] ;
  output [15:0]\xOut[12] ;
  output [15:0]\xOut[1] ;
  output [15:0]\xOut[5] ;
  output [15:0]\xOut[9] ;
  output [15:0]\xOut[13] ;
  output [15:0]xOutStepReg_reg;
  output [15:0]\xOut[6] ;
  output [15:0]xOutStepReg_reg_0;
  output [15:0]\xOut[14] ;
  output [15:0]xOutStepReg_reg_1;
  output [15:0]\xOut[7] ;
  output [15:0]xOutStepReg_reg_2;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [15:0]xStep;
  input [15:0]xOutReg_reg;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;
  input [15:0]xOutReg_reg_2;
  input [15:0]xOutReg_reg_3;
  input [15:0]xOutReg_reg_4;
  input [15:0]xOutReg_reg_5;
  input [15:0]xOutStepReg_reg_3;
  input [15:0]\xOut[2] ;
  input [15:0]xOutStepReg_reg_4;
  input [15:0]\xOut[10] ;
  input [15:0]xOutStepReg_reg_5;
  input [15:0]\xOut[3] ;
  input [15:0]xOutStepReg_reg_6;
  input [15:0]\xOut[11] ;

  wire bftClk;
  wire [15:0]xOutReg_reg;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire [15:0]xOutReg_reg_2;
  wire [15:0]xOutReg_reg_3;
  wire [15:0]xOutReg_reg_4;
  wire [15:0]xOutReg_reg_5;
  wire [15:0]xOutStepReg_reg;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]xOutStepReg_reg_3;
  wire [15:0]xOutStepReg_reg_4;
  wire [15:0]xOutStepReg_reg_5;
  wire [15:0]xOutStepReg_reg_6;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[11] ;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[13] ;
  wire [15:0]\xOut[14] ;
  wire [15:0]\xOut[15] ;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[2] ;
  wire [15:0]\xOut[3] ;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[5] ;
  wire [15:0]\xOut[6] ;
  wire [15:0]\xOut[7] ;
  wire [15:0]\xOut[8] ;
  wire [15:0]\xOut[9] ;
  wire [15:0]xStep;

  zynq_bd_coreTransform_37 \transformLoop[0].ct0 
       (.bftClk(bftClk),
        .xOutReg_reg_0(xOutReg_reg),
        .\xOut[0] (\xOut[0] ),
        .\xOut[4] (\xOut[4] ),
        .xStep(xStep));
  zynq_bd_coreTransform_38 \transformLoop[0].ct1 
       (.bftClk(bftClk),
        .xOutReg_reg_0(xOutReg_reg_0),
        .xOutReg_reg_1(xOutReg_reg_1),
        .\xOut[12] (\xOut[12] ),
        .\xOut[8] (\xOut[8] ));
  zynq_bd_coreTransform_39 \transformLoop[1].ct0 
       (.bftClk(bftClk),
        .xOutReg_reg_0(xOutReg_reg_2),
        .xOutReg_reg_1(xOutReg_reg_3),
        .\xOut[1] (\xOut[1] ),
        .\xOut[5] (\xOut[5] ));
  zynq_bd_coreTransform_40 \transformLoop[1].ct1 
       (.bftClk(bftClk),
        .xOutReg_reg_0(xOutReg_reg_4),
        .xOutReg_reg_1(xOutReg_reg_5),
        .\xOut[13] (\xOut[13] ),
        .\xOut[9] (\xOut[9] ));
  zynq_bd_coreTransform_41 \transformLoop[2].ct0 
       (.bftClk(bftClk),
        .xOutStepReg_reg_0(xOutStepReg_reg),
        .xOutStepReg_reg_1(xOutStepReg_reg_3),
        .\xOut[2] (\xOut[2] ),
        .\xOut[6] (\xOut[6] ));
  zynq_bd_coreTransform_42 \transformLoop[2].ct1 
       (.bftClk(bftClk),
        .xOutStepReg_reg_0(xOutStepReg_reg_0),
        .xOutStepReg_reg_1(xOutStepReg_reg_4),
        .\xOut[10] (\xOut[10] ),
        .\xOut[14] (\xOut[14] ));
  zynq_bd_coreTransform_43 \transformLoop[3].ct0 
       (.bftClk(bftClk),
        .xOutStepReg_reg_0(xOutStepReg_reg_1),
        .xOutStepReg_reg_1(xOutStepReg_reg_5),
        .\xOut[3] (\xOut[3] ),
        .\xOut[7] (\xOut[7] ));
  zynq_bd_coreTransform_44 \transformLoop[3].ct1 
       (.bftClk(bftClk),
        .xOutStepReg_reg_0(xOutStepReg_reg_2),
        .xOutStepReg_reg_1(xOutStepReg_reg_6),
        .\xOut[11] (\xOut[11] ),
        .\xOut[15] (\xOut[15] ));
endmodule

(* ORIG_REF_NAME = "round_4" *) 
module zynq_bd_round_4
   (din,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_1 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_2 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_3 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_4 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_5 ,
    bftClk,
    xStep,
    \xOut[0] ,
    xOutReg_reg,
    \xOut[1] ,
    xOutReg_reg_0,
    xOutReg_reg_1,
    xOutReg_reg_2,
    xOutReg_reg_3,
    xOutStepReg_reg,
    \xOut[4] ,
    xOutStepReg_reg_0,
    \xOut[5] ,
    xOutStepReg_reg_1,
    \xOut[6] ,
    xOutStepReg_reg_2,
    \xOut[7] );
  output [31:0]din;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  input bftClk;
  input [15:0]xStep;
  input [15:0]\xOut[0] ;
  input [15:0]xOutReg_reg;
  input [15:0]\xOut[1] ;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;
  input [15:0]xOutReg_reg_2;
  input [15:0]xOutReg_reg_3;
  input [15:0]xOutStepReg_reg;
  input [15:0]\xOut[4] ;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]\xOut[5] ;
  input [15:0]xOutStepReg_reg_1;
  input [15:0]\xOut[6] ;
  input [15:0]xOutStepReg_reg_2;
  input [15:0]\xOut[7] ;

  wire bftClk;
  wire [31:0]din;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  wire [15:0]xOutReg_reg;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire [15:0]xOutReg_reg_2;
  wire [15:0]xOutReg_reg_3;
  wire [15:0]xOutStepReg_reg;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[5] ;
  wire [15:0]\xOut[6] ;
  wire [15:0]\xOut[7] ;
  wire [15:0]xStep;

  zynq_bd_coreTransform \transformLoop[0].ct 
       (.bftClk(bftClk),
        .din(din[15:0]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]),
        .\xOut[0] (\xOut[0] ),
        .xStep(xStep));
  zynq_bd_coreTransform_30 \transformLoop[1].ct 
       (.bftClk(bftClk),
        .din(din[31:16]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]),
        .xOutReg_reg_0(xOutReg_reg),
        .\xOut[1] (\xOut[1] ));
  zynq_bd_coreTransform_31 \transformLoop[2].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15:0]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_1 [15:0]),
        .xOutReg_reg_0(xOutReg_reg_0),
        .xOutReg_reg_1(xOutReg_reg_1));
  zynq_bd_coreTransform_32 \transformLoop[3].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_0 [31:16]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_1 [31:16]),
        .xOutReg_reg_0(xOutReg_reg_2),
        .xOutReg_reg_1(xOutReg_reg_3));
  zynq_bd_coreTransform_33 \transformLoop[4].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_2 [15:0]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_3 [15:0]),
        .xOutStepReg_reg_0(xOutStepReg_reg),
        .\xOut[4] (\xOut[4] ));
  zynq_bd_coreTransform_34 \transformLoop[5].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_2 [31:16]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_3 [31:16]),
        .xOutStepReg_reg_0(xOutStepReg_reg_0),
        .\xOut[5] (\xOut[5] ));
  zynq_bd_coreTransform_35 \transformLoop[6].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_4 [15:0]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_5 [15:0]),
        .xOutStepReg_reg_0(xOutStepReg_reg_1),
        .\xOut[6] (\xOut[6] ));
  zynq_bd_coreTransform_36 \transformLoop[7].ct 
       (.bftClk(bftClk),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_4 [31:16]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_5 [31:16]),
        .xOutStepReg_reg_0(xOutStepReg_reg_2),
        .\xOut[7] (\xOut[7] ));
endmodule

(* ORIG_REF_NAME = "s00_couplers_imp_N4FNZN" *) 
module zynq_bd_s00_couplers_imp_N4FNZN
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bid,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_arready,
    S00_AXI_rid,
    S00_AXI_rdata,
    S00_AXI_rresp,
    S00_AXI_rlast,
    S00_AXI_rvalid,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_rready,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_awid,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_wid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    S00_AXI_arid,
    S00_AXI_araddr,
    S00_AXI_arlen,
    S00_AXI_arsize,
    S00_AXI_arburst,
    S00_AXI_arlock,
    S00_AXI_arcache,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arvalid,
    S00_AXI_rready,
    s_axi_awready,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [11:0]S00_AXI_bid;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_arready;
  output [11:0]S00_AXI_rid;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rlast;
  output S00_AXI_rvalid;
  output [11:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output m_axi_awvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_wvalid;
  output m_axi_bready;
  output [11:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output m_axi_arvalid;
  output m_axi_rready;
  input S00_ACLK;
  input S00_ARESETN;
  input [11:0]S00_AXI_awid;
  input [31:0]S00_AXI_awaddr;
  input [3:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [1:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  input S00_AXI_awvalid;
  input [11:0]S00_AXI_wid;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [11:0]S00_AXI_arid;
  input [31:0]S00_AXI_araddr;
  input [3:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arsize;
  input [1:0]S00_AXI_arburst;
  input [1:0]S00_AXI_arlock;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  input S00_AXI_arvalid;
  input S00_AXI_rready;
  input [0:0]s_axi_awready;
  input [0:0]s_axi_wready;
  input [11:0]s_axi_bid;
  input [1:0]s_axi_bresp;
  input [0:0]s_axi_bvalid;
  input [0:0]s_axi_arready;
  input [11:0]s_axi_rid;
  input [31:0]s_axi_rdata;
  input [1:0]s_axi_rresp;
  input [0:0]s_axi_rlast;
  input [0:0]s_axi_rvalid;

  wire S00_ACLK;
  wire S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [11:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [11:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_rready;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_awready;
  wire [11:0]s_axi_bid;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire [0:0]s_axi_rlast;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [3:0]NLW_auto_pc_m_axi_arregion_UNCONNECTED;
  wire [3:0]NLW_auto_pc_m_axi_awregion_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "zynq_bd_auto_pc_1,axi_protocol_converter_v2_1_10_axi_protocol_converter,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "axi_protocol_converter_v2_1_10_axi_protocol_converter,Vivado 2016.3" *) 
  zynq_bd_zynq_bd_auto_pc_1 auto_pc
       (.aclk(S00_ACLK),
        .aresetn(S00_ARESETN),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(s_axi_arready),
        .m_axi_arregion(NLW_auto_pc_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(s_axi_awready),
        .m_axi_awregion(NLW_auto_pc_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(s_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(s_axi_bresp),
        .m_axi_bvalid(s_axi_bvalid),
        .m_axi_rdata(s_axi_rdata),
        .m_axi_rid(s_axi_rid),
        .m_axi_rlast(s_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(s_axi_rresp),
        .m_axi_rvalid(s_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(s_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(S00_AXI_araddr),
        .s_axi_arburst(S00_AXI_arburst),
        .s_axi_arcache(S00_AXI_arcache),
        .s_axi_arid(S00_AXI_arid),
        .s_axi_arlen(S00_AXI_arlen),
        .s_axi_arlock(S00_AXI_arlock),
        .s_axi_arprot(S00_AXI_arprot),
        .s_axi_arqos(S00_AXI_arqos),
        .s_axi_arready(S00_AXI_arready),
        .s_axi_arsize(S00_AXI_arsize),
        .s_axi_arvalid(S00_AXI_arvalid),
        .s_axi_awaddr(S00_AXI_awaddr),
        .s_axi_awburst(S00_AXI_awburst),
        .s_axi_awcache(S00_AXI_awcache),
        .s_axi_awid(S00_AXI_awid),
        .s_axi_awlen(S00_AXI_awlen),
        .s_axi_awlock(S00_AXI_awlock),
        .s_axi_awprot(S00_AXI_awprot),
        .s_axi_awqos(S00_AXI_awqos),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awsize(S00_AXI_awsize),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bid(S00_AXI_bid),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(S00_AXI_bresp),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata(S00_AXI_rdata),
        .s_axi_rid(S00_AXI_rid),
        .s_axi_rlast(S00_AXI_rlast),
        .s_axi_rready(S00_AXI_rready),
        .s_axi_rresp(S00_AXI_rresp),
        .s_axi_rvalid(S00_AXI_rvalid),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wid(S00_AXI_wid),
        .s_axi_wlast(S00_AXI_wlast),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(S00_AXI_wstrb),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule

(* ORIG_REF_NAME = "sequence_psr" *) 
module zynq_bd_sequence_psr
   (Core,
    bsr,
    pr,
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ,
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ,
    lpf_int,
    slowest_sync_clk);
  output Core;
  output bsr;
  output pr;
  output \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ;
  output \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ;
  input lpf_int;
  input slowest_sync_clk;

  wire \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ;
  wire \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ;
  wire Core;
  wire Core_i_1_n_0;
  wire bsr;
  wire \bsr_dec_reg_n_0_[0] ;
  wire \bsr_dec_reg_n_0_[2] ;
  wire bsr_i_1_n_0;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire \core_dec_reg_n_0_[1] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_in;
  wire [2:0]p_3_out;
  wire [2:0]p_5_out;
  wire pr;
  wire pr_dec0__0;
  wire \pr_dec_reg_n_0_[0] ;
  wire \pr_dec_reg_n_0_[2] ;
  wire pr_i_1_n_0;
  wire seq_clr;
  wire [5:0]seq_cnt;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn[0]_i_1 
       (.I0(bsr),
        .O(\ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn[0]_i_1 
       (.I0(pr),
        .O(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(Core),
        .I1(p_0_in),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(Core),
        .S(lpf_int));
  zynq_bd_upcnt_n SEQ_COUNTER
       (.Q(seq_cnt),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
  LUT4 #(
    .INIT(16'h0804)) 
    \bsr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt[4]),
        .O(p_5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bsr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\bsr_dec_reg_n_0_[0] ),
        .O(p_5_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(\bsr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(\bsr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bsr_i_1
       (.I0(bsr),
        .I1(\bsr_dec_reg_n_0_[2] ),
        .O(bsr_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    bsr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr_i_1_n_0),
        .Q(bsr),
        .S(lpf_int));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h8040)) 
    \core_dec[0]_i_1 
       (.I0(seq_cnt[4]),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt_en),
        .O(\core_dec[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_dec0__0),
        .Q(\core_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(Core),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h0210)) 
    pr_dec0
       (.I0(seq_cnt[0]),
        .I1(seq_cnt[1]),
        .I2(seq_cnt[2]),
        .I3(seq_cnt_en),
        .O(pr_dec0__0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h1080)) 
    \pr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[5]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[4]),
        .O(p_3_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\pr_dec_reg_n_0_[0] ),
        .O(p_3_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(\pr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(\pr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pr_i_1
       (.I0(pr),
        .I1(\pr_dec_reg_n_0_[2] ),
        .O(pr_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    pr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_i_1_n_0),
        .Q(pr),
        .S(lpf_int));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module zynq_bd_slave_attachment
   (SR,
    \Not_Dual.gpio_Data_Out_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    E,
    \Not_Dual.gpio_OE_reg[0] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    GPIO_DBus_i,
    \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ,
    \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ,
    \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ,
    D,
    \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    Q,
    gpio_io_t,
    s_axi_wdata,
    gpio_xferAck_Reg,
    GPIO_xferAck_i,
    \ip2bus_data_i_D1_reg[28] );
  output SR;
  output \Not_Dual.gpio_Data_Out_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\Not_Dual.gpio_OE_reg[0] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output [0:0]GPIO_DBus_i;
  output \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ;
  output \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ;
  output \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ;
  output [3:0]D;
  output \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  output [3:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [3:0]Q;
  input [3:0]gpio_io_t;
  input [7:0]s_axi_wdata;
  input gpio_xferAck_Reg;
  input GPIO_xferAck_i;
  input [3:0]\ip2bus_data_i_D1_reg[28] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]GPIO_DBus_i;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ;
  wire \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ;
  wire \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ;
  wire \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ;
  wire \Not_Dual.gpio_Data_Out_reg[0] ;
  wire [0:0]\Not_Dual.gpio_OE_reg[0] ;
  wire [3:0]Q;
  wire SR;
  wire [0:6]bus2ip_addr;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw_i06_out;
  wire clear;
  wire [3:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire [3:0]\ip2bus_data_i_D1_reg[28] ;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire is_read;
  wire is_read_i_1_n_0;
  wire is_write;
  wire is_write_i_1_n_0;
  wire is_write_reg_n_0;
  wire [1:0]p_0_out;
  wire p_1_in;
  wire [3:0]plusOp;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [3:0]s_axi_rdata;
  wire \s_axi_rdata_i[3]_i_1_n_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [7:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;
  wire \state[1]_i_3_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  zynq_bd_address_decoder I_DECODER
       (.D(D),
        .E(E),
        .GPIO_DBus_i(GPIO_DBus_i),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] (\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .\Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] (\Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] ),
        .\Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] (\Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] ),
        .\Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] (\Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] ),
        .\Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] (\Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] ),
        .\Not_Dual.gpio_Data_In_reg[0] (Q),
        .\Not_Dual.gpio_OE_reg[0] (\Not_Dual.gpio_OE_reg[0] ),
        .Q({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .bus2ip_rnw_i_reg(\Not_Dual.gpio_Data_Out_reg[0] ),
        .gpio_io_t(gpio_io_t),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .is_read(is_read),
        .is_write_reg(is_write_reg_n_0),
        .rst_reg(SR),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .start2_reg(start2));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(bus2ip_addr[6]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(bus2ip_addr[5]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(bus2ip_addr[0]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h10)) 
    bus2ip_rnw_i_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(s_axi_arvalid),
        .O(bus2ip_rnw_i06_out));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(bus2ip_rnw_i06_out),
        .Q(\Not_Dual.gpio_Data_Out_reg[0] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h3FFA000A)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(state1__2),
        .I2(state[0]),
        .I3(state[1]),
        .I4(is_read),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read),
        .R(SR));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    is_write_i_1
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(is_write),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hF88800000000FFFF)) 
    is_write_i_2
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_bready),
        .I4(state[0]),
        .I5(state[1]),
        .O(is_write));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_1_in));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(SR),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata_i[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\s_axi_rdata_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\s_axi_rdata_i[3]_i_1_n_0 ),
        .D(\ip2bus_data_i_D1_reg[28] [0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\s_axi_rdata_i[3]_i_1_n_0 ),
        .D(\ip2bus_data_i_D1_reg[28] [1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\s_axi_rdata_i[3]_i_1_n_0 ),
        .D(\ip2bus_data_i_D1_reg[28] [2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\s_axi_rdata_i[3]_i_1_n_0 ),
        .D(\ip2bus_data_i_D1_reg[28] [3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SR));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .O(p_0_out[0]));
  LUT5 #(
    .INIT(32'h5FFC50FC)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(\state[1]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(p_0_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[1]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[1]_i_3 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .O(\state[1]_i_3_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sng_port_arb" *) 
module zynq_bd_sng_port_arb
   (s_axi_awready,
    s_axi_arready,
    p_0_out,
    p_1_out,
    last_arb_won,
    aw_active_re,
    brst_zero_reg,
    ar_active_re,
    brst_one_reg,
    brst_one_reg_0,
    arb_sm_cs,
    bram_we_a,
    \GEN_AR_SNG.ar_active_d1_reg ,
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ,
    s_axi_aclk,
    aw_active_d1,
    \gen_no_arbiter.m_mesg_i_reg[49] ,
    s_axi_arlen,
    axi_rd_burst_two,
    ar_active_d1,
    s_axi_aresetn,
    \bvalid_cnt_reg[0] ,
    s_axi_rready,
    axi_rlast_int_reg,
    AR2Arb_Active_Clr,
    s_axi_arvalid,
    s_axi_awvalid,
    wr_data_sng_sm_cs,
    Q,
    AW2Arb_Active_Clr,
    \arb_sm_cs_reg[0]_0 );
  output s_axi_awready;
  output s_axi_arready;
  output p_0_out;
  output p_1_out;
  output last_arb_won;
  output aw_active_re;
  output brst_zero_reg;
  output ar_active_re;
  output brst_one_reg;
  output brst_one_reg_0;
  output [1:0]arb_sm_cs;
  output [3:0]bram_we_a;
  output \GEN_AR_SNG.ar_active_d1_reg ;
  input \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ;
  input s_axi_aclk;
  input aw_active_d1;
  input \gen_no_arbiter.m_mesg_i_reg[49] ;
  input [3:0]s_axi_arlen;
  input axi_rd_burst_two;
  input ar_active_d1;
  input s_axi_aresetn;
  input \bvalid_cnt_reg[0] ;
  input s_axi_rready;
  input axi_rlast_int_reg;
  input AR2Arb_Active_Clr;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input [1:0]wr_data_sng_sm_cs;
  input [3:0]Q;
  input AW2Arb_Active_Clr;
  input \arb_sm_cs_reg[0]_0 ;

  wire \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ;
  wire AR2Arb_Active_Clr;
  wire AW2Arb_Active_Clr;
  wire \GEN_AR_SNG.ar_active_d1_reg ;
  wire [3:0]Q;
  wire ar_active_cmb;
  wire ar_active_d1;
  wire ar_active_i_1_n_0;
  wire ar_active_re;
  wire [1:0]arb_sm_cs;
  wire \arb_sm_cs[0]_i_1_n_0 ;
  wire \arb_sm_cs[0]_i_2_n_0 ;
  wire \arb_sm_cs[1]_i_1_n_0 ;
  wire \arb_sm_cs_reg[0]_0 ;
  wire arb_sm_ns211_out;
  wire aw_active_d1;
  wire aw_active_i_1_n_0;
  wire aw_active_re;
  wire axi_arready_cmb;
  wire axi_arready_int_i_2_n_0;
  wire axi_arready_int_i_3_n_0;
  wire axi_awready_cmb;
  wire axi_awready_int_i_3_n_0;
  wire axi_rd_burst_two;
  wire axi_rlast_int_reg;
  wire [3:0]bram_we_a;
  wire brst_one_reg;
  wire brst_one_reg_0;
  wire brst_zero_reg;
  wire \bvalid_cnt_reg[0] ;
  wire \gen_no_arbiter.m_mesg_i_reg[49] ;
  wire last_arb_won;
  wire last_arb_won_i_1_n_0;
  wire last_arb_won_i_2_n_0;
  wire last_arb_won_i_3_n_0;
  wire p_0_out;
  wire p_1_out;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_rready;
  wire [1:0]wr_data_sng_sm_cs;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \GEN_AR_SNG.ar_active_d1_i_1 
       (.I0(p_0_out),
        .I1(s_axi_aresetn),
        .I2(axi_rlast_int_reg),
        .I3(s_axi_rready),
        .O(\GEN_AR_SNG.ar_active_d1_reg ));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAA2000)) 
    ar_active_i_1
       (.I0(ar_active_cmb),
        .I1(arb_sm_cs[1]),
        .I2(arb_sm_cs[0]),
        .I3(AR2Arb_Active_Clr),
        .I4(axi_arready_int_i_3_n_0),
        .I5(p_0_out),
        .O(ar_active_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF000003BB0000)) 
    ar_active_i_2
       (.I0(\bvalid_cnt_reg[0] ),
        .I1(arb_sm_cs[0]),
        .I2(last_arb_won),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .I5(arb_sm_cs[1]),
        .O(ar_active_cmb));
  FDRE #(
    .INIT(1'b0)) 
    ar_active_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ar_active_i_1_n_0),
        .Q(p_0_out),
        .R(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF0FFF800)) 
    \arb_sm_cs[0]_i_1 
       (.I0(arb_sm_cs[1]),
        .I1(s_axi_arvalid),
        .I2(\arb_sm_cs[0]_i_2_n_0 ),
        .I3(\arb_sm_cs_reg[0]_0 ),
        .I4(arb_sm_cs[0]),
        .O(\arb_sm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222A002A)) 
    \arb_sm_cs[0]_i_2 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(last_arb_won),
        .I3(arb_sm_cs[0]),
        .I4(\bvalid_cnt_reg[0] ),
        .I5(arb_sm_cs[1]),
        .O(\arb_sm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000051010F0F5101)) 
    \arb_sm_cs[1]_i_1 
       (.I0(\bvalid_cnt_reg[0] ),
        .I1(axi_awready_int_i_3_n_0),
        .I2(arb_sm_cs[0]),
        .I3(AR2Arb_Active_Clr),
        .I4(arb_sm_cs[1]),
        .I5(AW2Arb_Active_Clr),
        .O(\arb_sm_cs[1]_i_1_n_0 ));
  FDRE \arb_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\arb_sm_cs[0]_i_1_n_0 ),
        .Q(arb_sm_cs[0]),
        .R(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  FDRE \arb_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\arb_sm_cs[1]_i_1_n_0 ),
        .Q(arb_sm_cs[1]),
        .R(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  LUT6 #(
    .INIT(64'h0505FF3F05050000)) 
    aw_active_i_1
       (.I0(\bvalid_cnt_reg[0] ),
        .I1(AW2Arb_Active_Clr),
        .I2(arb_sm_cs[1]),
        .I3(arb_sm_cs[0]),
        .I4(axi_awready_cmb),
        .I5(p_1_out),
        .O(aw_active_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    aw_active_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(aw_active_i_1_n_0),
        .Q(p_1_out),
        .R(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    axi_arready_int_i_1
       (.I0(\bvalid_cnt_reg[0] ),
        .I1(arb_sm_cs[1]),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(axi_arready_int_i_2_n_0),
        .I5(axi_arready_int_i_3_n_0),
        .O(axi_arready_cmb));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    axi_arready_int_i_2
       (.I0(arb_sm_cs[0]),
        .I1(s_axi_rready),
        .I2(axi_rlast_int_reg),
        .O(axi_arready_int_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000022E22222)) 
    axi_arready_int_i_3
       (.I0(axi_awready_int_i_3_n_0),
        .I1(arb_sm_cs[1]),
        .I2(s_axi_arvalid),
        .I3(wr_data_sng_sm_cs[1]),
        .I4(wr_data_sng_sm_cs[0]),
        .I5(arb_sm_cs[0]),
        .O(axi_arready_int_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_cmb),
        .Q(s_axi_arready),
        .R(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  LUT6 #(
    .INIT(64'h1101000100010001)) 
    axi_awready_int_i_1
       (.I0(\bvalid_cnt_reg[0] ),
        .I1(arb_sm_cs[1]),
        .I2(axi_awready_int_i_3_n_0),
        .I3(arb_sm_cs[0]),
        .I4(s_axi_rready),
        .I5(axi_rlast_int_reg),
        .O(axi_awready_cmb));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h70)) 
    axi_awready_int_i_3
       (.I0(last_arb_won),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .O(axi_awready_int_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_cmb),
        .Q(s_axi_awready),
        .R(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \bram_we_a[0]_INST_0 
       (.I0(p_1_out),
        .I1(Q[0]),
        .O(bram_we_a[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \bram_we_a[1]_INST_0 
       (.I0(p_1_out),
        .I1(Q[1]),
        .O(bram_we_a[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \bram_we_a[2]_INST_0 
       (.I0(p_1_out),
        .I1(Q[2]),
        .O(bram_we_a[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \bram_we_a[3]_INST_0 
       (.I0(p_1_out),
        .I1(Q[3]),
        .O(bram_we_a[3]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    brst_one_i_2
       (.I0(ar_active_re),
        .I1(\gen_no_arbiter.m_mesg_i_reg[49] ),
        .I2(s_axi_arlen[2]),
        .I3(s_axi_arlen[3]),
        .I4(s_axi_arlen[1]),
        .I5(s_axi_arlen[0]),
        .O(brst_one_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    brst_one_i_3
       (.I0(axi_rd_burst_two),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(s_axi_aresetn),
        .O(brst_one_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    brst_zero_i_2
       (.I0(ar_active_re),
        .I1(\gen_no_arbiter.m_mesg_i_reg[49] ),
        .I2(s_axi_arlen[2]),
        .I3(s_axi_arlen[3]),
        .I4(s_axi_arlen[1]),
        .I5(s_axi_arlen[0]),
        .O(brst_zero_reg));
  LUT6 #(
    .INIT(64'hAAAAFFBFAAAA0080)) 
    last_arb_won_i_1
       (.I0(ar_active_cmb),
        .I1(last_arb_won_i_2_n_0),
        .I2(AW2Arb_Active_Clr),
        .I3(arb_sm_cs[0]),
        .I4(last_arb_won_i_3_n_0),
        .I5(last_arb_won),
        .O(last_arb_won_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    last_arb_won_i_2
       (.I0(arb_sm_cs[1]),
        .I1(s_axi_arvalid),
        .O(last_arb_won_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000B380BBBB)) 
    last_arb_won_i_3
       (.I0(AR2Arb_Active_Clr),
        .I1(arb_sm_cs[0]),
        .I2(arb_sm_ns211_out),
        .I3(axi_awready_int_i_3_n_0),
        .I4(\bvalid_cnt_reg[0] ),
        .I5(arb_sm_cs[1]),
        .O(last_arb_won_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    last_arb_won_i_4
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .O(arb_sm_ns211_out));
  FDRE #(
    .INIT(1'b0)) 
    last_arb_won_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(last_arb_won_i_1_n_0),
        .Q(last_arb_won),
        .R(\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \save_init_bram_addr_ld[11]_i_1 
       (.I0(p_1_out),
        .I1(aw_active_d1),
        .O(aw_active_re));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \save_init_bram_addr_ld[11]_i_1__0 
       (.I0(p_0_out),
        .I1(ar_active_d1),
        .O(ar_active_re));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zynq_bd_upcnt_n
   (Q,
    seq_clr,
    seq_cnt_en,
    slowest_sync_clk);
  output [5:0]Q;
  input seq_clr;
  input seq_cnt_en;
  input slowest_sync_clk;

  wire [5:0]Q;
  wire clear;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(Q[0]),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(q_int0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_int0[5]));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[5]),
        .R(clear));
endmodule

(* ORIG_REF_NAME = "wr_chnl" *) 
module zynq_bd_wr_chnl
   (aw_active_d1,
    bram_wrdata_a,
    s_axi_wready,
    \bvalid_cnt_reg[2]_0 ,
    curr_fixed_burst_reg,
    wr_data_sng_sm_cs,
    \ADDR_SNG_PORT.bram_addr_int_reg[11] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ,
    \save_init_bram_addr_ld_reg[11] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[2] ,
    D,
    \arb_sm_cs_reg[0] ,
    AW2Arb_Active_Clr,
    \arb_sm_cs_reg[1] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[2]_0 ,
    bram_en_a,
    s_axi_bid,
    \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram ,
    SR,
    s_axi_aclk,
    s_axi_awid,
    p_1_out,
    s_axi_wdata,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_wlast,
    aw_active_re,
    s_axi_bready,
    s_axi_awaddr,
    arb_sm_cs,
    AR2Arb_Active_Clr,
    Q,
    s_axi_arvalid,
    last_arb_won,
    s_axi_awvalid,
    p_7_in,
    s_axi_awburst,
    s_axi_wstrb,
    s_axi_awlen);
  output aw_active_d1;
  output [31:0]bram_wrdata_a;
  output s_axi_wready;
  output \bvalid_cnt_reg[2]_0 ;
  output curr_fixed_burst_reg;
  output [1:0]wr_data_sng_sm_cs;
  output \ADDR_SNG_PORT.bram_addr_int_reg[11] ;
  output \ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ;
  output \save_init_bram_addr_ld_reg[11] ;
  output \ADDR_SNG_PORT.bram_addr_int_reg[2] ;
  output [8:0]D;
  output \arb_sm_cs_reg[0] ;
  output AW2Arb_Active_Clr;
  output \arb_sm_cs_reg[1] ;
  output [0:0]\ADDR_SNG_PORT.bram_addr_int_reg[2]_0 ;
  output bram_en_a;
  output [11:0]s_axi_bid;
  output [3:0]\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram ;
  input [0:0]SR;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input p_1_out;
  input [31:0]s_axi_wdata;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input s_axi_wlast;
  input aw_active_re;
  input s_axi_bready;
  input [9:0]s_axi_awaddr;
  input [1:0]arb_sm_cs;
  input AR2Arb_Active_Clr;
  input [3:0]Q;
  input s_axi_arvalid;
  input last_arb_won;
  input s_axi_awvalid;
  input p_7_in;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_wstrb;
  input [3:0]s_axi_awlen;

  wire \ADDR_SNG_PORT.bram_addr_int_reg[11] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[2] ;
  wire [0:0]\ADDR_SNG_PORT.bram_addr_int_reg[2]_0 ;
  wire AR2Arb_Active_Clr;
  wire AW2Arb_Active_Clr;
  wire [2:0]AW2Arb_BVALID_Cnt;
  wire BID_FIFO_n_0;
  wire BID_FIFO_n_10;
  wire BID_FIFO_n_11;
  wire BID_FIFO_n_12;
  wire BID_FIFO_n_13;
  wire BID_FIFO_n_14;
  wire BID_FIFO_n_3;
  wire BID_FIFO_n_4;
  wire BID_FIFO_n_5;
  wire BID_FIFO_n_6;
  wire BID_FIFO_n_7;
  wire BID_FIFO_n_8;
  wire BID_FIFO_n_9;
  wire [8:0]D;
  wire [3:0]\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram ;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1_n_0 ;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1_n_0 ;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2_n_0 ;
  wire I_WRAP_BRST_n_13;
  wire I_WRAP_BRST_n_14;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [1:0]arb_sm_cs;
  wire \arb_sm_cs[0]_i_4_n_0 ;
  wire \arb_sm_cs_reg[0] ;
  wire \arb_sm_cs_reg[1] ;
  wire aw_active_d1;
  wire aw_active_re;
  wire axi_bvalid_int_i_1_n_0;
  wire axi_wdata_full_cmb;
  wire axi_wdata_full_reg;
  wire axi_wr_burst;
  wire axi_wr_burst_i_1_n_0;
  wire axi_wr_burst_i_2_n_0;
  wire axi_wready_int_mod_i_1_n_0;
  wire b2b_fifo_bid2__1;
  wire bid_gets_fifo_load;
  wire bid_gets_fifo_load_d1;
  wire bram_en_a;
  wire bram_en_cmb;
  wire [31:0]bram_wrdata_a;
  wire \bvalid_cnt[0]_i_1_n_0 ;
  wire \bvalid_cnt[1]_i_1_n_0 ;
  wire \bvalid_cnt[2]_i_1_n_0 ;
  wire bvalid_cnt_dec11_out__1;
  wire bvalid_cnt_inc;
  wire \bvalid_cnt_reg[2]_0 ;
  wire clr_bram_we;
  wire curr_fixed_burst_reg;
  wire curr_fixed_burst_reg_i_2_n_0;
  wire curr_wrap_burst_reg;
  wire curr_wrap_burst_reg_i_2_n_0;
  wire last_arb_won;
  wire p_0_in;
  wire p_1_out;
  wire p_2_out;
  wire p_7_in;
  wire p_8_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire \save_init_bram_addr_ld_reg[11] ;
  wire [1:0]wr_data_sng_sm_cs;
  wire wrdata_reg_ld;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_6 
       (.I0(s_axi_wvalid),
        .I1(wr_data_sng_sm_cs[1]),
        .I2(wr_data_sng_sm_cs[0]),
        .O(\ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ));
  zynq_bd_SRL_FIFO BID_FIFO
       (.AW2Arb_BVALID_Cnt(AW2Arb_BVALID_Cnt),
        .D({BID_FIFO_n_3,BID_FIFO_n_4,BID_FIFO_n_5,BID_FIFO_n_6,BID_FIFO_n_7,BID_FIFO_n_8,BID_FIFO_n_9,BID_FIFO_n_10,BID_FIFO_n_11,BID_FIFO_n_12,BID_FIFO_n_13,BID_FIFO_n_14}),
        .E(BID_FIFO_n_0),
        .\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] (wr_data_sng_sm_cs[0]),
        .\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] (wr_data_sng_sm_cs[1]),
        .SR(SR),
        .aw_active_d1_reg(aw_active_d1),
        .aw_active_re(aw_active_re),
        .axi_bvalid_int_reg(\bvalid_cnt_reg[2]_0 ),
        .axi_wdata_full_reg(axi_wdata_full_reg),
        .axi_wr_burst(axi_wr_burst),
        .b2b_fifo_bid2__1(b2b_fifo_bid2__1),
        .bid_gets_fifo_load(bid_gets_fifo_load),
        .bid_gets_fifo_load_d1(bid_gets_fifo_load_d1),
        .bvalid_cnt_dec11_out__1(bvalid_cnt_dec11_out__1),
        .bvalid_cnt_inc(bvalid_cnt_inc),
        .p_1_out(p_1_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_awid(s_axi_awid),
        .s_axi_bready(s_axi_bready),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hE4E4A0F4)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.axi_wdata_full_reg_i_1 
       (.I0(wr_data_sng_sm_cs[1]),
        .I1(s_axi_wvalid),
        .I2(axi_wdata_full_reg),
        .I3(p_1_out),
        .I4(wr_data_sng_sm_cs[0]),
        .O(axi_wdata_full_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.axi_wdata_full_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wdata_full_cmb),
        .Q(axi_wdata_full_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h55004440)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_i_1 
       (.I0(wr_data_sng_sm_cs[0]),
        .I1(p_1_out),
        .I2(axi_wdata_full_reg),
        .I3(s_axi_wvalid),
        .I4(wr_data_sng_sm_cs[1]),
        .O(bram_en_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bram_en_cmb),
        .Q(p_8_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bvalid_cnt_inc),
        .Q(clr_bram_we),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FFFFFF740000)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1 
       (.I0(axi_wr_burst),
        .I1(axi_wdata_full_reg),
        .I2(s_axi_wlast),
        .I3(wr_data_sng_sm_cs[1]),
        .I4(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2_n_0 ),
        .I5(wr_data_sng_sm_cs[0]),
        .O(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF008B0000)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1 
       (.I0(axi_wr_burst),
        .I1(axi_wdata_full_reg),
        .I2(s_axi_wlast),
        .I3(wr_data_sng_sm_cs[0]),
        .I4(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2_n_0 ),
        .I5(wr_data_sng_sm_cs[1]),
        .O(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FAFAF0F0F8F8)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2 
       (.I0(p_1_out),
        .I1(axi_wdata_full_reg),
        .I2(wr_data_sng_sm_cs[0]),
        .I3(s_axi_wlast),
        .I4(wr_data_sng_sm_cs[1]),
        .I5(s_axi_wvalid),
        .O(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2_n_0 ));
  FDRE \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1_n_0 ),
        .Q(wr_data_sng_sm_cs[0]),
        .R(SR));
  FDRE \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1_n_0 ),
        .Q(wr_data_sng_sm_cs[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[0].bram_wrdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[0]),
        .Q(bram_wrdata_a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[10].bram_wrdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[10]),
        .Q(bram_wrdata_a[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[11].bram_wrdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[11]),
        .Q(bram_wrdata_a[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[12].bram_wrdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[12]),
        .Q(bram_wrdata_a[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[13].bram_wrdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[13]),
        .Q(bram_wrdata_a[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[14].bram_wrdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[14]),
        .Q(bram_wrdata_a[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[15].bram_wrdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[15]),
        .Q(bram_wrdata_a[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[16].bram_wrdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[16]),
        .Q(bram_wrdata_a[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[17].bram_wrdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[17]),
        .Q(bram_wrdata_a[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[18].bram_wrdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[18]),
        .Q(bram_wrdata_a[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[19].bram_wrdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[19]),
        .Q(bram_wrdata_a[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[1].bram_wrdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[1]),
        .Q(bram_wrdata_a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[20].bram_wrdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[20]),
        .Q(bram_wrdata_a[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[21].bram_wrdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[21]),
        .Q(bram_wrdata_a[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[22].bram_wrdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[22]),
        .Q(bram_wrdata_a[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[23].bram_wrdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[23]),
        .Q(bram_wrdata_a[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[24].bram_wrdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[24]),
        .Q(bram_wrdata_a[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[25].bram_wrdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[25]),
        .Q(bram_wrdata_a[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[26].bram_wrdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[26]),
        .Q(bram_wrdata_a[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[27].bram_wrdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[27]),
        .Q(bram_wrdata_a[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[28].bram_wrdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[28]),
        .Q(bram_wrdata_a[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[29].bram_wrdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[29]),
        .Q(bram_wrdata_a[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[2].bram_wrdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[2]),
        .Q(bram_wrdata_a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[30].bram_wrdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[30]),
        .Q(bram_wrdata_a[30]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h50B0)) 
    \GEN_WRDATA[31].bram_wrdata_int[31]_i_1 
       (.I0(wr_data_sng_sm_cs[0]),
        .I1(axi_wdata_full_reg),
        .I2(s_axi_wvalid),
        .I3(wr_data_sng_sm_cs[1]),
        .O(wrdata_reg_ld));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[31].bram_wrdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[31]),
        .Q(bram_wrdata_a[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[3].bram_wrdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[3]),
        .Q(bram_wrdata_a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[4].bram_wrdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[4]),
        .Q(bram_wrdata_a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[5].bram_wrdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[5]),
        .Q(bram_wrdata_a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[6].bram_wrdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[6]),
        .Q(bram_wrdata_a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[7].bram_wrdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[7]),
        .Q(bram_wrdata_a[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[8].bram_wrdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[8]),
        .Q(bram_wrdata_a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[9].bram_wrdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[9]),
        .Q(bram_wrdata_a[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAF4F0000FFFFFFFF)) 
    \GEN_WR_NO_ECC.bram_we_int[3]_i_1 
       (.I0(wr_data_sng_sm_cs[0]),
        .I1(axi_wdata_full_reg),
        .I2(s_axi_wvalid),
        .I3(wr_data_sng_sm_cs[1]),
        .I4(clr_bram_we),
        .I5(s_axi_aresetn),
        .O(p_2_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WR_NO_ECC.bram_we_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[0]),
        .Q(\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram [0]),
        .R(p_2_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WR_NO_ECC.bram_we_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[1]),
        .Q(\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram [1]),
        .R(p_2_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WR_NO_ECC.bram_we_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[2]),
        .Q(\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram [2]),
        .R(p_2_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WR_NO_ECC.bram_we_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[3]),
        .Q(\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram [3]),
        .R(p_2_out));
  zynq_bd_wrap_brst I_WRAP_BRST
       (.\ADDR_SNG_PORT.bram_addr_int_reg[11] (\ADDR_SNG_PORT.bram_addr_int_reg[11] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[2] (\ADDR_SNG_PORT.bram_addr_int_reg[2] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[2]_0 (\ADDR_SNG_PORT.bram_addr_int_reg[2]_0 ),
        .AW2Arb_Active_Clr(AW2Arb_Active_Clr),
        .D(D),
        .\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] (wr_data_sng_sm_cs[0]),
        .\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] (wr_data_sng_sm_cs[1]),
        .\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0 (\ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ),
        .Q(Q),
        .SR(SR),
        .aw_active_d1_reg(aw_active_d1),
        .aw_active_re(aw_active_re),
        .curr_fixed_burst_reg_reg(I_WRAP_BRST_n_13),
        .curr_wrap_burst_reg(curr_wrap_burst_reg),
        .curr_wrap_burst_reg_reg(I_WRAP_BRST_n_14),
        .\gen_no_arbiter.m_mesg_i_reg[64] (curr_fixed_burst_reg_i_2_n_0),
        .\gen_no_arbiter.m_mesg_i_reg[65] (curr_wrap_burst_reg_i_2_n_0),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_wvalid(s_axi_wvalid),
        .\save_init_bram_addr_ld_reg[11]_0 (\save_init_bram_addr_ld_reg[11] ));
  LUT6 #(
    .INIT(64'hCCE2FFE2CCE2CCE2)) 
    \arb_sm_cs[0]_i_3 
       (.I0(\arb_sm_cs[0]_i_4_n_0 ),
        .I1(arb_sm_cs[0]),
        .I2(AR2Arb_Active_Clr),
        .I3(arb_sm_cs[1]),
        .I4(wr_data_sng_sm_cs[1]),
        .I5(wr_data_sng_sm_cs[0]),
        .O(\arb_sm_cs_reg[0] ));
  LUT6 #(
    .INIT(64'h2AFAFAFAFAFAFAFA)) 
    \arb_sm_cs[0]_i_4 
       (.I0(s_axi_arvalid),
        .I1(last_arb_won),
        .I2(s_axi_awvalid),
        .I3(AW2Arb_BVALID_Cnt[2]),
        .I4(AW2Arb_BVALID_Cnt[1]),
        .I5(AW2Arb_BVALID_Cnt[0]),
        .O(\arb_sm_cs[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \arb_sm_cs[1]_i_3 
       (.I0(wr_data_sng_sm_cs[0]),
        .I1(wr_data_sng_sm_cs[1]),
        .O(AW2Arb_Active_Clr));
  FDRE #(
    .INIT(1'b0)) 
    aw_active_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(aw_active_d1),
        .R(SR));
  LUT4 #(
    .INIT(16'h80FF)) 
    axi_awready_int_i_2
       (.I0(AW2Arb_BVALID_Cnt[0]),
        .I1(AW2Arb_BVALID_Cnt[1]),
        .I2(AW2Arb_BVALID_Cnt[2]),
        .I3(s_axi_awvalid),
        .O(\arb_sm_cs_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_14),
        .Q(s_axi_bid[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_4),
        .Q(s_axi_bid[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_3),
        .Q(s_axi_bid[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_13),
        .Q(s_axi_bid[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_12),
        .Q(s_axi_bid[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_11),
        .Q(s_axi_bid[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_10),
        .Q(s_axi_bid[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_9),
        .Q(s_axi_bid[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_8),
        .Q(s_axi_bid[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_7),
        .Q(s_axi_bid[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_6),
        .Q(s_axi_bid[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_0),
        .D(BID_FIFO_n_5),
        .Q(s_axi_bid[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8AAA8)) 
    axi_bvalid_int_i_1
       (.I0(s_axi_aresetn),
        .I1(AW2Arb_BVALID_Cnt[2]),
        .I2(AW2Arb_BVALID_Cnt[1]),
        .I3(AW2Arb_BVALID_Cnt[0]),
        .I4(bvalid_cnt_dec11_out__1),
        .I5(bvalid_cnt_inc),
        .O(axi_bvalid_int_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h88888880)) 
    axi_bvalid_int_i_2
       (.I0(\bvalid_cnt_reg[2]_0 ),
        .I1(s_axi_bready),
        .I2(AW2Arb_BVALID_Cnt[2]),
        .I3(AW2Arb_BVALID_Cnt[1]),
        .I4(AW2Arb_BVALID_Cnt[0]),
        .O(bvalid_cnt_dec11_out__1));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_int_i_1_n_0),
        .Q(\bvalid_cnt_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    axi_wr_burst_i_1
       (.I0(s_axi_wlast),
        .I1(axi_wr_burst_i_2_n_0),
        .I2(axi_wr_burst),
        .O(axi_wr_burst_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h0000F0B8)) 
    axi_wr_burst_i_2
       (.I0(p_1_out),
        .I1(axi_wdata_full_reg),
        .I2(s_axi_wvalid),
        .I3(wr_data_sng_sm_cs[0]),
        .I4(wr_data_sng_sm_cs[1]),
        .O(axi_wr_burst_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wr_burst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wr_burst_i_1_n_0),
        .Q(axi_wr_burst),
        .R(SR));
  LUT6 #(
    .INIT(64'h00AA00AA2020A8AA)) 
    axi_wready_int_mod_i_1
       (.I0(s_axi_aresetn),
        .I1(wr_data_sng_sm_cs[0]),
        .I2(p_1_out),
        .I3(axi_wdata_full_reg),
        .I4(s_axi_wvalid),
        .I5(wr_data_sng_sm_cs[1]),
        .O(axi_wready_int_mod_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_int_mod_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_int_mod_i_1_n_0),
        .Q(s_axi_wready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h10)) 
    bid_gets_fifo_load_d1_i_3
       (.I0(AW2Arb_BVALID_Cnt[2]),
        .I1(AW2Arb_BVALID_Cnt[1]),
        .I2(AW2Arb_BVALID_Cnt[0]),
        .O(b2b_fifo_bid2__1));
  FDRE #(
    .INIT(1'b0)) 
    bid_gets_fifo_load_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bid_gets_fifo_load),
        .Q(bid_gets_fifo_load_d1),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    bram_en_a_INST_0
       (.I0(p_8_in),
        .I1(p_7_in),
        .O(bram_en_a));
  LUT6 #(
    .INIT(64'hAA55555556AAAAAA)) 
    \bvalid_cnt[0]_i_1 
       (.I0(bvalid_cnt_inc),
        .I1(AW2Arb_BVALID_Cnt[1]),
        .I2(AW2Arb_BVALID_Cnt[2]),
        .I3(s_axi_bready),
        .I4(\bvalid_cnt_reg[2]_0 ),
        .I5(AW2Arb_BVALID_Cnt[0]),
        .O(\bvalid_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8877FF00FF007780)) 
    \bvalid_cnt[1]_i_1 
       (.I0(\bvalid_cnt_reg[2]_0 ),
        .I1(s_axi_bready),
        .I2(AW2Arb_BVALID_Cnt[2]),
        .I3(AW2Arb_BVALID_Cnt[1]),
        .I4(AW2Arb_BVALID_Cnt[0]),
        .I5(bvalid_cnt_inc),
        .O(\bvalid_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h87F0F0F0F0F0F070)) 
    \bvalid_cnt[2]_i_1 
       (.I0(\bvalid_cnt_reg[2]_0 ),
        .I1(s_axi_bready),
        .I2(AW2Arb_BVALID_Cnt[2]),
        .I3(AW2Arb_BVALID_Cnt[1]),
        .I4(AW2Arb_BVALID_Cnt[0]),
        .I5(bvalid_cnt_inc),
        .O(\bvalid_cnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bvalid_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bvalid_cnt[0]_i_1_n_0 ),
        .Q(AW2Arb_BVALID_Cnt[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bvalid_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bvalid_cnt[1]_i_1_n_0 ),
        .Q(AW2Arb_BVALID_Cnt[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bvalid_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bvalid_cnt[2]_i_1_n_0 ),
        .Q(AW2Arb_BVALID_Cnt[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF1F0010)) 
    curr_fixed_burst_reg_i_2
       (.I0(s_axi_awburst[0]),
        .I1(s_axi_awburst[1]),
        .I2(p_1_out),
        .I3(aw_active_d1),
        .I4(curr_fixed_burst_reg),
        .O(curr_fixed_burst_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    curr_fixed_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_WRAP_BRST_n_13),
        .Q(curr_fixed_burst_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    curr_wrap_burst_reg_i_2
       (.I0(s_axi_awburst[1]),
        .I1(s_axi_awburst[0]),
        .I2(p_1_out),
        .I3(aw_active_d1),
        .I4(curr_wrap_burst_reg),
        .O(curr_wrap_burst_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    curr_wrap_burst_reg_i_3
       (.I0(wr_data_sng_sm_cs[0]),
        .I1(wr_data_sng_sm_cs[1]),
        .I2(s_axi_wvalid),
        .I3(curr_fixed_burst_reg),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    curr_wrap_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_WRAP_BRST_n_14),
        .Q(curr_wrap_burst_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wrap_brst" *) 
module zynq_bd_wrap_brst
   (\ADDR_SNG_PORT.bram_addr_int_reg[11] ,
    \save_init_bram_addr_ld_reg[11]_0 ,
    \ADDR_SNG_PORT.bram_addr_int_reg[2] ,
    D,
    \ADDR_SNG_PORT.bram_addr_int_reg[2]_0 ,
    curr_fixed_burst_reg_reg,
    curr_wrap_burst_reg_reg,
    s_axi_wvalid,
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ,
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] ,
    aw_active_d1_reg,
    p_1_out,
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0 ,
    curr_wrap_burst_reg,
    s_axi_awaddr,
    aw_active_re,
    Q,
    s_axi_aresetn,
    \gen_no_arbiter.m_mesg_i_reg[64] ,
    p_0_in,
    AW2Arb_Active_Clr,
    \gen_no_arbiter.m_mesg_i_reg[65] ,
    SR,
    s_axi_aclk,
    s_axi_awlen);
  output \ADDR_SNG_PORT.bram_addr_int_reg[11] ;
  output \save_init_bram_addr_ld_reg[11]_0 ;
  output \ADDR_SNG_PORT.bram_addr_int_reg[2] ;
  output [8:0]D;
  output [0:0]\ADDR_SNG_PORT.bram_addr_int_reg[2]_0 ;
  output curr_fixed_burst_reg_reg;
  output curr_wrap_burst_reg_reg;
  input s_axi_wvalid;
  input \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ;
  input \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] ;
  input aw_active_d1_reg;
  input p_1_out;
  input \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0 ;
  input curr_wrap_burst_reg;
  input [9:0]s_axi_awaddr;
  input aw_active_re;
  input [3:0]Q;
  input s_axi_aresetn;
  input \gen_no_arbiter.m_mesg_i_reg[64] ;
  input p_0_in;
  input AW2Arb_Active_Clr;
  input \gen_no_arbiter.m_mesg_i_reg[65] ;
  input [0:0]SR;
  input s_axi_aclk;
  input [3:0]s_axi_awlen;

  wire \ADDR_SNG_PORT.bram_addr_int_reg[11] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[2] ;
  wire [0:0]\ADDR_SNG_PORT.bram_addr_int_reg[2]_0 ;
  wire AW2Arb_Active_Clr;
  wire [8:0]D;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] ;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aw_active_d1_reg;
  wire aw_active_re;
  wire bram_addr_ld1__0;
  wire curr_fixed_burst_reg_reg;
  wire curr_wrap_burst_reg;
  wire curr_wrap_burst_reg_reg;
  wire \gen_no_arbiter.m_mesg_i_reg[64] ;
  wire \gen_no_arbiter.m_mesg_i_reg[65] ;
  wire p_0_in;
  wire p_13_in;
  wire p_1_out;
  wire p_3_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [9:0]s_axi_awaddr;
  wire [3:0]s_axi_awlen;
  wire s_axi_wvalid;
  wire [11:3]save_init_bram_addr_ld;
  wire \save_init_bram_addr_ld[11]_i_4_n_0 ;
  wire \save_init_bram_addr_ld[11]_i_5_n_0 ;
  wire \save_init_bram_addr_ld[11]_i_6_n_0 ;
  wire \save_init_bram_addr_ld_reg[11]_0 ;
  wire [2:0]wrap_burst_total;
  wire \wrap_burst_total[0]_i_1_n_0 ;
  wire \wrap_burst_total[1]_i_1_n_0 ;
  wire \wrap_burst_total[2]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h10FF)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_1 
       (.I0(p_3_in),
        .I1(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ),
        .I2(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] ),
        .I3(s_axi_aresetn),
        .O(\ADDR_SNG_PORT.bram_addr_int_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hA000008000000080)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_10 
       (.I0(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0 ),
        .I1(\save_init_bram_addr_ld_reg[11]_0 ),
        .I2(curr_wrap_burst_reg),
        .I3(\save_init_bram_addr_ld[11]_i_4_n_0 ),
        .I4(\save_init_bram_addr_ld[11]_i_5_n_0 ),
        .I5(\save_init_bram_addr_ld[11]_i_6_n_0 ),
        .O(\ADDR_SNG_PORT.bram_addr_int_reg[11] ));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_4 
       (.I0(p_13_in),
        .I1(s_axi_wvalid),
        .I2(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ),
        .I3(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] ),
        .I4(aw_active_d1_reg),
        .I5(p_1_out),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h03AA000000AA0000)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_9 
       (.I0(\save_init_bram_addr_ld[11]_i_6_n_0 ),
        .I1(wrap_burst_total[1]),
        .I2(wrap_burst_total[0]),
        .I3(wrap_burst_total[2]),
        .I4(curr_wrap_burst_reg),
        .I5(\save_init_bram_addr_ld_reg[11]_0 ),
        .O(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ADDR_SNG_PORT.bram_addr_int[2]_i_2 
       (.I0(s_axi_awaddr[0]),
        .I1(bram_addr_ld1__0),
        .O(\ADDR_SNG_PORT.bram_addr_int_reg[2] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ADDR_SNG_PORT.bram_addr_int[2]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\save_init_bram_addr_ld_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h8888888888888088)) 
    curr_fixed_burst_reg_i_1
       (.I0(\gen_no_arbiter.m_mesg_i_reg[64] ),
        .I1(s_axi_aresetn),
        .I2(p_0_in),
        .I3(AW2Arb_Active_Clr),
        .I4(p_3_in),
        .I5(aw_active_re),
        .O(curr_fixed_burst_reg_reg));
  LUT6 #(
    .INIT(64'h8888888888888088)) 
    curr_wrap_burst_reg_i_1
       (.I0(\gen_no_arbiter.m_mesg_i_reg[65] ),
        .I1(s_axi_aresetn),
        .I2(p_0_in),
        .I3(AW2Arb_Active_Clr),
        .I4(p_3_in),
        .I5(aw_active_re),
        .O(curr_wrap_burst_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[10]_i_1 
       (.I0(save_init_bram_addr_ld[10]),
        .I1(bram_addr_ld1__0),
        .I2(s_axi_awaddr[8]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[11]_i_2 
       (.I0(save_init_bram_addr_ld[11]),
        .I1(bram_addr_ld1__0),
        .I2(s_axi_awaddr[9]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h00000000C0080008)) 
    \save_init_bram_addr_ld[11]_i_3 
       (.I0(\save_init_bram_addr_ld_reg[11]_0 ),
        .I1(curr_wrap_burst_reg),
        .I2(\save_init_bram_addr_ld[11]_i_4_n_0 ),
        .I3(\save_init_bram_addr_ld[11]_i_5_n_0 ),
        .I4(\save_init_bram_addr_ld[11]_i_6_n_0 ),
        .I5(aw_active_re),
        .O(bram_addr_ld1__0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \save_init_bram_addr_ld[11]_i_4 
       (.I0(wrap_burst_total[1]),
        .I1(wrap_burst_total[2]),
        .O(\save_init_bram_addr_ld[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \save_init_bram_addr_ld[11]_i_5 
       (.I0(wrap_burst_total[1]),
        .I1(wrap_burst_total[0]),
        .I2(wrap_burst_total[2]),
        .O(\save_init_bram_addr_ld[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80C0F000)) 
    \save_init_bram_addr_ld[11]_i_6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wrap_burst_total[0]),
        .I4(wrap_burst_total[1]),
        .O(\save_init_bram_addr_ld[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFC0FAAAA0000AAAA)) 
    \save_init_bram_addr_ld[3]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(wrap_burst_total[0]),
        .I2(wrap_burst_total[1]),
        .I3(wrap_burst_total[2]),
        .I4(bram_addr_ld1__0),
        .I5(save_init_bram_addr_ld[3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFC3FAAAA0000AAAA)) 
    \save_init_bram_addr_ld[4]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(wrap_burst_total[0]),
        .I2(wrap_burst_total[1]),
        .I3(wrap_burst_total[2]),
        .I4(bram_addr_ld1__0),
        .I5(save_init_bram_addr_ld[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCC0CCCCAAAAAAAA)) 
    \save_init_bram_addr_ld[5]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(save_init_bram_addr_ld[5]),
        .I2(wrap_burst_total[0]),
        .I3(wrap_burst_total[1]),
        .I4(wrap_burst_total[2]),
        .I5(bram_addr_ld1__0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[6]_i_1 
       (.I0(save_init_bram_addr_ld[6]),
        .I1(bram_addr_ld1__0),
        .I2(s_axi_awaddr[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[7]_i_1 
       (.I0(save_init_bram_addr_ld[7]),
        .I1(bram_addr_ld1__0),
        .I2(s_axi_awaddr[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[8]_i_1 
       (.I0(save_init_bram_addr_ld[8]),
        .I1(bram_addr_ld1__0),
        .I2(s_axi_awaddr[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[9]_i_1 
       (.I0(save_init_bram_addr_ld[9]),
        .I1(bram_addr_ld1__0),
        .I2(s_axi_awaddr[7]),
        .O(D[6]));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[10] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[7]),
        .Q(save_init_bram_addr_ld[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[11] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[8]),
        .Q(save_init_bram_addr_ld[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[3] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[0]),
        .Q(save_init_bram_addr_ld[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[4] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[1]),
        .Q(save_init_bram_addr_ld[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[5] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[2]),
        .Q(save_init_bram_addr_ld[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[6] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[3]),
        .Q(save_init_bram_addr_ld[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[7] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[4]),
        .Q(save_init_bram_addr_ld[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[8] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[5]),
        .Q(save_init_bram_addr_ld[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[9] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[6]),
        .Q(save_init_bram_addr_ld[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \wrap_burst_total[0]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(s_axi_awlen[0]),
        .I2(s_axi_awlen[1]),
        .I3(s_axi_awlen[2]),
        .O(\wrap_burst_total[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \wrap_burst_total[1]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(s_axi_awlen[0]),
        .I2(s_axi_awlen[1]),
        .O(\wrap_burst_total[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wrap_burst_total[2]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(s_axi_awlen[2]),
        .I2(s_axi_awlen[0]),
        .I3(s_axi_awlen[1]),
        .O(\wrap_burst_total[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[0] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(\wrap_burst_total[0]_i_1_n_0 ),
        .Q(wrap_burst_total[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[1] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(\wrap_burst_total[1]_i_1_n_0 ),
        .Q(wrap_burst_total[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[2] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(\wrap_burst_total[2]_i_1_n_0 ),
        .Q(wrap_burst_total[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "wrap_brst" *) 
module zynq_bd_wrap_brst_68
   (D,
    E,
    bram_addr_inc,
    \rd_data_sm_cs_reg[1] ,
    bram_addr_inc9_out,
    \wrap_burst_total_reg[0]_0 ,
    Q,
    \gen_no_arbiter.m_mesg_i_reg[14] ,
    p_0_out,
    s_axi_araddr,
    \save_init_bram_addr_ld_reg[11]_0 ,
    \ADDR_SNG_PORT.bram_addr_int_reg[3] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[4] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[5] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[6] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[7] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[8] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[9] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[10] ,
    curr_fixed_burst_reg,
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ,
    curr_fixed_burst_reg_0,
    curr_wrap_burst_reg,
    ar_active_re,
    aw_active_re,
    curr_wrap_burst_reg_reg,
    \ADDR_SNG_PORT.bram_addr_int_reg[3]_0 ,
    \rd_data_sm_cs_reg[3] ,
    axi_rd_burst_two_reg,
    axi_rd_burst,
    s_axi_aresetn,
    s_axi_rready,
    axi_rvalid_int_reg,
    end_brst_rd,
    brst_zero,
    s_axi_arlen,
    s_axi_aclk);
  output [9:0]D;
  output [0:0]E;
  output bram_addr_inc;
  output \rd_data_sm_cs_reg[1] ;
  output bram_addr_inc9_out;
  output \wrap_burst_total_reg[0]_0 ;
  input [9:0]Q;
  input \gen_no_arbiter.m_mesg_i_reg[14] ;
  input p_0_out;
  input [9:0]s_axi_araddr;
  input [8:0]\save_init_bram_addr_ld_reg[11]_0 ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[3] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[4] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[5] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[6] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[7] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[8] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[9] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[10] ;
  input curr_fixed_burst_reg;
  input \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ;
  input curr_fixed_burst_reg_0;
  input curr_wrap_burst_reg;
  input ar_active_re;
  input aw_active_re;
  input curr_wrap_burst_reg_reg;
  input \ADDR_SNG_PORT.bram_addr_int_reg[3]_0 ;
  input [3:0]\rd_data_sm_cs_reg[3] ;
  input axi_rd_burst_two_reg;
  input axi_rd_burst;
  input s_axi_aresetn;
  input s_axi_rready;
  input axi_rvalid_int_reg;
  input end_brst_rd;
  input brst_zero;
  input [3:0]s_axi_arlen;
  input s_axi_aclk;

  wire \ADDR_SNG_PORT.bram_addr_int[2]_i_4_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[2]_i_6_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[2]_i_7_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[10] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[3] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[3]_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[4] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[5] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[6] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[7] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[8] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[9] ;
  wire [9:0]D;
  wire [0:0]E;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ;
  wire [9:0]Q;
  wire [9:1]RdChnl_BRAM_Addr_Ld;
  wire ar_active_re;
  wire aw_active_re;
  wire axi_rd_burst;
  wire axi_rd_burst_two_reg;
  wire axi_rvalid_int_reg;
  wire bram_addr_inc;
  wire bram_addr_inc9_out;
  wire bram_addr_ld_en_mod1__1;
  wire brst_zero;
  wire curr_fixed_burst_reg;
  wire curr_fixed_burst_reg_0;
  wire curr_wrap_burst_reg;
  wire curr_wrap_burst_reg_reg;
  wire end_brst_rd;
  wire \gen_no_arbiter.m_mesg_i_reg[14] ;
  wire p_0_out;
  wire \rd_data_sm_cs_reg[1] ;
  wire [3:0]\rd_data_sm_cs_reg[3] ;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arlen;
  wire s_axi_rready;
  wire \save_init_bram_addr_ld[11]_i_3__0_n_0 ;
  wire \save_init_bram_addr_ld[3]_i_2_n_0 ;
  wire \save_init_bram_addr_ld[4]_i_2_n_0 ;
  wire \save_init_bram_addr_ld[5]_i_2_n_0 ;
  wire [8:0]\save_init_bram_addr_ld_reg[11]_0 ;
  wire \save_init_bram_addr_ld_reg_n_0_[10] ;
  wire \save_init_bram_addr_ld_reg_n_0_[11] ;
  wire \save_init_bram_addr_ld_reg_n_0_[3] ;
  wire \save_init_bram_addr_ld_reg_n_0_[4] ;
  wire \save_init_bram_addr_ld_reg_n_0_[5] ;
  wire \save_init_bram_addr_ld_reg_n_0_[6] ;
  wire \save_init_bram_addr_ld_reg_n_0_[7] ;
  wire \save_init_bram_addr_ld_reg_n_0_[8] ;
  wire \save_init_bram_addr_ld_reg_n_0_[9] ;
  wire sng_bram_addr_ld_en__0;
  wire \wrap_burst_total[0]_i_1__0_n_0 ;
  wire \wrap_burst_total[1]_i_1__0_n_0 ;
  wire \wrap_burst_total[2]_i_1__0_n_0 ;
  wire \wrap_burst_total_reg[0]_0 ;
  wire \wrap_burst_total_reg_n_0_[0] ;
  wire \wrap_burst_total_reg_n_0_[1] ;
  wire \wrap_burst_total_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \ADDR_SNG_PORT.bram_addr_int[10]_i_1 
       (.I0(p_0_out),
        .I1(\save_init_bram_addr_ld_reg[11]_0 [7]),
        .I2(RdChnl_BRAM_Addr_Ld[8]),
        .I3(Q[8]),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[9] ),
        .I5(sng_bram_addr_ld_en__0),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0008)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_11 
       (.I0(s_axi_rready),
        .I1(axi_rvalid_int_reg),
        .I2(end_brst_rd),
        .I3(brst_zero),
        .O(bram_addr_inc9_out));
  LUT6 #(
    .INIT(64'hAAAABABAFFAABABA)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_2 
       (.I0(sng_bram_addr_ld_en__0),
        .I1(curr_fixed_burst_reg),
        .I2(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] ),
        .I3(bram_addr_inc),
        .I4(p_0_out),
        .I5(curr_fixed_burst_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_3 
       (.I0(p_0_out),
        .I1(\save_init_bram_addr_ld_reg[11]_0 [8]),
        .I2(RdChnl_BRAM_Addr_Ld[9]),
        .I3(Q[9]),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[10] ),
        .I5(sng_bram_addr_ld_en__0),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_5 
       (.I0(curr_wrap_burst_reg),
        .I1(bram_addr_inc),
        .I2(\save_init_bram_addr_ld[11]_i_3__0_n_0 ),
        .I3(ar_active_re),
        .I4(aw_active_re),
        .I5(curr_wrap_burst_reg_reg),
        .O(sng_bram_addr_ld_en__0));
  LUT6 #(
    .INIT(64'h000E000A000A0C0A)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_7 
       (.I0(\rd_data_sm_cs_reg[1] ),
        .I1(bram_addr_inc9_out),
        .I2(\rd_data_sm_cs_reg[3] [3]),
        .I3(\rd_data_sm_cs_reg[3] [2]),
        .I4(\rd_data_sm_cs_reg[3] [0]),
        .I5(\rd_data_sm_cs_reg[3] [1]),
        .O(bram_addr_inc));
  LUT6 #(
    .INIT(64'h0FCC555500CC5555)) 
    \ADDR_SNG_PORT.bram_addr_int[2]_i_1 
       (.I0(Q[0]),
        .I1(\gen_no_arbiter.m_mesg_i_reg[14] ),
        .I2(bram_addr_ld_en_mod1__1),
        .I3(p_0_out),
        .I4(sng_bram_addr_ld_en__0),
        .I5(s_axi_araddr[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8888888800000800)) 
    \ADDR_SNG_PORT.bram_addr_int[2]_i_3 
       (.I0(curr_wrap_burst_reg),
        .I1(bram_addr_inc),
        .I2(\ADDR_SNG_PORT.bram_addr_int[2]_i_4_n_0 ),
        .I3(\ADDR_SNG_PORT.bram_addr_int_reg[3]_0 ),
        .I4(\ADDR_SNG_PORT.bram_addr_int[2]_i_6_n_0 ),
        .I5(\ADDR_SNG_PORT.bram_addr_int[2]_i_7_n_0 ),
        .O(bram_addr_ld_en_mod1__1));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ADDR_SNG_PORT.bram_addr_int[2]_i_4 
       (.I0(\wrap_burst_total_reg_n_0_[1] ),
        .I1(\wrap_burst_total_reg_n_0_[2] ),
        .O(\ADDR_SNG_PORT.bram_addr_int[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \ADDR_SNG_PORT.bram_addr_int[2]_i_6 
       (.I0(\wrap_burst_total_reg_n_0_[1] ),
        .I1(\wrap_burst_total_reg_n_0_[0] ),
        .I2(\wrap_burst_total_reg_n_0_[2] ),
        .O(\ADDR_SNG_PORT.bram_addr_int[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5400100014001000)) 
    \ADDR_SNG_PORT.bram_addr_int[2]_i_7 
       (.I0(\wrap_burst_total_reg_n_0_[2] ),
        .I1(\wrap_burst_total_reg_n_0_[1] ),
        .I2(\wrap_burst_total_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ADDR_SNG_PORT.bram_addr_int[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \ADDR_SNG_PORT.bram_addr_int[3]_i_1 
       (.I0(p_0_out),
        .I1(\save_init_bram_addr_ld_reg[11]_0 [0]),
        .I2(RdChnl_BRAM_Addr_Ld[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sng_bram_addr_ld_en__0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \ADDR_SNG_PORT.bram_addr_int[4]_i_1 
       (.I0(p_0_out),
        .I1(\save_init_bram_addr_ld_reg[11]_0 [1]),
        .I2(RdChnl_BRAM_Addr_Ld[2]),
        .I3(Q[2]),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[3] ),
        .I5(sng_bram_addr_ld_en__0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \ADDR_SNG_PORT.bram_addr_int[5]_i_1 
       (.I0(p_0_out),
        .I1(\save_init_bram_addr_ld_reg[11]_0 [2]),
        .I2(RdChnl_BRAM_Addr_Ld[3]),
        .I3(Q[3]),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[4] ),
        .I5(sng_bram_addr_ld_en__0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \ADDR_SNG_PORT.bram_addr_int[6]_i_1 
       (.I0(p_0_out),
        .I1(\save_init_bram_addr_ld_reg[11]_0 [3]),
        .I2(RdChnl_BRAM_Addr_Ld[4]),
        .I3(Q[4]),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[5] ),
        .I5(sng_bram_addr_ld_en__0),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \ADDR_SNG_PORT.bram_addr_int[7]_i_1 
       (.I0(p_0_out),
        .I1(\save_init_bram_addr_ld_reg[11]_0 [4]),
        .I2(RdChnl_BRAM_Addr_Ld[5]),
        .I3(Q[5]),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[6] ),
        .I5(sng_bram_addr_ld_en__0),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \ADDR_SNG_PORT.bram_addr_int[8]_i_1 
       (.I0(p_0_out),
        .I1(\save_init_bram_addr_ld_reg[11]_0 [5]),
        .I2(RdChnl_BRAM_Addr_Ld[6]),
        .I3(Q[6]),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[7] ),
        .I5(sng_bram_addr_ld_en__0),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \ADDR_SNG_PORT.bram_addr_int[9]_i_1 
       (.I0(p_0_out),
        .I1(\save_init_bram_addr_ld_reg[11]_0 [6]),
        .I2(RdChnl_BRAM_Addr_Ld[7]),
        .I3(Q[7]),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[8] ),
        .I5(sng_bram_addr_ld_en__0),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1)) 
    bram_rst_a_INST_0
       (.I0(s_axi_aresetn),
        .O(\wrap_burst_total_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h05E0)) 
    \rd_data_sm_cs[1]_i_2 
       (.I0(axi_rd_burst_two_reg),
        .I1(axi_rd_burst),
        .I2(\rd_data_sm_cs_reg[3] [0]),
        .I3(\rd_data_sm_cs_reg[3] [1]),
        .O(\rd_data_sm_cs_reg[1] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \save_init_bram_addr_ld[10]_i_1__0 
       (.I0(\save_init_bram_addr_ld_reg_n_0_[10] ),
        .I1(curr_wrap_burst_reg),
        .I2(bram_addr_inc),
        .I3(\save_init_bram_addr_ld[11]_i_3__0_n_0 ),
        .I4(s_axi_araddr[8]),
        .O(RdChnl_BRAM_Addr_Ld[8]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \save_init_bram_addr_ld[11]_i_2__0 
       (.I0(\save_init_bram_addr_ld_reg_n_0_[11] ),
        .I1(curr_wrap_burst_reg),
        .I2(bram_addr_inc),
        .I3(\save_init_bram_addr_ld[11]_i_3__0_n_0 ),
        .I4(s_axi_araddr[9]),
        .O(RdChnl_BRAM_Addr_Ld[9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \save_init_bram_addr_ld[11]_i_3__0 
       (.I0(\ADDR_SNG_PORT.bram_addr_int[2]_i_7_n_0 ),
        .I1(\wrap_burst_total_reg_n_0_[1] ),
        .I2(\wrap_burst_total_reg_n_0_[0] ),
        .I3(\wrap_burst_total_reg_n_0_[2] ),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[3]_0 ),
        .O(\save_init_bram_addr_ld[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAAAA3AAAAAAA)) 
    \save_init_bram_addr_ld[3]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(\save_init_bram_addr_ld[5]_i_2_n_0 ),
        .I2(\save_init_bram_addr_ld[11]_i_3__0_n_0 ),
        .I3(bram_addr_inc),
        .I4(curr_wrap_burst_reg),
        .I5(\save_init_bram_addr_ld[3]_i_2_n_0 ),
        .O(RdChnl_BRAM_Addr_Ld[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \save_init_bram_addr_ld[3]_i_2 
       (.I0(\wrap_burst_total_reg_n_0_[2] ),
        .I1(\wrap_burst_total_reg_n_0_[1] ),
        .I2(\save_init_bram_addr_ld_reg_n_0_[3] ),
        .O(\save_init_bram_addr_ld[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAAAA3AAAAAAA)) 
    \save_init_bram_addr_ld[4]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(\save_init_bram_addr_ld[5]_i_2_n_0 ),
        .I2(\save_init_bram_addr_ld[11]_i_3__0_n_0 ),
        .I3(bram_addr_inc),
        .I4(curr_wrap_burst_reg),
        .I5(\save_init_bram_addr_ld[4]_i_2_n_0 ),
        .O(RdChnl_BRAM_Addr_Ld[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \save_init_bram_addr_ld[4]_i_2 
       (.I0(\wrap_burst_total_reg_n_0_[0] ),
        .I1(\wrap_burst_total_reg_n_0_[1] ),
        .I2(\wrap_burst_total_reg_n_0_[2] ),
        .I3(\save_init_bram_addr_ld_reg_n_0_[4] ),
        .O(\save_init_bram_addr_ld[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0CAAAAAAAAAAAAAA)) 
    \save_init_bram_addr_ld[5]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(\save_init_bram_addr_ld_reg_n_0_[5] ),
        .I2(\save_init_bram_addr_ld[5]_i_2_n_0 ),
        .I3(\save_init_bram_addr_ld[11]_i_3__0_n_0 ),
        .I4(bram_addr_inc),
        .I5(curr_wrap_burst_reg),
        .O(RdChnl_BRAM_Addr_Ld[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \save_init_bram_addr_ld[5]_i_2 
       (.I0(\wrap_burst_total_reg_n_0_[2] ),
        .I1(\wrap_burst_total_reg_n_0_[1] ),
        .I2(\wrap_burst_total_reg_n_0_[0] ),
        .O(\save_init_bram_addr_ld[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \save_init_bram_addr_ld[6]_i_1__0 
       (.I0(\save_init_bram_addr_ld_reg_n_0_[6] ),
        .I1(curr_wrap_burst_reg),
        .I2(bram_addr_inc),
        .I3(\save_init_bram_addr_ld[11]_i_3__0_n_0 ),
        .I4(s_axi_araddr[4]),
        .O(RdChnl_BRAM_Addr_Ld[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \save_init_bram_addr_ld[7]_i_1__0 
       (.I0(\save_init_bram_addr_ld_reg_n_0_[7] ),
        .I1(curr_wrap_burst_reg),
        .I2(bram_addr_inc),
        .I3(\save_init_bram_addr_ld[11]_i_3__0_n_0 ),
        .I4(s_axi_araddr[5]),
        .O(RdChnl_BRAM_Addr_Ld[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \save_init_bram_addr_ld[8]_i_1__0 
       (.I0(\save_init_bram_addr_ld_reg_n_0_[8] ),
        .I1(curr_wrap_burst_reg),
        .I2(bram_addr_inc),
        .I3(\save_init_bram_addr_ld[11]_i_3__0_n_0 ),
        .I4(s_axi_araddr[6]),
        .O(RdChnl_BRAM_Addr_Ld[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \save_init_bram_addr_ld[9]_i_1__0 
       (.I0(\save_init_bram_addr_ld_reg_n_0_[9] ),
        .I1(curr_wrap_burst_reg),
        .I2(bram_addr_inc),
        .I3(\save_init_bram_addr_ld[11]_i_3__0_n_0 ),
        .I4(s_axi_araddr[7]),
        .O(RdChnl_BRAM_Addr_Ld[7]));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[10] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[8]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[10] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[11] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[9]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[11] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[3] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[1]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[3] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[4] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[2]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[4] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[5] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[3]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[5] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[6] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[4]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[6] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[7] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[5]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[7] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[8] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[6]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[8] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[9] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[7]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[9] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \wrap_burst_total[0]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(s_axi_arlen[0]),
        .I2(s_axi_arlen[1]),
        .I3(s_axi_arlen[2]),
        .O(\wrap_burst_total[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \wrap_burst_total[1]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arlen[0]),
        .O(\wrap_burst_total[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wrap_burst_total[2]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(s_axi_arlen[0]),
        .I2(s_axi_arlen[3]),
        .I3(s_axi_arlen[2]),
        .O(\wrap_burst_total[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[0] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(\wrap_burst_total[0]_i_1__0_n_0 ),
        .Q(\wrap_burst_total_reg_n_0_[0] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[1] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(\wrap_burst_total[1]_i_1__0_n_0 ),
        .Q(\wrap_burst_total_reg_n_0_[1] ),
        .R(\wrap_burst_total_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[2] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(\wrap_burst_total[2]_i_1__0_n_0 ),
        .Q(\wrap_burst_total_reg_n_0_[2] ),
        .R(\wrap_burst_total_reg[0]_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_bd_auto_pc_0,axi_protocol_converter_v2_1_10_axi_protocol_converter,{}" *) (* ORIG_REF_NAME = "zynq_bd_auto_pc_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_protocol_converter_v2_1_10_axi_protocol_converter,Vivado 2016.3" *) 
module zynq_bd_zynq_bd_auto_pc_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) input [11:0]s_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [7:0]s_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [0:0]s_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREGION" *) input [3:0]s_axi_awregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [11:0]s_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [11:0]s_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [7:0]s_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [0:0]s_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREGION" *) input [3:0]s_axi_arregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [11:0]s_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_inst_m_axi_wlast_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "12" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_READ = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_SUPPORTS_WRITE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_IGNORE_ID = "0" *) 
  (* C_M_AXI_PROTOCOL = "2" *) 
  (* C_S_AXI_PROTOCOL = "0" *) 
  (* C_TRANSLATION_MODE = "2" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_CONVERSION = "2" *) 
  (* P_DECERR = "2'b11" *) 
  (* P_INCR = "2'b01" *) 
  (* P_PROTECTION = "1" *) 
  (* P_SLVERR = "2'b10" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  zynq_bd_axi_protocol_converter_v2_1_10_axi_protocol_converter inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[11:0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(NLW_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[11:0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(NLW_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b1),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[11:0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arregion(s_axi_arregion),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awregion(s_axi_awregion),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_bd_auto_pc_1,axi_protocol_converter_v2_1_10_axi_protocol_converter,{}" *) (* ORIG_REF_NAME = "zynq_bd_auto_pc_1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_protocol_converter_v2_1_10_axi_protocol_converter,Vivado 2016.3" *) 
module zynq_bd_zynq_bd_auto_pc_1
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) input [11:0]s_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [3:0]s_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [1:0]s_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WID" *) input [11:0]s_axi_wid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [11:0]s_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [11:0]s_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [3:0]s_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [1:0]s_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [11:0]s_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWID" *) output [11:0]m_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BID" *) input [11:0]m_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *) output [11:0]m_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output [0:0]m_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREGION" *) output [3:0]m_axi_arregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RID" *) input [11:0]m_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [11:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [11:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire [11:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [1:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [11:0]s_axi_wid;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [0:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "12" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_READ = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_SUPPORTS_WRITE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_IGNORE_ID = "0" *) 
  (* C_M_AXI_PROTOCOL = "0" *) 
  (* C_S_AXI_PROTOCOL = "1" *) 
  (* C_TRANSLATION_MODE = "2" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_CONVERSION = "2" *) 
  (* P_DECERR = "2'b11" *) 
  (* P_INCR = "2'b01" *) 
  (* P_PROTECTION = "1" *) 
  (* P_SLVERR = "2'b10" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  zynq_bd_axi_protocol_converter_v2_1_10_axi_protocol_converter__parameterized0 inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[11:0]),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid(s_axi_wid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_bd_axi_bram_ctrl_0_0,axi_bram_ctrl,{}" *) (* ORIG_REF_NAME = "zynq_bd_axi_bram_ctrl_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_bram_ctrl,Vivado 2016.3" *) 
module zynq_bd_zynq_bd_axi_bram_ctrl_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    bram_rst_a,
    bram_clk_a,
    bram_en_a,
    bram_we_a,
    bram_addr_a,
    bram_wrdata_a,
    bram_rddata_a);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RSTIF RST" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) input [11:0]s_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [11:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [7:0]s_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input s_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [11:0]s_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [11:0]s_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [11:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [7:0]s_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input s_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [11:0]s_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA RST" *) output bram_rst_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) output bram_clk_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) output bram_en_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) output [3:0]bram_we_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) output [11:0]bram_addr_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) output [31:0]bram_wrdata_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) input [31:0]bram_rddata_a;

  wire [11:0]bram_addr_a;
  wire bram_clk_a;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire bram_rst_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_bram_clk_b_UNCONNECTED;
  wire NLW_U0_bram_en_b_UNCONNECTED;
  wire NLW_U0_bram_rst_b_UNCONNECTED;
  wire NLW_U0_ecc_interrupt_UNCONNECTED;
  wire NLW_U0_ecc_ue_UNCONNECTED;
  wire NLW_U0_s_axi_ctrl_arready_UNCONNECTED;
  wire NLW_U0_s_axi_ctrl_awready_UNCONNECTED;
  wire NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_ctrl_wready_UNCONNECTED;
  wire [11:0]NLW_U0_bram_addr_b_UNCONNECTED;
  wire [3:0]NLW_U0_bram_we_b_UNCONNECTED;
  wire [31:0]NLW_U0_bram_wrdata_b_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_ctrl_bresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_ctrl_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_ctrl_rresp_UNCONNECTED;

  (* C_BRAM_ADDR_WIDTH = "10" *) 
  (* C_BRAM_INST_MODE = "EXTERNAL" *) 
  (* C_ECC = "0" *) 
  (* C_ECC_ONOFF_RESET_VALUE = "0" *) 
  (* C_ECC_TYPE = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FAULT_INJECT = "0" *) 
  (* C_MEMORY_DEPTH = "1024" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SINGLE_PORT_BRAM = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "12" *) 
  (* C_S_AXI_CTRL_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_ID_WIDTH = "12" *) 
  (* C_S_AXI_PROTOCOL = "AXI4" *) 
  (* C_S_AXI_SUPPORTS_NARROW_BURST = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  zynq_bd_axi_bram_ctrl U0
       (.bram_addr_a(bram_addr_a),
        .bram_addr_b(NLW_U0_bram_addr_b_UNCONNECTED[11:0]),
        .bram_clk_a(bram_clk_a),
        .bram_clk_b(NLW_U0_bram_clk_b_UNCONNECTED),
        .bram_en_a(bram_en_a),
        .bram_en_b(NLW_U0_bram_en_b_UNCONNECTED),
        .bram_rddata_a(bram_rddata_a),
        .bram_rddata_b({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bram_rst_a(bram_rst_a),
        .bram_rst_b(NLW_U0_bram_rst_b_UNCONNECTED),
        .bram_we_a(bram_we_a),
        .bram_we_b(NLW_U0_bram_we_b_UNCONNECTED[3:0]),
        .bram_wrdata_a(bram_wrdata_a),
        .bram_wrdata_b(NLW_U0_bram_wrdata_b_UNCONNECTED[31:0]),
        .ecc_interrupt(NLW_U0_ecc_interrupt_UNCONNECTED),
        .ecc_ue(NLW_U0_ecc_ue_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_ctrl_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_ctrl_arready(NLW_U0_s_axi_ctrl_arready_UNCONNECTED),
        .s_axi_ctrl_arvalid(1'b0),
        .s_axi_ctrl_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_ctrl_awready(NLW_U0_s_axi_ctrl_awready_UNCONNECTED),
        .s_axi_ctrl_awvalid(1'b0),
        .s_axi_ctrl_bready(1'b0),
        .s_axi_ctrl_bresp(NLW_U0_s_axi_ctrl_bresp_UNCONNECTED[1:0]),
        .s_axi_ctrl_bvalid(NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED),
        .s_axi_ctrl_rdata(NLW_U0_s_axi_ctrl_rdata_UNCONNECTED[31:0]),
        .s_axi_ctrl_rready(1'b0),
        .s_axi_ctrl_rresp(NLW_U0_s_axi_ctrl_rresp_UNCONNECTED[1:0]),
        .s_axi_ctrl_rvalid(NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED),
        .s_axi_ctrl_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_ctrl_wready(NLW_U0_s_axi_ctrl_wready_UNCONNECTED),
        .s_axi_ctrl_wvalid(1'b0),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_bd_axi_gpio_0_0,axi_gpio,{}" *) (* ORIG_REF_NAME = "zynq_bd_axi_gpio_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_gpio,Vivado 2016.3" *) 
module zynq_bd_zynq_bd_axi_gpio_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_o);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [8:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 GPIO TRI_O" *) output [3:0]gpio_io_o;

  wire [3:0]gpio_io_o;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_o_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [3:0]NLW_U0_gpio_io_t_UNCONNECTED;

  (* C_ALL_INPUTS = "0" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "1" *) 
  (* C_ALL_OUTPUTS_2 = "0" *) 
  (* C_DOUT_DEFAULT = "0" *) 
  (* C_DOUT_DEFAULT_2 = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GPIO2_WIDTH = "32" *) 
  (* C_GPIO_WIDTH = "4" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "-1" *) 
  (* C_TRI_DEFAULT_2 = "-1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  zynq_bd_axi_gpio U0
       (.gpio2_io_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gpio2_io_o(NLW_U0_gpio2_io_o_UNCONNECTED[31:0]),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[31:0]),
        .gpio_io_i({1'b0,1'b0,1'b0,1'b0}),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[3:0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "zynq_bd_axi_mem_intercon_0" *) 
module zynq_bd_zynq_bd_axi_mem_intercon_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arburst,
    M01_AXI_arcache,
    M01_AXI_arid,
    M01_AXI_arlen,
    M01_AXI_arlock,
    M01_AXI_arprot,
    M01_AXI_arready,
    M01_AXI_arsize,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awburst,
    M01_AXI_awcache,
    M01_AXI_awid,
    M01_AXI_awlen,
    M01_AXI_awlock,
    M01_AXI_awprot,
    M01_AXI_awready,
    M01_AXI_awsize,
    M01_AXI_awvalid,
    M01_AXI_bid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rid,
    M01_AXI_rlast,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wlast,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [31:0]M01_AXI_araddr;
  output [1:0]M01_AXI_arburst;
  output [3:0]M01_AXI_arcache;
  output [11:0]M01_AXI_arid;
  output [7:0]M01_AXI_arlen;
  output [0:0]M01_AXI_arlock;
  output [2:0]M01_AXI_arprot;
  input [0:0]M01_AXI_arready;
  output [2:0]M01_AXI_arsize;
  output [0:0]M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  output [1:0]M01_AXI_awburst;
  output [3:0]M01_AXI_awcache;
  output [11:0]M01_AXI_awid;
  output [7:0]M01_AXI_awlen;
  output [0:0]M01_AXI_awlock;
  output [2:0]M01_AXI_awprot;
  input [0:0]M01_AXI_awready;
  output [2:0]M01_AXI_awsize;
  output [0:0]M01_AXI_awvalid;
  input [11:0]M01_AXI_bid;
  output [0:0]M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input [0:0]M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  input [11:0]M01_AXI_rid;
  input [0:0]M01_AXI_rlast;
  output [0:0]M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input [0:0]M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  output [0:0]M01_AXI_wlast;
  input [0:0]M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output [0:0]M01_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire ACLK;
  wire ARESETN;
  wire [31:0]M00_AXI_araddr;
  wire M00_AXI_arready;
  wire M00_AXI_arvalid;
  wire [31:0]M00_AXI_awaddr;
  wire M00_AXI_awready;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire [31:0]M01_AXI_araddr;
  wire [1:0]M01_AXI_arburst;
  wire [3:0]M01_AXI_arcache;
  wire [11:0]M01_AXI_arid;
  wire [7:0]M01_AXI_arlen;
  wire [0:0]M01_AXI_arlock;
  wire [2:0]M01_AXI_arprot;
  wire [0:0]M01_AXI_arready;
  wire [2:0]M01_AXI_arsize;
  wire [0:0]M01_AXI_arvalid;
  wire [31:0]M01_AXI_awaddr;
  wire [1:0]M01_AXI_awburst;
  wire [3:0]M01_AXI_awcache;
  wire [11:0]M01_AXI_awid;
  wire [7:0]M01_AXI_awlen;
  wire [0:0]M01_AXI_awlock;
  wire [2:0]M01_AXI_awprot;
  wire [0:0]M01_AXI_awready;
  wire [2:0]M01_AXI_awsize;
  wire [0:0]M01_AXI_awvalid;
  wire [11:0]M01_AXI_bid;
  wire [0:0]M01_AXI_bready;
  wire [1:0]M01_AXI_bresp;
  wire [0:0]M01_AXI_bvalid;
  wire [31:0]M01_AXI_rdata;
  wire [11:0]M01_AXI_rid;
  wire [0:0]M01_AXI_rlast;
  wire [0:0]M01_AXI_rready;
  wire [1:0]M01_AXI_rresp;
  wire [0:0]M01_AXI_rvalid;
  wire [31:0]M01_AXI_wdata;
  wire [0:0]M01_AXI_wlast;
  wire [0:0]M01_AXI_wready;
  wire [3:0]M01_AXI_wstrb;
  wire [0:0]M01_AXI_wvalid;
  wire S00_ACLK;
  wire S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire [1:0]s00_couplers_to_xbar_ARBURST;
  wire [3:0]s00_couplers_to_xbar_ARCACHE;
  wire [11:0]s00_couplers_to_xbar_ARID;
  wire [7:0]s00_couplers_to_xbar_ARLEN;
  wire s00_couplers_to_xbar_ARLOCK;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [3:0]s00_couplers_to_xbar_ARQOS;
  wire s00_couplers_to_xbar_ARREADY;
  wire [2:0]s00_couplers_to_xbar_ARSIZE;
  wire s00_couplers_to_xbar_ARVALID;
  wire [31:0]s00_couplers_to_xbar_AWADDR;
  wire [1:0]s00_couplers_to_xbar_AWBURST;
  wire [3:0]s00_couplers_to_xbar_AWCACHE;
  wire [11:0]s00_couplers_to_xbar_AWID;
  wire [7:0]s00_couplers_to_xbar_AWLEN;
  wire s00_couplers_to_xbar_AWLOCK;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [3:0]s00_couplers_to_xbar_AWQOS;
  wire s00_couplers_to_xbar_AWREADY;
  wire [2:0]s00_couplers_to_xbar_AWSIZE;
  wire s00_couplers_to_xbar_AWVALID;
  wire [11:0]s00_couplers_to_xbar_BID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire [11:0]s00_couplers_to_xbar_RID;
  wire s00_couplers_to_xbar_RLAST;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire s00_couplers_to_xbar_WLAST;
  wire s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire xbar_n_122;
  wire xbar_n_123;
  wire xbar_n_124;
  wire xbar_n_125;
  wire xbar_n_126;
  wire xbar_n_127;
  wire xbar_n_128;
  wire xbar_n_129;
  wire xbar_n_130;
  wire xbar_n_131;
  wire xbar_n_132;
  wire xbar_n_133;
  wire xbar_n_134;
  wire xbar_n_135;
  wire xbar_n_136;
  wire xbar_n_137;
  wire xbar_n_138;
  wire xbar_n_139;
  wire xbar_n_140;
  wire xbar_n_141;
  wire xbar_n_142;
  wire xbar_n_143;
  wire xbar_n_144;
  wire xbar_n_145;
  wire xbar_n_146;
  wire xbar_n_147;
  wire xbar_n_148;
  wire xbar_n_149;
  wire xbar_n_150;
  wire xbar_n_151;
  wire xbar_n_152;
  wire xbar_n_153;
  wire xbar_n_162;
  wire xbar_n_163;
  wire xbar_n_164;
  wire xbar_n_165;
  wire xbar_n_166;
  wire xbar_n_167;
  wire xbar_n_168;
  wire xbar_n_169;
  wire xbar_n_173;
  wire xbar_n_174;
  wire xbar_n_175;
  wire xbar_n_178;
  wire xbar_n_179;
  wire xbar_n_181;
  wire xbar_n_186;
  wire xbar_n_187;
  wire xbar_n_188;
  wire xbar_n_189;
  wire xbar_n_193;
  wire xbar_n_194;
  wire xbar_n_195;
  wire xbar_n_213;
  wire xbar_n_246;
  wire xbar_n_247;
  wire xbar_n_248;
  wire xbar_n_249;
  wire xbar_n_250;
  wire xbar_n_251;
  wire xbar_n_252;
  wire xbar_n_253;
  wire xbar_n_254;
  wire xbar_n_255;
  wire xbar_n_256;
  wire xbar_n_257;
  wire xbar_n_258;
  wire xbar_n_259;
  wire xbar_n_260;
  wire xbar_n_261;
  wire xbar_n_262;
  wire xbar_n_263;
  wire xbar_n_264;
  wire xbar_n_265;
  wire xbar_n_266;
  wire xbar_n_267;
  wire xbar_n_268;
  wire xbar_n_269;
  wire xbar_n_270;
  wire xbar_n_271;
  wire xbar_n_272;
  wire xbar_n_273;
  wire xbar_n_274;
  wire xbar_n_275;
  wire xbar_n_276;
  wire xbar_n_277;
  wire xbar_n_282;
  wire xbar_n_283;
  wire xbar_n_284;
  wire xbar_n_285;
  wire xbar_n_287;
  wire xbar_n_289;
  wire xbar_n_291;
  wire xbar_n_304;
  wire xbar_n_305;
  wire xbar_n_306;
  wire xbar_n_307;
  wire xbar_n_308;
  wire xbar_n_309;
  wire xbar_n_310;
  wire xbar_n_311;
  wire xbar_n_312;
  wire xbar_n_313;
  wire xbar_n_314;
  wire xbar_n_315;
  wire xbar_n_348;
  wire xbar_n_349;
  wire xbar_n_350;
  wire xbar_n_351;
  wire xbar_n_352;
  wire xbar_n_353;
  wire xbar_n_354;
  wire xbar_n_355;
  wire xbar_n_356;
  wire xbar_n_357;
  wire xbar_n_358;
  wire xbar_n_359;
  wire xbar_n_360;
  wire xbar_n_361;
  wire xbar_n_362;
  wire xbar_n_363;
  wire xbar_n_364;
  wire xbar_n_365;
  wire xbar_n_366;
  wire xbar_n_367;
  wire xbar_n_368;
  wire xbar_n_369;
  wire xbar_n_370;
  wire xbar_n_371;
  wire xbar_n_372;
  wire xbar_n_373;
  wire xbar_n_374;
  wire xbar_n_375;
  wire xbar_n_376;
  wire xbar_n_377;
  wire xbar_n_378;
  wire xbar_n_379;
  wire xbar_n_388;
  wire xbar_n_389;
  wire xbar_n_390;
  wire xbar_n_391;
  wire xbar_n_392;
  wire xbar_n_393;
  wire xbar_n_394;
  wire xbar_n_395;
  wire xbar_n_399;
  wire xbar_n_400;
  wire xbar_n_401;
  wire xbar_n_404;
  wire xbar_n_405;
  wire xbar_n_407;
  wire xbar_n_412;
  wire xbar_n_413;
  wire xbar_n_414;
  wire xbar_n_415;
  wire xbar_n_419;
  wire xbar_n_420;
  wire xbar_n_421;
  wire xbar_n_439;
  wire xbar_n_441;
  wire xbar_n_78;
  wire xbar_n_79;
  wire xbar_n_80;
  wire xbar_n_81;
  wire xbar_n_82;
  wire xbar_n_83;
  wire xbar_n_84;
  wire xbar_n_85;
  wire xbar_n_86;
  wire xbar_n_87;
  wire xbar_n_88;
  wire xbar_n_89;
  wire [3:0]xbar_to_m00_couplers_ARQOS;
  wire xbar_to_m00_couplers_ARREADY;
  wire [3:0]xbar_to_m00_couplers_ARREGION;
  wire [3:0]xbar_to_m00_couplers_AWQOS;
  wire xbar_to_m00_couplers_AWREADY;
  wire [3:0]xbar_to_m00_couplers_AWREGION;
  wire [11:0]xbar_to_m00_couplers_BID;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [11:0]xbar_to_m00_couplers_RID;
  wire xbar_to_m00_couplers_RLAST;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire xbar_to_m00_couplers_RVALID;
  wire xbar_to_m00_couplers_WREADY;
  wire [7:4]NLW_xbar_m_axi_arqos_UNCONNECTED;
  wire [7:4]NLW_xbar_m_axi_arregion_UNCONNECTED;
  wire [7:4]NLW_xbar_m_axi_awqos_UNCONNECTED;
  wire [7:4]NLW_xbar_m_axi_awregion_UNCONNECTED;

  zynq_bd_m00_couplers_imp_1MXPTIN m00_couplers
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXI_araddr(M00_AXI_araddr),
        .M00_AXI_arready(M00_AXI_arready),
        .M00_AXI_arvalid(M00_AXI_arvalid),
        .M00_AXI_awaddr(M00_AXI_awaddr),
        .M00_AXI_awready(M00_AXI_awready),
        .M00_AXI_awvalid(M00_AXI_awvalid),
        .M00_AXI_bready(M00_AXI_bready),
        .M00_AXI_bresp(M00_AXI_bresp),
        .M00_AXI_bvalid(M00_AXI_bvalid),
        .M00_AXI_rdata(M00_AXI_rdata),
        .M00_AXI_rready(M00_AXI_rready),
        .M00_AXI_rresp(M00_AXI_rresp),
        .M00_AXI_rvalid(M00_AXI_rvalid),
        .M00_AXI_wdata(M00_AXI_wdata),
        .M00_AXI_wready(M00_AXI_wready),
        .M00_AXI_wstrb(M00_AXI_wstrb),
        .M00_AXI_wvalid(M00_AXI_wvalid),
        .m_axi_araddr({xbar_n_348,xbar_n_349,xbar_n_350,xbar_n_351,xbar_n_352,xbar_n_353,xbar_n_354,xbar_n_355,xbar_n_356,xbar_n_357,xbar_n_358,xbar_n_359,xbar_n_360,xbar_n_361,xbar_n_362,xbar_n_363,xbar_n_364,xbar_n_365,xbar_n_366,xbar_n_367,xbar_n_368,xbar_n_369,xbar_n_370,xbar_n_371,xbar_n_372,xbar_n_373,xbar_n_374,xbar_n_375,xbar_n_376,xbar_n_377,xbar_n_378,xbar_n_379}),
        .m_axi_arburst({xbar_n_404,xbar_n_405}),
        .m_axi_arcache({xbar_n_412,xbar_n_413,xbar_n_414,xbar_n_415}),
        .m_axi_arid({xbar_n_304,xbar_n_305,xbar_n_306,xbar_n_307,xbar_n_308,xbar_n_309,xbar_n_310,xbar_n_311,xbar_n_312,xbar_n_313,xbar_n_314,xbar_n_315}),
        .m_axi_arlen({xbar_n_388,xbar_n_389,xbar_n_390,xbar_n_391,xbar_n_392,xbar_n_393,xbar_n_394,xbar_n_395}),
        .m_axi_arlock(xbar_n_407),
        .m_axi_arprot({xbar_n_419,xbar_n_420,xbar_n_421}),
        .m_axi_arqos(xbar_to_m00_couplers_ARQOS),
        .m_axi_arregion(xbar_to_m00_couplers_ARREGION),
        .m_axi_arsize({xbar_n_399,xbar_n_400,xbar_n_401}),
        .m_axi_arvalid(xbar_n_439),
        .m_axi_awaddr({xbar_n_122,xbar_n_123,xbar_n_124,xbar_n_125,xbar_n_126,xbar_n_127,xbar_n_128,xbar_n_129,xbar_n_130,xbar_n_131,xbar_n_132,xbar_n_133,xbar_n_134,xbar_n_135,xbar_n_136,xbar_n_137,xbar_n_138,xbar_n_139,xbar_n_140,xbar_n_141,xbar_n_142,xbar_n_143,xbar_n_144,xbar_n_145,xbar_n_146,xbar_n_147,xbar_n_148,xbar_n_149,xbar_n_150,xbar_n_151,xbar_n_152,xbar_n_153}),
        .m_axi_awburst({xbar_n_178,xbar_n_179}),
        .m_axi_awcache({xbar_n_186,xbar_n_187,xbar_n_188,xbar_n_189}),
        .m_axi_awid({xbar_n_78,xbar_n_79,xbar_n_80,xbar_n_81,xbar_n_82,xbar_n_83,xbar_n_84,xbar_n_85,xbar_n_86,xbar_n_87,xbar_n_88,xbar_n_89}),
        .m_axi_awlen({xbar_n_162,xbar_n_163,xbar_n_164,xbar_n_165,xbar_n_166,xbar_n_167,xbar_n_168,xbar_n_169}),
        .m_axi_awlock(xbar_n_181),
        .m_axi_awprot({xbar_n_193,xbar_n_194,xbar_n_195}),
        .m_axi_awqos(xbar_to_m00_couplers_AWQOS),
        .m_axi_awregion(xbar_to_m00_couplers_AWREGION),
        .m_axi_awsize({xbar_n_173,xbar_n_174,xbar_n_175}),
        .m_axi_awvalid(xbar_n_213),
        .m_axi_bready(xbar_n_291),
        .m_axi_rready(xbar_n_441),
        .m_axi_wdata({xbar_n_246,xbar_n_247,xbar_n_248,xbar_n_249,xbar_n_250,xbar_n_251,xbar_n_252,xbar_n_253,xbar_n_254,xbar_n_255,xbar_n_256,xbar_n_257,xbar_n_258,xbar_n_259,xbar_n_260,xbar_n_261,xbar_n_262,xbar_n_263,xbar_n_264,xbar_n_265,xbar_n_266,xbar_n_267,xbar_n_268,xbar_n_269,xbar_n_270,xbar_n_271,xbar_n_272,xbar_n_273,xbar_n_274,xbar_n_275,xbar_n_276,xbar_n_277}),
        .m_axi_wlast(xbar_n_287),
        .m_axi_wstrb({xbar_n_282,xbar_n_283,xbar_n_284,xbar_n_285}),
        .m_axi_wvalid(xbar_n_289),
        .s_axi_arready(xbar_to_m00_couplers_ARREADY),
        .s_axi_awready(xbar_to_m00_couplers_AWREADY),
        .s_axi_bid(xbar_to_m00_couplers_BID),
        .s_axi_bresp(xbar_to_m00_couplers_BRESP),
        .s_axi_bvalid(xbar_to_m00_couplers_BVALID),
        .s_axi_rdata(xbar_to_m00_couplers_RDATA),
        .s_axi_rid(xbar_to_m00_couplers_RID),
        .s_axi_rlast(xbar_to_m00_couplers_RLAST),
        .s_axi_rresp(xbar_to_m00_couplers_RRESP),
        .s_axi_rvalid(xbar_to_m00_couplers_RVALID),
        .s_axi_wready(xbar_to_m00_couplers_WREADY));
  zynq_bd_s00_couplers_imp_N4FNZN s00_couplers
       (.S00_ACLK(S00_ACLK),
        .S00_ARESETN(S00_ARESETN),
        .S00_AXI_araddr(S00_AXI_araddr),
        .S00_AXI_arburst(S00_AXI_arburst),
        .S00_AXI_arcache(S00_AXI_arcache),
        .S00_AXI_arid(S00_AXI_arid),
        .S00_AXI_arlen(S00_AXI_arlen),
        .S00_AXI_arlock(S00_AXI_arlock),
        .S00_AXI_arprot(S00_AXI_arprot),
        .S00_AXI_arqos(S00_AXI_arqos),
        .S00_AXI_arready(S00_AXI_arready),
        .S00_AXI_arsize(S00_AXI_arsize),
        .S00_AXI_arvalid(S00_AXI_arvalid),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst(S00_AXI_awburst),
        .S00_AXI_awcache(S00_AXI_awcache),
        .S00_AXI_awid(S00_AXI_awid),
        .S00_AXI_awlen(S00_AXI_awlen),
        .S00_AXI_awlock(S00_AXI_awlock),
        .S00_AXI_awprot(S00_AXI_awprot),
        .S00_AXI_awqos(S00_AXI_awqos),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize(S00_AXI_awsize),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bid(S00_AXI_bid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_rdata(S00_AXI_rdata),
        .S00_AXI_rid(S00_AXI_rid),
        .S00_AXI_rlast(S00_AXI_rlast),
        .S00_AXI_rready(S00_AXI_rready),
        .S00_AXI_rresp(S00_AXI_rresp),
        .S00_AXI_rvalid(S00_AXI_rvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wid(S00_AXI_wid),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid),
        .m_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .m_axi_arburst(s00_couplers_to_xbar_ARBURST),
        .m_axi_arcache(s00_couplers_to_xbar_ARCACHE),
        .m_axi_arid(s00_couplers_to_xbar_ARID),
        .m_axi_arlen(s00_couplers_to_xbar_ARLEN),
        .m_axi_arlock(s00_couplers_to_xbar_ARLOCK),
        .m_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .m_axi_arqos(s00_couplers_to_xbar_ARQOS),
        .m_axi_arsize(s00_couplers_to_xbar_ARSIZE),
        .m_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .m_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .m_axi_awburst(s00_couplers_to_xbar_AWBURST),
        .m_axi_awcache(s00_couplers_to_xbar_AWCACHE),
        .m_axi_awid(s00_couplers_to_xbar_AWID),
        .m_axi_awlen(s00_couplers_to_xbar_AWLEN),
        .m_axi_awlock(s00_couplers_to_xbar_AWLOCK),
        .m_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .m_axi_awqos(s00_couplers_to_xbar_AWQOS),
        .m_axi_awsize(s00_couplers_to_xbar_AWSIZE),
        .m_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .m_axi_bready(s00_couplers_to_xbar_BREADY),
        .m_axi_rready(s00_couplers_to_xbar_RREADY),
        .m_axi_wdata(s00_couplers_to_xbar_WDATA),
        .m_axi_wlast(s00_couplers_to_xbar_WLAST),
        .m_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .m_axi_wvalid(s00_couplers_to_xbar_WVALID),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_bid(s00_couplers_to_xbar_BID),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rid(s00_couplers_to_xbar_RID),
        .s_axi_rlast(s00_couplers_to_xbar_RLAST),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wready(s00_couplers_to_xbar_WREADY));
  (* CHECK_LICENSE_TYPE = "zynq_bd_xbar_0,axi_crossbar_v2_1_11_axi_crossbar,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "axi_crossbar_v2_1_11_axi_crossbar,Vivado 2016.3" *) 
  zynq_bd_zynq_bd_xbar_0 xbar
       (.aclk(ACLK),
        .aresetn(ARESETN),
        .m_axi_araddr({M01_AXI_araddr,xbar_n_348,xbar_n_349,xbar_n_350,xbar_n_351,xbar_n_352,xbar_n_353,xbar_n_354,xbar_n_355,xbar_n_356,xbar_n_357,xbar_n_358,xbar_n_359,xbar_n_360,xbar_n_361,xbar_n_362,xbar_n_363,xbar_n_364,xbar_n_365,xbar_n_366,xbar_n_367,xbar_n_368,xbar_n_369,xbar_n_370,xbar_n_371,xbar_n_372,xbar_n_373,xbar_n_374,xbar_n_375,xbar_n_376,xbar_n_377,xbar_n_378,xbar_n_379}),
        .m_axi_arburst({M01_AXI_arburst,xbar_n_404,xbar_n_405}),
        .m_axi_arcache({M01_AXI_arcache,xbar_n_412,xbar_n_413,xbar_n_414,xbar_n_415}),
        .m_axi_arid({M01_AXI_arid,xbar_n_304,xbar_n_305,xbar_n_306,xbar_n_307,xbar_n_308,xbar_n_309,xbar_n_310,xbar_n_311,xbar_n_312,xbar_n_313,xbar_n_314,xbar_n_315}),
        .m_axi_arlen({M01_AXI_arlen,xbar_n_388,xbar_n_389,xbar_n_390,xbar_n_391,xbar_n_392,xbar_n_393,xbar_n_394,xbar_n_395}),
        .m_axi_arlock({M01_AXI_arlock,xbar_n_407}),
        .m_axi_arprot({M01_AXI_arprot,xbar_n_419,xbar_n_420,xbar_n_421}),
        .m_axi_arqos({NLW_xbar_m_axi_arqos_UNCONNECTED[7:4],xbar_to_m00_couplers_ARQOS}),
        .m_axi_arready({M01_AXI_arready,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arregion({NLW_xbar_m_axi_arregion_UNCONNECTED[7:4],xbar_to_m00_couplers_ARREGION}),
        .m_axi_arsize({M01_AXI_arsize,xbar_n_399,xbar_n_400,xbar_n_401}),
        .m_axi_arvalid({M01_AXI_arvalid,xbar_n_439}),
        .m_axi_awaddr({M01_AXI_awaddr,xbar_n_122,xbar_n_123,xbar_n_124,xbar_n_125,xbar_n_126,xbar_n_127,xbar_n_128,xbar_n_129,xbar_n_130,xbar_n_131,xbar_n_132,xbar_n_133,xbar_n_134,xbar_n_135,xbar_n_136,xbar_n_137,xbar_n_138,xbar_n_139,xbar_n_140,xbar_n_141,xbar_n_142,xbar_n_143,xbar_n_144,xbar_n_145,xbar_n_146,xbar_n_147,xbar_n_148,xbar_n_149,xbar_n_150,xbar_n_151,xbar_n_152,xbar_n_153}),
        .m_axi_awburst({M01_AXI_awburst,xbar_n_178,xbar_n_179}),
        .m_axi_awcache({M01_AXI_awcache,xbar_n_186,xbar_n_187,xbar_n_188,xbar_n_189}),
        .m_axi_awid({M01_AXI_awid,xbar_n_78,xbar_n_79,xbar_n_80,xbar_n_81,xbar_n_82,xbar_n_83,xbar_n_84,xbar_n_85,xbar_n_86,xbar_n_87,xbar_n_88,xbar_n_89}),
        .m_axi_awlen({M01_AXI_awlen,xbar_n_162,xbar_n_163,xbar_n_164,xbar_n_165,xbar_n_166,xbar_n_167,xbar_n_168,xbar_n_169}),
        .m_axi_awlock({M01_AXI_awlock,xbar_n_181}),
        .m_axi_awprot({M01_AXI_awprot,xbar_n_193,xbar_n_194,xbar_n_195}),
        .m_axi_awqos({NLW_xbar_m_axi_awqos_UNCONNECTED[7:4],xbar_to_m00_couplers_AWQOS}),
        .m_axi_awready({M01_AXI_awready,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awregion({NLW_xbar_m_axi_awregion_UNCONNECTED[7:4],xbar_to_m00_couplers_AWREGION}),
        .m_axi_awsize({M01_AXI_awsize,xbar_n_173,xbar_n_174,xbar_n_175}),
        .m_axi_awvalid({M01_AXI_awvalid,xbar_n_213}),
        .m_axi_bid({M01_AXI_bid,xbar_to_m00_couplers_BID}),
        .m_axi_bready({M01_AXI_bready,xbar_n_291}),
        .m_axi_bresp({M01_AXI_bresp,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({M01_AXI_bvalid,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({M01_AXI_rdata,xbar_to_m00_couplers_RDATA}),
        .m_axi_rid({M01_AXI_rid,xbar_to_m00_couplers_RID}),
        .m_axi_rlast({M01_AXI_rlast,xbar_to_m00_couplers_RLAST}),
        .m_axi_rready({M01_AXI_rready,xbar_n_441}),
        .m_axi_rresp({M01_AXI_rresp,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({M01_AXI_rvalid,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({M01_AXI_wdata,xbar_n_246,xbar_n_247,xbar_n_248,xbar_n_249,xbar_n_250,xbar_n_251,xbar_n_252,xbar_n_253,xbar_n_254,xbar_n_255,xbar_n_256,xbar_n_257,xbar_n_258,xbar_n_259,xbar_n_260,xbar_n_261,xbar_n_262,xbar_n_263,xbar_n_264,xbar_n_265,xbar_n_266,xbar_n_267,xbar_n_268,xbar_n_269,xbar_n_270,xbar_n_271,xbar_n_272,xbar_n_273,xbar_n_274,xbar_n_275,xbar_n_276,xbar_n_277}),
        .m_axi_wlast({M01_AXI_wlast,xbar_n_287}),
        .m_axi_wready({M01_AXI_wready,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({M01_AXI_wstrb,xbar_n_282,xbar_n_283,xbar_n_284,xbar_n_285}),
        .m_axi_wvalid({M01_AXI_wvalid,xbar_n_289}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arburst(s00_couplers_to_xbar_ARBURST),
        .s_axi_arcache(s00_couplers_to_xbar_ARCACHE),
        .s_axi_arid(s00_couplers_to_xbar_ARID),
        .s_axi_arlen(s00_couplers_to_xbar_ARLEN),
        .s_axi_arlock(s00_couplers_to_xbar_ARLOCK),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arqos(s00_couplers_to_xbar_ARQOS),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arsize(s00_couplers_to_xbar_ARSIZE),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awburst(s00_couplers_to_xbar_AWBURST),
        .s_axi_awcache(s00_couplers_to_xbar_AWCACHE),
        .s_axi_awid(s00_couplers_to_xbar_AWID),
        .s_axi_awlen(s00_couplers_to_xbar_AWLEN),
        .s_axi_awlock(s00_couplers_to_xbar_AWLOCK),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awqos(s00_couplers_to_xbar_AWQOS),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awsize(s00_couplers_to_xbar_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bid(s00_couplers_to_xbar_BID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rid(s00_couplers_to_xbar_RID),
        .s_axi_rlast(s00_couplers_to_xbar_RLAST),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wlast(s00_couplers_to_xbar_WLAST),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_bd_bft_0_0,bft,{}" *) (* ORIG_REF_NAME = "zynq_bd_bft_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "bft,Vivado 2016.3" *) 
module zynq_bd_zynq_bd_bft_0_0
   (wbClk,
    bftClk,
    reset,
    wbDataForInput,
    wbWriteOut,
    wbDataForOutput,
    wbInputData,
    wbOutputData,
    error);
  input wbClk;
  input bftClk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) input reset;
  input wbDataForInput;
  input wbWriteOut;
  output wbDataForOutput;
  input [31:0]wbInputData;
  output [31:0]wbOutputData;
  output error;

  wire bftClk;
  wire error;
  wire reset;
  wire wbClk;
  wire wbDataForInput;
  wire wbDataForOutput;
  wire [31:0]wbInputData;
  wire [31:0]wbOutputData;
  wire wbWriteOut;

  zynq_bd_bft U0
       (.bftClk(bftClk),
        .error(error),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInput(wbDataForInput),
        .wbDataForOutput(wbDataForOutput),
        .wbInputData(wbInputData),
        .wbOutputData(wbOutputData),
        .wbWriteOut(wbWriteOut));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_bd_blk_mem_gen_0_0,blk_mem_gen_v8_3_4,{}" *) (* ORIG_REF_NAME = "zynq_bd_blk_mem_gen_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_3_4,Vivado 2016.3" *) 
module zynq_bd_zynq_bd_blk_mem_gen_0_0
   (clka,
    rsta,
    ena,
    wea,
    addra,
    dina,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA RST" *) input rsta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [3:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [31:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;

  wire [31:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [31:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "32" *) 
  (* C_ADDRB_WIDTH = "32" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "8" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "1" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.96495 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "1" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "NONE" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "1024" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "1" *) 
  (* C_USE_BYTE_WEA = "1" *) 
  (* C_USE_BYTE_WEB = "1" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "4" *) 
  (* C_WEB_WIDTH = "4" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "1024" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  zynq_bd_blk_mem_gen_v8_3_4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[31:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[31:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_bd_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) (* ORIG_REF_NAME = "zynq_bd_processing_system7_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "processing_system7_v5_5_processing_system7,Vivado 2016.3" *) 
module zynq_bd_zynq_bd_processing_system7_0_0
   (TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    FCLK_CLK0,
    FCLK_RESET0_N,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  (* x_interface_info = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 PORT_INDCTL" *) output [1:0]USB0_PORT_INDCTL;
  (* x_interface_info = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRSELECT" *) output USB0_VBUS_PWRSELECT;
  (* x_interface_info = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRFAULT" *) input USB0_VBUS_PWRFAULT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARVALID" *) output M_AXI_GP0_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWVALID" *) output M_AXI_GP0_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BREADY" *) output M_AXI_GP0_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RREADY" *) output M_AXI_GP0_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WLAST" *) output M_AXI_GP0_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WVALID" *) output M_AXI_GP0_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARID" *) output [11:0]M_AXI_GP0_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWID" *) output [11:0]M_AXI_GP0_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WID" *) output [11:0]M_AXI_GP0_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARBURST" *) output [1:0]M_AXI_GP0_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLOCK" *) output [1:0]M_AXI_GP0_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARSIZE" *) output [2:0]M_AXI_GP0_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWBURST" *) output [1:0]M_AXI_GP0_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLOCK" *) output [1:0]M_AXI_GP0_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWSIZE" *) output [2:0]M_AXI_GP0_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARPROT" *) output [2:0]M_AXI_GP0_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWPROT" *) output [2:0]M_AXI_GP0_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARADDR" *) output [31:0]M_AXI_GP0_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWADDR" *) output [31:0]M_AXI_GP0_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WDATA" *) output [31:0]M_AXI_GP0_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARCACHE" *) output [3:0]M_AXI_GP0_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARLEN" *) output [3:0]M_AXI_GP0_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARQOS" *) output [3:0]M_AXI_GP0_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWCACHE" *) output [3:0]M_AXI_GP0_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWLEN" *) output [3:0]M_AXI_GP0_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWQOS" *) output [3:0]M_AXI_GP0_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WSTRB" *) output [3:0]M_AXI_GP0_WSTRB;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_GP0_ACLK CLK" *) input M_AXI_GP0_ACLK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARREADY" *) input M_AXI_GP0_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWREADY" *) input M_AXI_GP0_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BVALID" *) input M_AXI_GP0_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RLAST" *) input M_AXI_GP0_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RVALID" *) input M_AXI_GP0_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WREADY" *) input M_AXI_GP0_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BID" *) input [11:0]M_AXI_GP0_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RID" *) input [11:0]M_AXI_GP0_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BRESP" *) input [1:0]M_AXI_GP0_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RRESP" *) input [1:0]M_AXI_GP0_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RDATA" *) input [31:0]M_AXI_GP0_RDATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 FCLK_CLK0 CLK" *) output FCLK_CLK0;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 FCLK_RESET0_N RST" *) output FCLK_RESET0_N;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]MIO;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_CAS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_CKE;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_Clk_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_Clk;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_CS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_DRSTB;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_ODT;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_RAS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_WEB;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_BankAddr;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) inout [14:0]DDR_Addr;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) inout DDR_VRN;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout DDR_VRP;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_DM;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_DQ;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_DQS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_DQS;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout PS_SRSTB;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout PS_CLK;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout PS_PORB;

  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire FCLK_CLK0;
  wire FCLK_RESET0_N;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [2:0]M_AXI_GP0_ARSIZE;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [2:0]M_AXI_GP0_AWSIZE;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire NLW_inst_CAN0_PHY_TX_UNCONNECTED;
  wire NLW_inst_CAN1_PHY_TX_UNCONNECTED;
  wire NLW_inst_DMA0_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA0_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA0_RSTN_UNCONNECTED;
  wire NLW_inst_DMA1_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA1_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA1_RSTN_UNCONNECTED;
  wire NLW_inst_DMA2_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA2_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA2_RSTN_UNCONNECTED;
  wire NLW_inst_DMA3_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA3_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA3_RSTN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET0_SOF_TX_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_TX_UNCONNECTED;
  wire NLW_inst_EVENT_EVENTO_UNCONNECTED;
  wire NLW_inst_FCLK_CLK1_UNCONNECTED;
  wire NLW_inst_FCLK_CLK2_UNCONNECTED;
  wire NLW_inst_FCLK_CLK3_UNCONNECTED;
  wire NLW_inst_FCLK_RESET1_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET2_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET3_N_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_T_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_T_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CTI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_GPIO_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_QSPI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SMC_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB1_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED;
  wire NLW_inst_PJTAG_TDO_UNCONNECTED;
  wire NLW_inst_SDIO0_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO0_CLK_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO0_LED_UNCONNECTED;
  wire NLW_inst_SDIO1_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO1_CLK_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO1_LED_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI0_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_T_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI1_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_T_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED;
  wire NLW_inst_TRACE_CLK_OUT_UNCONNECTED;
  wire NLW_inst_TRACE_CTL_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_UART0_DTRN_UNCONNECTED;
  wire NLW_inst_UART0_RTSN_UNCONNECTED;
  wire NLW_inst_UART0_TX_UNCONNECTED;
  wire NLW_inst_UART1_DTRN_UNCONNECTED;
  wire NLW_inst_UART1_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_TX_UNCONNECTED;
  wire NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_WDT_RST_OUT_UNCONNECTED;
  wire [1:0]NLW_inst_DMA0_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA1_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA2_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA3_DATYPE_UNCONNECTED;
  wire [7:0]NLW_inst_ENET0_GMII_TXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET1_GMII_TXD_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFE_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFI_UNCONNECTED;
  wire [31:0]NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_O_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_T_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_ARID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_AWID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO0_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO1_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED;
  wire [1:0]NLW_inst_TRACE_DATA_UNCONNECTED;
  wire [1:0]NLW_inst_USB1_PORT_INDCTL_UNCONNECTED;

  (* C_DM_WIDTH = "4" *) 
  (* C_DQS_WIDTH = "4" *) 
  (* C_DQ_WIDTH = "32" *) 
  (* C_EMIO_GPIO_WIDTH = "64" *) 
  (* C_EN_EMIO_ENET0 = "0" *) 
  (* C_EN_EMIO_ENET1 = "0" *) 
  (* C_EN_EMIO_PJTAG = "0" *) 
  (* C_EN_EMIO_TRACE = "0" *) 
  (* C_FCLK_CLK0_BUF = "TRUE" *) 
  (* C_FCLK_CLK1_BUF = "FALSE" *) 
  (* C_FCLK_CLK2_BUF = "FALSE" *) 
  (* C_FCLK_CLK3_BUF = "FALSE" *) 
  (* C_GP0_EN_MODIFIABLE_TXN = "0" *) 
  (* C_GP1_EN_MODIFIABLE_TXN = "0" *) 
  (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
  (* C_INCLUDE_TRACE_BUFFER = "0" *) 
  (* C_IRQ_F2P_MODE = "DIRECT" *) 
  (* C_MIO_PRIMITIVE = "54" *) 
  (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP0_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
  (* C_M_AXI_GP1_ID_WIDTH = "12" *) 
  (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
  (* C_NUM_F2P_INTR_INPUTS = "1" *) 
  (* C_PACKAGE_NAME = "clg484" *) 
  (* C_PS7_SI_REV = "PRODUCTION" *) 
  (* C_S_AXI_ACP_ARUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_AWUSER_VAL = "31" *) 
  (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
  (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_GP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP0_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP1_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP2_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP2_ID_WIDTH = "6" *) 
  (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
  (* C_S_AXI_HP3_ID_WIDTH = "6" *) 
  (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) 
  (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
  (* C_TRACE_INTERNAL_WIDTH = "2" *) 
  (* C_TRACE_PIPELINE_WIDTH = "8" *) 
  (* C_USE_AXI_NONSECURE = "0" *) 
  (* C_USE_DEFAULT_ACP_USER_VAL = "0" *) 
  (* C_USE_M_AXI_GP0 = "1" *) 
  (* C_USE_M_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_ACP = "0" *) 
  (* C_USE_S_AXI_GP0 = "0" *) 
  (* C_USE_S_AXI_GP1 = "0" *) 
  (* C_USE_S_AXI_HP0 = "0" *) 
  (* C_USE_S_AXI_HP1 = "0" *) 
  (* C_USE_S_AXI_HP2 = "0" *) 
  (* C_USE_S_AXI_HP3 = "0" *) 
  (* HW_HANDOFF = "zynq_bd_processing_system7_0_0.hwdef" *) 
  (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666666} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={0} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS18} bidis={4} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={CAN} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={23.809523} usageRate={0.5} /><IO interface={I2C} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={8} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={HSTL_I_18} bidis={14} ioBank={Vcco_p1} clockFreq={25.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={50} usageRate={0.5} />/>" *) 
  (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
  zynq_bd_processing_system7_v5_5_processing_system7 inst
       (.CAN0_PHY_RX(1'b0),
        .CAN0_PHY_TX(NLW_inst_CAN0_PHY_TX_UNCONNECTED),
        .CAN1_PHY_RX(1'b0),
        .CAN1_PHY_TX(NLW_inst_CAN1_PHY_TX_UNCONNECTED),
        .Core0_nFIQ(1'b0),
        .Core0_nIRQ(1'b0),
        .Core1_nFIQ(1'b0),
        .Core1_nIRQ(1'b0),
        .DDR_ARB({1'b0,1'b0,1'b0,1'b0}),
        .DDR_Addr(DDR_Addr),
        .DDR_BankAddr(DDR_BankAddr),
        .DDR_CAS_n(DDR_CAS_n),
        .DDR_CKE(DDR_CKE),
        .DDR_CS_n(DDR_CS_n),
        .DDR_Clk(DDR_Clk),
        .DDR_Clk_n(DDR_Clk_n),
        .DDR_DM(DDR_DM),
        .DDR_DQ(DDR_DQ),
        .DDR_DQS(DDR_DQS),
        .DDR_DQS_n(DDR_DQS_n),
        .DDR_DRSTB(DDR_DRSTB),
        .DDR_ODT(DDR_ODT),
        .DDR_RAS_n(DDR_RAS_n),
        .DDR_VRN(DDR_VRN),
        .DDR_VRP(DDR_VRP),
        .DDR_WEB(DDR_WEB),
        .DMA0_ACLK(1'b0),
        .DMA0_DAREADY(1'b0),
        .DMA0_DATYPE(NLW_inst_DMA0_DATYPE_UNCONNECTED[1:0]),
        .DMA0_DAVALID(NLW_inst_DMA0_DAVALID_UNCONNECTED),
        .DMA0_DRLAST(1'b0),
        .DMA0_DRREADY(NLW_inst_DMA0_DRREADY_UNCONNECTED),
        .DMA0_DRTYPE({1'b0,1'b0}),
        .DMA0_DRVALID(1'b0),
        .DMA0_RSTN(NLW_inst_DMA0_RSTN_UNCONNECTED),
        .DMA1_ACLK(1'b0),
        .DMA1_DAREADY(1'b0),
        .DMA1_DATYPE(NLW_inst_DMA1_DATYPE_UNCONNECTED[1:0]),
        .DMA1_DAVALID(NLW_inst_DMA1_DAVALID_UNCONNECTED),
        .DMA1_DRLAST(1'b0),
        .DMA1_DRREADY(NLW_inst_DMA1_DRREADY_UNCONNECTED),
        .DMA1_DRTYPE({1'b0,1'b0}),
        .DMA1_DRVALID(1'b0),
        .DMA1_RSTN(NLW_inst_DMA1_RSTN_UNCONNECTED),
        .DMA2_ACLK(1'b0),
        .DMA2_DAREADY(1'b0),
        .DMA2_DATYPE(NLW_inst_DMA2_DATYPE_UNCONNECTED[1:0]),
        .DMA2_DAVALID(NLW_inst_DMA2_DAVALID_UNCONNECTED),
        .DMA2_DRLAST(1'b0),
        .DMA2_DRREADY(NLW_inst_DMA2_DRREADY_UNCONNECTED),
        .DMA2_DRTYPE({1'b0,1'b0}),
        .DMA2_DRVALID(1'b0),
        .DMA2_RSTN(NLW_inst_DMA2_RSTN_UNCONNECTED),
        .DMA3_ACLK(1'b0),
        .DMA3_DAREADY(1'b0),
        .DMA3_DATYPE(NLW_inst_DMA3_DATYPE_UNCONNECTED[1:0]),
        .DMA3_DAVALID(NLW_inst_DMA3_DAVALID_UNCONNECTED),
        .DMA3_DRLAST(1'b0),
        .DMA3_DRREADY(NLW_inst_DMA3_DRREADY_UNCONNECTED),
        .DMA3_DRTYPE({1'b0,1'b0}),
        .DMA3_DRVALID(1'b0),
        .DMA3_RSTN(NLW_inst_DMA3_RSTN_UNCONNECTED),
        .ENET0_EXT_INTIN(1'b0),
        .ENET0_GMII_COL(1'b0),
        .ENET0_GMII_CRS(1'b0),
        .ENET0_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET0_GMII_RX_CLK(1'b0),
        .ENET0_GMII_RX_DV(1'b0),
        .ENET0_GMII_RX_ER(1'b0),
        .ENET0_GMII_TXD(NLW_inst_ENET0_GMII_TXD_UNCONNECTED[7:0]),
        .ENET0_GMII_TX_CLK(1'b0),
        .ENET0_GMII_TX_EN(NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED),
        .ENET0_GMII_TX_ER(NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED),
        .ENET0_MDIO_I(1'b0),
        .ENET0_MDIO_MDC(NLW_inst_ENET0_MDIO_MDC_UNCONNECTED),
        .ENET0_MDIO_O(NLW_inst_ENET0_MDIO_O_UNCONNECTED),
        .ENET0_MDIO_T(NLW_inst_ENET0_MDIO_T_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_RX(NLW_inst_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_TX(NLW_inst_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_RX(NLW_inst_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_TX(NLW_inst_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_RX(NLW_inst_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_TX(NLW_inst_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_RX(NLW_inst_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_TX(NLW_inst_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET0_SOF_RX(NLW_inst_ENET0_SOF_RX_UNCONNECTED),
        .ENET0_SOF_TX(NLW_inst_ENET0_SOF_TX_UNCONNECTED),
        .ENET1_EXT_INTIN(1'b0),
        .ENET1_GMII_COL(1'b0),
        .ENET1_GMII_CRS(1'b0),
        .ENET1_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET1_GMII_RX_CLK(1'b0),
        .ENET1_GMII_RX_DV(1'b0),
        .ENET1_GMII_RX_ER(1'b0),
        .ENET1_GMII_TXD(NLW_inst_ENET1_GMII_TXD_UNCONNECTED[7:0]),
        .ENET1_GMII_TX_CLK(1'b0),
        .ENET1_GMII_TX_EN(NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED),
        .ENET1_GMII_TX_ER(NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED),
        .ENET1_MDIO_I(1'b0),
        .ENET1_MDIO_MDC(NLW_inst_ENET1_MDIO_MDC_UNCONNECTED),
        .ENET1_MDIO_O(NLW_inst_ENET1_MDIO_O_UNCONNECTED),
        .ENET1_MDIO_T(NLW_inst_ENET1_MDIO_T_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_RX(NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_TX(NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_RX(NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_TX(NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_RX(NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_TX(NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_RX(NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_TX(NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET1_SOF_RX(NLW_inst_ENET1_SOF_RX_UNCONNECTED),
        .ENET1_SOF_TX(NLW_inst_ENET1_SOF_TX_UNCONNECTED),
        .EVENT_EVENTI(1'b0),
        .EVENT_EVENTO(NLW_inst_EVENT_EVENTO_UNCONNECTED),
        .EVENT_STANDBYWFE(NLW_inst_EVENT_STANDBYWFE_UNCONNECTED[1:0]),
        .EVENT_STANDBYWFI(NLW_inst_EVENT_STANDBYWFI_UNCONNECTED[1:0]),
        .FCLK_CLK0(FCLK_CLK0),
        .FCLK_CLK1(NLW_inst_FCLK_CLK1_UNCONNECTED),
        .FCLK_CLK2(NLW_inst_FCLK_CLK2_UNCONNECTED),
        .FCLK_CLK3(NLW_inst_FCLK_CLK3_UNCONNECTED),
        .FCLK_CLKTRIG0_N(1'b0),
        .FCLK_CLKTRIG1_N(1'b0),
        .FCLK_CLKTRIG2_N(1'b0),
        .FCLK_CLKTRIG3_N(1'b0),
        .FCLK_RESET0_N(FCLK_RESET0_N),
        .FCLK_RESET1_N(NLW_inst_FCLK_RESET1_N_UNCONNECTED),
        .FCLK_RESET2_N(NLW_inst_FCLK_RESET2_N_UNCONNECTED),
        .FCLK_RESET3_N(NLW_inst_FCLK_RESET3_N_UNCONNECTED),
        .FPGA_IDLE_N(1'b0),
        .FTMD_TRACEIN_ATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_CLK(1'b0),
        .FTMD_TRACEIN_DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_VALID(1'b0),
        .FTMT_F2P_DEBUG({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMT_F2P_TRIGACK_0(NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED),
        .FTMT_F2P_TRIGACK_1(NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED),
        .FTMT_F2P_TRIGACK_2(NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED),
        .FTMT_F2P_TRIGACK_3(NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED),
        .FTMT_F2P_TRIG_0(1'b0),
        .FTMT_F2P_TRIG_1(1'b0),
        .FTMT_F2P_TRIG_2(1'b0),
        .FTMT_F2P_TRIG_3(1'b0),
        .FTMT_P2F_DEBUG(NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED[31:0]),
        .FTMT_P2F_TRIGACK_0(1'b0),
        .FTMT_P2F_TRIGACK_1(1'b0),
        .FTMT_P2F_TRIGACK_2(1'b0),
        .FTMT_P2F_TRIGACK_3(1'b0),
        .FTMT_P2F_TRIG_0(NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED),
        .FTMT_P2F_TRIG_1(NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED),
        .FTMT_P2F_TRIG_2(NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED),
        .FTMT_P2F_TRIG_3(NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED),
        .GPIO_I({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GPIO_O(NLW_inst_GPIO_O_UNCONNECTED[63:0]),
        .GPIO_T(NLW_inst_GPIO_T_UNCONNECTED[63:0]),
        .I2C0_SCL_I(1'b0),
        .I2C0_SCL_O(NLW_inst_I2C0_SCL_O_UNCONNECTED),
        .I2C0_SCL_T(NLW_inst_I2C0_SCL_T_UNCONNECTED),
        .I2C0_SDA_I(1'b0),
        .I2C0_SDA_O(NLW_inst_I2C0_SDA_O_UNCONNECTED),
        .I2C0_SDA_T(NLW_inst_I2C0_SDA_T_UNCONNECTED),
        .I2C1_SCL_I(1'b0),
        .I2C1_SCL_O(NLW_inst_I2C1_SCL_O_UNCONNECTED),
        .I2C1_SCL_T(NLW_inst_I2C1_SCL_T_UNCONNECTED),
        .I2C1_SDA_I(1'b0),
        .I2C1_SDA_O(NLW_inst_I2C1_SDA_O_UNCONNECTED),
        .I2C1_SDA_T(NLW_inst_I2C1_SDA_T_UNCONNECTED),
        .IRQ_F2P(1'b0),
        .IRQ_P2F_CAN0(NLW_inst_IRQ_P2F_CAN0_UNCONNECTED),
        .IRQ_P2F_CAN1(NLW_inst_IRQ_P2F_CAN1_UNCONNECTED),
        .IRQ_P2F_CTI(NLW_inst_IRQ_P2F_CTI_UNCONNECTED),
        .IRQ_P2F_DMAC0(NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED),
        .IRQ_P2F_DMAC1(NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED),
        .IRQ_P2F_DMAC2(NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED),
        .IRQ_P2F_DMAC3(NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED),
        .IRQ_P2F_DMAC4(NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED),
        .IRQ_P2F_DMAC5(NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED),
        .IRQ_P2F_DMAC6(NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED),
        .IRQ_P2F_DMAC7(NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED),
        .IRQ_P2F_DMAC_ABORT(NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED),
        .IRQ_P2F_ENET0(NLW_inst_IRQ_P2F_ENET0_UNCONNECTED),
        .IRQ_P2F_ENET1(NLW_inst_IRQ_P2F_ENET1_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE0(NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE1(NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED),
        .IRQ_P2F_GPIO(NLW_inst_IRQ_P2F_GPIO_UNCONNECTED),
        .IRQ_P2F_I2C0(NLW_inst_IRQ_P2F_I2C0_UNCONNECTED),
        .IRQ_P2F_I2C1(NLW_inst_IRQ_P2F_I2C1_UNCONNECTED),
        .IRQ_P2F_QSPI(NLW_inst_IRQ_P2F_QSPI_UNCONNECTED),
        .IRQ_P2F_SDIO0(NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED),
        .IRQ_P2F_SDIO1(NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED),
        .IRQ_P2F_SMC(NLW_inst_IRQ_P2F_SMC_UNCONNECTED),
        .IRQ_P2F_SPI0(NLW_inst_IRQ_P2F_SPI0_UNCONNECTED),
        .IRQ_P2F_SPI1(NLW_inst_IRQ_P2F_SPI1_UNCONNECTED),
        .IRQ_P2F_UART0(NLW_inst_IRQ_P2F_UART0_UNCONNECTED),
        .IRQ_P2F_UART1(NLW_inst_IRQ_P2F_UART1_UNCONNECTED),
        .IRQ_P2F_USB0(NLW_inst_IRQ_P2F_USB0_UNCONNECTED),
        .IRQ_P2F_USB1(NLW_inst_IRQ_P2F_USB1_UNCONNECTED),
        .MIO(MIO),
        .M_AXI_GP0_ACLK(M_AXI_GP0_ACLK),
        .M_AXI_GP0_ARADDR(M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARESETN(NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED),
        .M_AXI_GP0_ARID(M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(M_AXI_GP0_WVALID),
        .M_AXI_GP1_ACLK(1'b0),
        .M_AXI_GP1_ARADDR(NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_ARBURST(NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARCACHE(NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARESETN(NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED),
        .M_AXI_GP1_ARID(NLW_inst_M_AXI_GP1_ARID_UNCONNECTED[11:0]),
        .M_AXI_GP1_ARLEN(NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARLOCK(NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARPROT(NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARQOS(NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARREADY(1'b0),
        .M_AXI_GP1_ARSIZE(NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARVALID(NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED),
        .M_AXI_GP1_AWADDR(NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_AWBURST(NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWCACHE(NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWID(NLW_inst_M_AXI_GP1_AWID_UNCONNECTED[11:0]),
        .M_AXI_GP1_AWLEN(NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWLOCK(NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWPROT(NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWQOS(NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWREADY(1'b0),
        .M_AXI_GP1_AWSIZE(NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWVALID(NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED),
        .M_AXI_GP1_BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_BREADY(NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED),
        .M_AXI_GP1_BRESP({1'b0,1'b0}),
        .M_AXI_GP1_BVALID(1'b0),
        .M_AXI_GP1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RLAST(1'b0),
        .M_AXI_GP1_RREADY(NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED),
        .M_AXI_GP1_RRESP({1'b0,1'b0}),
        .M_AXI_GP1_RVALID(1'b0),
        .M_AXI_GP1_WDATA(NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED[31:0]),
        .M_AXI_GP1_WID(NLW_inst_M_AXI_GP1_WID_UNCONNECTED[11:0]),
        .M_AXI_GP1_WLAST(NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED),
        .M_AXI_GP1_WREADY(1'b0),
        .M_AXI_GP1_WSTRB(NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_GP1_WVALID(NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED),
        .PJTAG_TCK(1'b0),
        .PJTAG_TDI(1'b0),
        .PJTAG_TDO(NLW_inst_PJTAG_TDO_UNCONNECTED),
        .PJTAG_TMS(1'b0),
        .PS_CLK(PS_CLK),
        .PS_PORB(PS_PORB),
        .PS_SRSTB(PS_SRSTB),
        .SDIO0_BUSPOW(NLW_inst_SDIO0_BUSPOW_UNCONNECTED),
        .SDIO0_BUSVOLT(NLW_inst_SDIO0_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO0_CDN(1'b0),
        .SDIO0_CLK(NLW_inst_SDIO0_CLK_UNCONNECTED),
        .SDIO0_CLK_FB(1'b0),
        .SDIO0_CMD_I(1'b0),
        .SDIO0_CMD_O(NLW_inst_SDIO0_CMD_O_UNCONNECTED),
        .SDIO0_CMD_T(NLW_inst_SDIO0_CMD_T_UNCONNECTED),
        .SDIO0_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO0_DATA_O(NLW_inst_SDIO0_DATA_O_UNCONNECTED[3:0]),
        .SDIO0_DATA_T(NLW_inst_SDIO0_DATA_T_UNCONNECTED[3:0]),
        .SDIO0_LED(NLW_inst_SDIO0_LED_UNCONNECTED),
        .SDIO0_WP(1'b0),
        .SDIO1_BUSPOW(NLW_inst_SDIO1_BUSPOW_UNCONNECTED),
        .SDIO1_BUSVOLT(NLW_inst_SDIO1_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO1_CDN(1'b0),
        .SDIO1_CLK(NLW_inst_SDIO1_CLK_UNCONNECTED),
        .SDIO1_CLK_FB(1'b0),
        .SDIO1_CMD_I(1'b0),
        .SDIO1_CMD_O(NLW_inst_SDIO1_CMD_O_UNCONNECTED),
        .SDIO1_CMD_T(NLW_inst_SDIO1_CMD_T_UNCONNECTED),
        .SDIO1_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO1_DATA_O(NLW_inst_SDIO1_DATA_O_UNCONNECTED[3:0]),
        .SDIO1_DATA_T(NLW_inst_SDIO1_DATA_T_UNCONNECTED[3:0]),
        .SDIO1_LED(NLW_inst_SDIO1_LED_UNCONNECTED),
        .SDIO1_WP(1'b0),
        .SPI0_MISO_I(1'b0),
        .SPI0_MISO_O(NLW_inst_SPI0_MISO_O_UNCONNECTED),
        .SPI0_MISO_T(NLW_inst_SPI0_MISO_T_UNCONNECTED),
        .SPI0_MOSI_I(1'b0),
        .SPI0_MOSI_O(NLW_inst_SPI0_MOSI_O_UNCONNECTED),
        .SPI0_MOSI_T(NLW_inst_SPI0_MOSI_T_UNCONNECTED),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SCLK_O(NLW_inst_SPI0_SCLK_O_UNCONNECTED),
        .SPI0_SCLK_T(NLW_inst_SPI0_SCLK_T_UNCONNECTED),
        .SPI0_SS1_O(NLW_inst_SPI0_SS1_O_UNCONNECTED),
        .SPI0_SS2_O(NLW_inst_SPI0_SS2_O_UNCONNECTED),
        .SPI0_SS_I(1'b0),
        .SPI0_SS_O(NLW_inst_SPI0_SS_O_UNCONNECTED),
        .SPI0_SS_T(NLW_inst_SPI0_SS_T_UNCONNECTED),
        .SPI1_MISO_I(1'b0),
        .SPI1_MISO_O(NLW_inst_SPI1_MISO_O_UNCONNECTED),
        .SPI1_MISO_T(NLW_inst_SPI1_MISO_T_UNCONNECTED),
        .SPI1_MOSI_I(1'b0),
        .SPI1_MOSI_O(NLW_inst_SPI1_MOSI_O_UNCONNECTED),
        .SPI1_MOSI_T(NLW_inst_SPI1_MOSI_T_UNCONNECTED),
        .SPI1_SCLK_I(1'b0),
        .SPI1_SCLK_O(NLW_inst_SPI1_SCLK_O_UNCONNECTED),
        .SPI1_SCLK_T(NLW_inst_SPI1_SCLK_T_UNCONNECTED),
        .SPI1_SS1_O(NLW_inst_SPI1_SS1_O_UNCONNECTED),
        .SPI1_SS2_O(NLW_inst_SPI1_SS2_O_UNCONNECTED),
        .SPI1_SS_I(1'b0),
        .SPI1_SS_O(NLW_inst_SPI1_SS_O_UNCONNECTED),
        .SPI1_SS_T(NLW_inst_SPI1_SS_T_UNCONNECTED),
        .SRAM_INTIN(1'b0),
        .S_AXI_ACP_ACLK(1'b0),
        .S_AXI_ACP_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARBURST({1'b0,1'b0}),
        .S_AXI_ACP_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARESETN(NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED),
        .S_AXI_ACP_ARID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLOCK({1'b0,1'b0}),
        .S_AXI_ACP_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARREADY(NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED),
        .S_AXI_ACP_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARVALID(1'b0),
        .S_AXI_ACP_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWBURST({1'b0,1'b0}),
        .S_AXI_ACP_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLOCK({1'b0,1'b0}),
        .S_AXI_ACP_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWREADY(NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED),
        .S_AXI_ACP_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWVALID(1'b0),
        .S_AXI_ACP_BID(NLW_inst_S_AXI_ACP_BID_UNCONNECTED[2:0]),
        .S_AXI_ACP_BREADY(1'b0),
        .S_AXI_ACP_BRESP(NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_BVALID(NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED),
        .S_AXI_ACP_RDATA(NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED[63:0]),
        .S_AXI_ACP_RID(NLW_inst_S_AXI_ACP_RID_UNCONNECTED[2:0]),
        .S_AXI_ACP_RLAST(NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED),
        .S_AXI_ACP_RREADY(1'b0),
        .S_AXI_ACP_RRESP(NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_RVALID(NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED),
        .S_AXI_ACP_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WLAST(1'b0),
        .S_AXI_ACP_WREADY(NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED),
        .S_AXI_ACP_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WVALID(1'b0),
        .S_AXI_GP0_ACLK(1'b0),
        .S_AXI_GP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARBURST({1'b0,1'b0}),
        .S_AXI_GP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARESETN(NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED),
        .S_AXI_GP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARREADY(NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED),
        .S_AXI_GP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARVALID(1'b0),
        .S_AXI_GP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWBURST({1'b0,1'b0}),
        .S_AXI_GP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWREADY(NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED),
        .S_AXI_GP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWVALID(1'b0),
        .S_AXI_GP0_BID(NLW_inst_S_AXI_GP0_BID_UNCONNECTED[5:0]),
        .S_AXI_GP0_BREADY(1'b0),
        .S_AXI_GP0_BRESP(NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_BVALID(NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED),
        .S_AXI_GP0_RDATA(NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP0_RID(NLW_inst_S_AXI_GP0_RID_UNCONNECTED[5:0]),
        .S_AXI_GP0_RLAST(NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED),
        .S_AXI_GP0_RREADY(1'b0),
        .S_AXI_GP0_RRESP(NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_RVALID(NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED),
        .S_AXI_GP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WLAST(1'b0),
        .S_AXI_GP0_WREADY(NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED),
        .S_AXI_GP0_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WVALID(1'b0),
        .S_AXI_GP1_ACLK(1'b0),
        .S_AXI_GP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARBURST({1'b0,1'b0}),
        .S_AXI_GP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARESETN(NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED),
        .S_AXI_GP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARREADY(NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED),
        .S_AXI_GP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARVALID(1'b0),
        .S_AXI_GP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWBURST({1'b0,1'b0}),
        .S_AXI_GP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWREADY(NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED),
        .S_AXI_GP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWVALID(1'b0),
        .S_AXI_GP1_BID(NLW_inst_S_AXI_GP1_BID_UNCONNECTED[5:0]),
        .S_AXI_GP1_BREADY(1'b0),
        .S_AXI_GP1_BRESP(NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_BVALID(NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED),
        .S_AXI_GP1_RDATA(NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP1_RID(NLW_inst_S_AXI_GP1_RID_UNCONNECTED[5:0]),
        .S_AXI_GP1_RLAST(NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED),
        .S_AXI_GP1_RREADY(1'b0),
        .S_AXI_GP1_RRESP(NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_RVALID(NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED),
        .S_AXI_GP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WLAST(1'b0),
        .S_AXI_GP1_WREADY(NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED),
        .S_AXI_GP1_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WVALID(1'b0),
        .S_AXI_HP0_ACLK(1'b0),
        .S_AXI_HP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARBURST({1'b0,1'b0}),
        .S_AXI_HP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARESETN(NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARREADY(NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED),
        .S_AXI_HP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARVALID(1'b0),
        .S_AXI_HP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWBURST({1'b0,1'b0}),
        .S_AXI_HP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWREADY(NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED),
        .S_AXI_HP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWVALID(1'b0),
        .S_AXI_HP0_BID(NLW_inst_S_AXI_HP0_BID_UNCONNECTED[5:0]),
        .S_AXI_HP0_BREADY(1'b0),
        .S_AXI_HP0_BRESP(NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_BVALID(NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED),
        .S_AXI_HP0_RACOUNT(NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP0_RCOUNT(NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_RDATA(NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RID(NLW_inst_S_AXI_HP0_RID_UNCONNECTED[5:0]),
        .S_AXI_HP0_RLAST(NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED),
        .S_AXI_HP0_RREADY(1'b0),
        .S_AXI_HP0_RRESP(NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_RVALID(NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED),
        .S_AXI_HP0_WACOUNT(NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP0_WCOUNT(NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(1'b0),
        .S_AXI_HP0_WREADY(NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WVALID(1'b0),
        .S_AXI_HP1_ACLK(1'b0),
        .S_AXI_HP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARBURST({1'b0,1'b0}),
        .S_AXI_HP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARESETN(NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARREADY(NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED),
        .S_AXI_HP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARVALID(1'b0),
        .S_AXI_HP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWBURST({1'b0,1'b0}),
        .S_AXI_HP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWREADY(NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED),
        .S_AXI_HP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWVALID(1'b0),
        .S_AXI_HP1_BID(NLW_inst_S_AXI_HP1_BID_UNCONNECTED[5:0]),
        .S_AXI_HP1_BREADY(1'b0),
        .S_AXI_HP1_BRESP(NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_BVALID(NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED),
        .S_AXI_HP1_RACOUNT(NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP1_RCOUNT(NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_RDATA(NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RID(NLW_inst_S_AXI_HP1_RID_UNCONNECTED[5:0]),
        .S_AXI_HP1_RLAST(NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED),
        .S_AXI_HP1_RREADY(1'b0),
        .S_AXI_HP1_RRESP(NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_RVALID(NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED),
        .S_AXI_HP1_WACOUNT(NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP1_WCOUNT(NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WLAST(1'b0),
        .S_AXI_HP1_WREADY(NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WVALID(1'b0),
        .S_AXI_HP2_ACLK(1'b0),
        .S_AXI_HP2_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARBURST({1'b0,1'b0}),
        .S_AXI_HP2_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARESETN(NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED),
        .S_AXI_HP2_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP2_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARREADY(NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED),
        .S_AXI_HP2_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARVALID(1'b0),
        .S_AXI_HP2_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWBURST({1'b0,1'b0}),
        .S_AXI_HP2_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP2_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWREADY(NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED),
        .S_AXI_HP2_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWVALID(1'b0),
        .S_AXI_HP2_BID(NLW_inst_S_AXI_HP2_BID_UNCONNECTED[5:0]),
        .S_AXI_HP2_BREADY(1'b0),
        .S_AXI_HP2_BRESP(NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_BVALID(NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED),
        .S_AXI_HP2_RACOUNT(NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP2_RCOUNT(NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_RDATA(NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP2_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP2_RID(NLW_inst_S_AXI_HP2_RID_UNCONNECTED[5:0]),
        .S_AXI_HP2_RLAST(NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED),
        .S_AXI_HP2_RREADY(1'b0),
        .S_AXI_HP2_RRESP(NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_RVALID(NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED),
        .S_AXI_HP2_WACOUNT(NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP2_WCOUNT(NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WLAST(1'b0),
        .S_AXI_HP2_WREADY(NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED),
        .S_AXI_HP2_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP2_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WVALID(1'b0),
        .S_AXI_HP3_ACLK(1'b0),
        .S_AXI_HP3_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARBURST({1'b0,1'b0}),
        .S_AXI_HP3_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARESETN(NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED),
        .S_AXI_HP3_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP3_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARREADY(NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED),
        .S_AXI_HP3_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARVALID(1'b0),
        .S_AXI_HP3_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWBURST({1'b0,1'b0}),
        .S_AXI_HP3_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP3_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWREADY(NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED),
        .S_AXI_HP3_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWVALID(1'b0),
        .S_AXI_HP3_BID(NLW_inst_S_AXI_HP3_BID_UNCONNECTED[5:0]),
        .S_AXI_HP3_BREADY(1'b0),
        .S_AXI_HP3_BRESP(NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_BVALID(NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED),
        .S_AXI_HP3_RACOUNT(NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP3_RCOUNT(NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_RDATA(NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP3_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP3_RID(NLW_inst_S_AXI_HP3_RID_UNCONNECTED[5:0]),
        .S_AXI_HP3_RLAST(NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED),
        .S_AXI_HP3_RREADY(1'b0),
        .S_AXI_HP3_RRESP(NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_RVALID(NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED),
        .S_AXI_HP3_WACOUNT(NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP3_WCOUNT(NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WLAST(1'b0),
        .S_AXI_HP3_WREADY(NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED),
        .S_AXI_HP3_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP3_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WVALID(1'b0),
        .TRACE_CLK(1'b0),
        .TRACE_CLK_OUT(NLW_inst_TRACE_CLK_OUT_UNCONNECTED),
        .TRACE_CTL(NLW_inst_TRACE_CTL_UNCONNECTED),
        .TRACE_DATA(NLW_inst_TRACE_DATA_UNCONNECTED[1:0]),
        .TTC0_CLK0_IN(1'b0),
        .TTC0_CLK1_IN(1'b0),
        .TTC0_CLK2_IN(1'b0),
        .TTC0_WAVE0_OUT(TTC0_WAVE0_OUT),
        .TTC0_WAVE1_OUT(TTC0_WAVE1_OUT),
        .TTC0_WAVE2_OUT(TTC0_WAVE2_OUT),
        .TTC1_CLK0_IN(1'b0),
        .TTC1_CLK1_IN(1'b0),
        .TTC1_CLK2_IN(1'b0),
        .TTC1_WAVE0_OUT(NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED),
        .TTC1_WAVE1_OUT(NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED),
        .TTC1_WAVE2_OUT(NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED),
        .UART0_CTSN(1'b0),
        .UART0_DCDN(1'b0),
        .UART0_DSRN(1'b0),
        .UART0_DTRN(NLW_inst_UART0_DTRN_UNCONNECTED),
        .UART0_RIN(1'b0),
        .UART0_RTSN(NLW_inst_UART0_RTSN_UNCONNECTED),
        .UART0_RX(1'b1),
        .UART0_TX(NLW_inst_UART0_TX_UNCONNECTED),
        .UART1_CTSN(1'b0),
        .UART1_DCDN(1'b0),
        .UART1_DSRN(1'b0),
        .UART1_DTRN(NLW_inst_UART1_DTRN_UNCONNECTED),
        .UART1_RIN(1'b0),
        .UART1_RTSN(NLW_inst_UART1_RTSN_UNCONNECTED),
        .UART1_RX(1'b1),
        .UART1_TX(NLW_inst_UART1_TX_UNCONNECTED),
        .USB0_PORT_INDCTL(USB0_PORT_INDCTL),
        .USB0_VBUS_PWRFAULT(USB0_VBUS_PWRFAULT),
        .USB0_VBUS_PWRSELECT(USB0_VBUS_PWRSELECT),
        .USB1_PORT_INDCTL(NLW_inst_USB1_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB1_VBUS_PWRFAULT(1'b0),
        .USB1_VBUS_PWRSELECT(NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED),
        .WDT_CLK_IN(1'b0),
        .WDT_RST_OUT(NLW_inst_WDT_RST_OUT_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_bd_rgb_mux_0_0,rgb_mux,{}" *) (* ORIG_REF_NAME = "zynq_bd_rgb_mux_0_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* hls_module = "yes" *) (* x_core_info = "rgb_mux,Vivado 2016.3" *) 
module zynq_bd_zynq_bd_rgb_mux_0_0
   (ap_clk,
    ap_rst_n,
    video_in_stream_TVALID,
    video_in_stream_TREADY,
    video_in_stream_TDATA,
    video_in_stream_TLAST,
    video_in_stream_TUSER,
    video_out_stream_TVALID,
    video_out_stream_TREADY,
    video_out_stream_TDATA,
    video_out_stream_TLAST,
    video_out_stream_TUSER,
    mux_V);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in_stream TVALID" *) input video_in_stream_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in_stream TREADY" *) output video_in_stream_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in_stream TDATA" *) input [23:0]video_in_stream_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in_stream TLAST" *) input [0:0]video_in_stream_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in_stream TUSER" *) input [0:0]video_in_stream_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out_stream TVALID" *) output video_out_stream_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out_stream TREADY" *) input video_out_stream_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out_stream TDATA" *) output [23:0]video_out_stream_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out_stream TLAST" *) output [0:0]video_out_stream_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out_stream TUSER" *) output [0:0]video_out_stream_TUSER;
  (* x_interface_info = "xilinx.com:signal:data:1.0 mux_V DATA" *) input [1:0]mux_V;

  wire ap_clk;
  wire ap_rst_n;
  wire [1:0]mux_V;
  wire [23:0]video_in_stream_TDATA;
  wire [0:0]video_in_stream_TLAST;
  wire video_in_stream_TREADY;
  wire [0:0]video_in_stream_TUSER;
  wire video_in_stream_TVALID;
  wire [23:0]video_out_stream_TDATA;
  wire [0:0]video_out_stream_TLAST;
  wire video_out_stream_TREADY;
  wire [0:0]video_out_stream_TUSER;
  wire video_out_stream_TVALID;

  (* ap_ST_st0_fsm1_0 = "2'b01" *) 
  (* ap_ST_st0_fsm2_0 = "2'b01" *) 
  (* ap_ST_st1_fsm0_0 = "1'b1" *) 
  (* ap_ST_st2_fsm1_1 = "2'b10" *) 
  (* ap_ST_st3_fsm2_1 = "2'b10" *) 
  (* ap_const_logic_0 = "1'b0" *) 
  (* ap_const_logic_1 = "1'b1" *) 
  (* ap_const_lv1_1 = "1'b1" *) 
  (* ap_const_lv2_1 = "2'b01" *) 
  (* ap_const_lv2_2 = "2'b10" *) 
  (* ap_const_lv2_3 = "2'b11" *) 
  (* ap_const_lv32_0 = "0" *) 
  (* ap_const_lv32_1 = "1" *) 
  (* ap_const_lv32_10 = "16" *) 
  (* ap_const_lv32_17 = "23" *) 
  (* ap_const_lv32_8 = "8" *) 
  (* ap_const_lv32_F = "15" *) 
  (* ap_true = "1'b1" *) 
  zynq_bd_rgb_mux inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mux_V(mux_V),
        .video_in_stream_TDATA(video_in_stream_TDATA),
        .video_in_stream_TLAST(video_in_stream_TLAST),
        .video_in_stream_TREADY(video_in_stream_TREADY),
        .video_in_stream_TUSER(video_in_stream_TUSER),
        .video_in_stream_TVALID(video_in_stream_TVALID),
        .video_out_stream_TDATA(video_out_stream_TDATA),
        .video_out_stream_TLAST(video_out_stream_TLAST),
        .video_out_stream_TREADY(video_out_stream_TREADY),
        .video_out_stream_TUSER(video_out_stream_TUSER),
        .video_out_stream_TVALID(video_out_stream_TVALID));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_bd_rst_processing_system7_0_50M_0,proc_sys_reset,{}" *) (* ORIG_REF_NAME = "zynq_bd_rst_processing_system7_0_50M_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "proc_sys_reset,Vivado 2016.3" *) 
module zynq_bd_zynq_bd_rst_processing_system7_0_50M_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clock CLK" *) input slowest_sync_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ext_reset RST" *) input ext_reset_in;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 aux_reset RST" *) input aux_reset_in;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 mb_rst RST" *) output mb_reset;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 bus_struct_reset RST" *) output [0:0]bus_struct_reset;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 peripheral_high_rst RST" *) output [0:0]peripheral_reset;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 interconnect_low_rst RST" *) output [0:0]interconnect_aresetn;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 peripheral_low_rst RST" *) output [0:0]peripheral_aresetn;

  wire aux_reset_in;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire slowest_sync_clk;

  (* C_AUX_RESET_HIGH = "1'b0" *) 
  (* C_AUX_RST_WIDTH = "4" *) 
  (* C_EXT_RESET_HIGH = "1'b0" *) 
  (* C_EXT_RST_WIDTH = "4" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_NUM_BUS_RST = "1" *) 
  (* C_NUM_INTERCONNECT_ARESETN = "1" *) 
  (* C_NUM_PERP_ARESETN = "1" *) 
  (* C_NUM_PERP_RST = "1" *) 
  zynq_bd_proc_sys_reset U0
       (.aux_reset_in(aux_reset_in),
        .bus_struct_reset(bus_struct_reset),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(interconnect_aresetn),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .mb_reset(mb_reset),
        .peripheral_aresetn(peripheral_aresetn),
        .peripheral_reset(peripheral_reset),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* CHECK_LICENSE_TYPE = "zynq_bd_xbar_0,axi_crossbar_v2_1_11_axi_crossbar,{}" *) (* ORIG_REF_NAME = "zynq_bd_xbar_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_crossbar_v2_1_11_axi_crossbar,Vivado 2016.3" *) 
module zynq_bd_zynq_bd_xbar_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RSTIF RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWID" *) input [11:0]s_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN" *) input [7:0]s_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK" *) input [0:0]s_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input [0:0]s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output [0:0]s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WLAST" *) input [0:0]s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input [0:0]s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output [0:0]s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BID" *) output [11:0]s_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output [0:0]s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input [0:0]s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARID" *) input [11:0]s_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN" *) input [7:0]s_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK" *) input [0:0]s_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input [0:0]s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output [0:0]s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RID" *) output [11:0]s_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RLAST" *) output [0:0]s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output [0:0]s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input [0:0]s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWID [11:0] [11:0], xilinx.com:interface:aximm:1.0 M01_AXI AWID [11:0] [23:12]" *) output [23:0]m_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI AWADDR [31:0] [63:32]" *) output [63:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWLEN [7:0] [7:0], xilinx.com:interface:aximm:1.0 M01_AXI AWLEN [7:0] [15:8]" *) output [15:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWSIZE [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI AWSIZE [2:0] [5:3]" *) output [5:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWBURST [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI AWBURST [1:0] [3:2]" *) output [3:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWLOCK [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWLOCK [0:0] [1:1]" *) output [1:0]m_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWCACHE [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI AWCACHE [3:0] [7:4]" *) output [7:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI AWPROT [2:0] [5:3]" *) output [5:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWREGION [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI AWREGION [3:0] [7:4]" *) output [7:0]m_axi_awregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWQOS [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI AWQOS [3:0] [7:4]" *) output [7:0]m_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWVALID [0:0] [1:1]" *) output [1:0]m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWREADY [0:0] [1:1]" *) input [1:0]m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI WDATA [31:0] [63:32]" *) output [63:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI WSTRB [3:0] [7:4]" *) output [7:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI WLAST [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WLAST [0:0] [1:1]" *) output [1:0]m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WVALID [0:0] [1:1]" *) output [1:0]m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WREADY [0:0] [1:1]" *) input [1:0]m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI BID [11:0] [11:0], xilinx.com:interface:aximm:1.0 M01_AXI BID [11:0] [23:12]" *) input [23:0]m_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI BRESP [1:0] [3:2]" *) input [3:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BVALID [0:0] [1:1]" *) input [1:0]m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BREADY [0:0] [1:1]" *) output [1:0]m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARID [11:0] [11:0], xilinx.com:interface:aximm:1.0 M01_AXI ARID [11:0] [23:12]" *) output [23:0]m_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI ARADDR [31:0] [63:32]" *) output [63:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARLEN [7:0] [7:0], xilinx.com:interface:aximm:1.0 M01_AXI ARLEN [7:0] [15:8]" *) output [15:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARSIZE [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI ARSIZE [2:0] [5:3]" *) output [5:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARBURST [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI ARBURST [1:0] [3:2]" *) output [3:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARLOCK [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARLOCK [0:0] [1:1]" *) output [1:0]m_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARCACHE [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI ARCACHE [3:0] [7:4]" *) output [7:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI ARPROT [2:0] [5:3]" *) output [5:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARREGION [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI ARREGION [3:0] [7:4]" *) output [7:0]m_axi_arregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARQOS [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI ARQOS [3:0] [7:4]" *) output [7:0]m_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARVALID [0:0] [1:1]" *) output [1:0]m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI ARREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARREADY [0:0] [1:1]" *) input [1:0]m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI RID [11:0] [11:0], xilinx.com:interface:aximm:1.0 M01_AXI RID [11:0] [23:12]" *) input [23:0]m_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI RDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI RDATA [31:0] [63:32]" *) input [63:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI RRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI RRESP [1:0] [3:2]" *) input [3:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI RLAST [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RLAST [0:0] [1:1]" *) input [1:0]m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI RVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RVALID [0:0] [1:1]" *) input [1:0]m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M00_AXI RREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RREADY [0:0] [1:1]" *) output [1:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [63:0]m_axi_araddr;
  wire [3:0]m_axi_arburst;
  wire [7:0]m_axi_arcache;
  wire [23:0]m_axi_arid;
  wire [15:0]m_axi_arlen;
  wire [1:0]m_axi_arlock;
  wire [5:0]m_axi_arprot;
  wire [7:0]m_axi_arqos;
  wire [1:0]m_axi_arready;
  wire [7:0]m_axi_arregion;
  wire [5:0]m_axi_arsize;
  wire [1:0]m_axi_arvalid;
  wire [63:0]m_axi_awaddr;
  wire [3:0]m_axi_awburst;
  wire [7:0]m_axi_awcache;
  wire [23:0]m_axi_awid;
  wire [15:0]m_axi_awlen;
  wire [1:0]m_axi_awlock;
  wire [5:0]m_axi_awprot;
  wire [7:0]m_axi_awqos;
  wire [1:0]m_axi_awready;
  wire [7:0]m_axi_awregion;
  wire [5:0]m_axi_awsize;
  wire [1:0]m_axi_awvalid;
  wire [23:0]m_axi_bid;
  wire [1:0]m_axi_bready;
  wire [3:0]m_axi_bresp;
  wire [1:0]m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [23:0]m_axi_rid;
  wire [1:0]m_axi_rlast;
  wire [1:0]m_axi_rready;
  wire [3:0]m_axi_rresp;
  wire [1:0]m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire [1:0]m_axi_wlast;
  wire [1:0]m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire [1:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [0:0]s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [0:0]s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;
  wire [1:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [23:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "12" *) 
  (* C_AXI_PROTOCOL = "0" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_CONNECTIVITY_MODE = "1" *) 
  (* C_DEBUG = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_M_AXI_ADDR_WIDTH = "64'b0000000000000000000000000000110000000000000000000000000000010000" *) 
  (* C_M_AXI_BASE_ADDR = "128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001001000000000000000000000" *) 
  (* C_M_AXI_READ_CONNECTIVITY = "64'b1111111111111111111111111111111111111111111111111111111111111111" *) 
  (* C_M_AXI_READ_ISSUING = "64'b0000000000000000000000000000100000000000000000000000000000001000" *) 
  (* C_M_AXI_SECURE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_M_AXI_WRITE_CONNECTIVITY = "64'b1111111111111111111111111111111111111111111111111111111111111111" *) 
  (* C_M_AXI_WRITE_ISSUING = "64'b0000000000000000000000000000100000000000000000000000000000001000" *) 
  (* C_NUM_ADDR_RANGES = "1" *) 
  (* C_NUM_MASTER_SLOTS = "2" *) 
  (* C_NUM_SLAVE_SLOTS = "1" *) 
  (* C_R_REGISTER = "0" *) 
  (* C_S_AXI_ARB_PRIORITY = "0" *) 
  (* C_S_AXI_BASE_ID = "0" *) 
  (* C_S_AXI_READ_ACCEPTANCE = "8" *) 
  (* C_S_AXI_SINGLE_THREAD = "0" *) 
  (* C_S_AXI_THREAD_ID_WIDTH = "12" *) 
  (* C_S_AXI_WRITE_ACCEPTANCE = "8" *) 
  (* P_ADDR_DECODE = "1" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_FAMILY = "zynq" *) 
  (* P_INCR = "2'b01" *) 
  (* P_LEN = "8" *) 
  (* P_LOCK = "1" *) 
  (* P_M_AXI_ERR_MODE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_M_AXI_SUPPORTS_READ = "2'b11" *) 
  (* P_M_AXI_SUPPORTS_WRITE = "2'b11" *) 
  (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) 
  (* P_RANGE_CHECK = "1" *) 
  (* P_S_AXI_BASE_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_HIGH_ID = "64'b0000000000000000000000000000000000000000000000000000111111111111" *) 
  (* P_S_AXI_SUPPORTS_READ = "1'b1" *) 
  (* P_S_AXI_SUPPORTS_WRITE = "1'b1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  zynq_bd_axi_crossbar_v2_1_11_axi_crossbar inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[1:0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[1:0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser({1'b0,1'b0}),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser({1'b0,1'b0}),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[23:0]),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[1:0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module zynq_bd_blk_mem_gen_generic_cstr
   (douta,
    clka,
    ena,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input ena;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

  zynq_bd_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module zynq_bd_blk_mem_gen_prim_width
   (douta,
    clka,
    ena,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input ena;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

  zynq_bd_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module zynq_bd_blk_mem_gen_prim_wrapper
   (douta,
    clka,
    ena,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input ena;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_n_85 ;
  wire \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_n_86 ;
  wire \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_n_87 ;
  wire \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_n_88 ;
  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* bmm_info_memory_device = "[31:0][0:1023]" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED ),
        .DIADI(dina),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(douta),
        .DOBDO(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_n_85 ,\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_n_86 ,\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_n_87 ,\DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED ),
        .WEA(wea),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module zynq_bd_blk_mem_gen_top
   (douta,
    clka,
    ena,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input ena;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

  zynq_bd_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "32" *) (* C_ADDRB_WIDTH = "32" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "8" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "1" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.96495 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "1" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "NONE" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "1024" *) (* C_READ_DEPTH_B = "1024" *) (* C_READ_WIDTH_A = "32" *) 
(* C_READ_WIDTH_B = "32" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "1" *) (* C_USE_BYTE_WEA = "1" *) (* C_USE_BYTE_WEB = "1" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "4" *) (* C_WEB_WIDTH = "4" *) 
(* C_WRITE_DEPTH_A = "1024" *) (* C_WRITE_DEPTH_B = "1024" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_bd_blk_mem_gen_v8_3_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [3:0]wea;
  input [31:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [3:0]web;
  input [31:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [31:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [31:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [31:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[31] = \<const0> ;
  assign rdaddrecc[30] = \<const0> ;
  assign rdaddrecc[29] = \<const0> ;
  assign rdaddrecc[28] = \<const0> ;
  assign rdaddrecc[27] = \<const0> ;
  assign rdaddrecc[26] = \<const0> ;
  assign rdaddrecc[25] = \<const0> ;
  assign rdaddrecc[24] = \<const0> ;
  assign rdaddrecc[23] = \<const0> ;
  assign rdaddrecc[22] = \<const0> ;
  assign rdaddrecc[21] = \<const0> ;
  assign rdaddrecc[20] = \<const0> ;
  assign rdaddrecc[19] = \<const0> ;
  assign rdaddrecc[18] = \<const0> ;
  assign rdaddrecc[17] = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[31] = \<const0> ;
  assign s_axi_rdaddrecc[30] = \<const0> ;
  assign s_axi_rdaddrecc[29] = \<const0> ;
  assign s_axi_rdaddrecc[28] = \<const0> ;
  assign s_axi_rdaddrecc[27] = \<const0> ;
  assign s_axi_rdaddrecc[26] = \<const0> ;
  assign s_axi_rdaddrecc[25] = \<const0> ;
  assign s_axi_rdaddrecc[24] = \<const0> ;
  assign s_axi_rdaddrecc[23] = \<const0> ;
  assign s_axi_rdaddrecc[22] = \<const0> ;
  assign s_axi_rdaddrecc[21] = \<const0> ;
  assign s_axi_rdaddrecc[20] = \<const0> ;
  assign s_axi_rdaddrecc[19] = \<const0> ;
  assign s_axi_rdaddrecc[18] = \<const0> ;
  assign s_axi_rdaddrecc[17] = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  zynq_bd_blk_mem_gen_v8_3_4_synth inst_blk_mem_gen
       (.addra(addra[11:2]),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_4_synth" *) 
module zynq_bd_blk_mem_gen_v8_3_4_synth
   (douta,
    clka,
    ena,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input ena;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

  zynq_bd_blk_mem_gen_top \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
