============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:31:13 pm
  Module:                 ms_es_ordered_bs_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk_int1)             launch                                    0 R 
TOP
  genblk1[1].genblk2.sng
    ctr
      countval_reg[3]/CLK                                0             0 R 
      countval_reg[3]/Q      DFFSR             1  1.5   10  +109     109 R 
      drc_bufs230/A                                           +0     109   
      drc_bufs230/Y          BUFX2             7 18.5   45   +58     167 R 
    ctr/countval[3] 
    genblk2[0].min_comparator/counter_in[3] 
      g565/A                                                  +0     167   
      g565/Y                 INVX1             3  6.9   23   +35     202 F 
      g559/B                                                  +0     202   
      g559/Y                 NAND2X1           1  1.5   31   +14     216 R 
      drc_bufs593/A                                           +0     216   
      drc_bufs593/Y          BUFX2             2  3.6   12   +36     253 R 
      drc_bufs576/A                                           +0     253   
      drc_bufs576/Y          INVX1             1  2.2   12   +16     269 F 
      g553/B                                                  +0     269   
      g553/Y                 OR2X1             2  5.4   22   +55     324 F 
      g550/C                                                  +0     324   
      g550/Y                 NAND3X1           1  1.5   34   +31     355 R 
      drc_bufs587/A                                           +0     355   
      drc_bufs587/Y          BUFX2             1  2.4   10   +35     390 R 
      g542/B                                                  +0     390   
      g542/Y                 OR2X1             1  2.8   26   +51     441 R 
      g540/B                                                  +0     441   
      g540/Y                 AOI22X1           1  1.5   34   +30     470 F 
      drc_bufs581/A                                           +0     470   
      drc_bufs581/Y          BUFX2             1 10.9   18   +47     517 F 
      g2/A                                                    +0     517   
      g2/YC                  FAX1              1  1.5   14   +76     594 F 
      g3/A                                                    +0     594   
      g3/Y                   INVX1             1  3.1    0    +5     599 R 
      g536/B                                                  +0     599   
      g536/Y                 NOR3X1            3  6.2   38   +30     628 F 
    genblk2[0].min_comparator/sn_out 
  genblk1[1].genblk2.sng/sn_out[0] 
  g48/B                                                       +0     628   
  g48/Y                      AND2X1            1  8.8   34   +60     689 F 
  genblk2.stoch2bin/data_in[2] 
    par_ctr/a[2] 
      fa0/b 
        g2/B                                                  +0     689   
        g2/YS                FAX1              1  3.4   12   +87     776 F 
      fa0/s 
      ha0/b 
        g17/B                                                 +0     776   
        g17/YS               HAX1              2  5.6   24   +62     838 F 
      ha0/s 
    par_ctr/y[0] 
    ctr/data_in[0] 
      g832/B                                                  +0     838   
      g832/YC                HAX1              1  8.8   35   +62     900 F 
      g829/B                                                  +0     900   
      g829/YC                FAX1              1  7.1   29   +89     989 F 
      g825/C                                                  +0     989   
      g825/YC                FAX1              1  7.1   29   +82    1070 F 
      g821/C                                                  +0    1070   
      g821/YC                FAX1              1  7.1   26   +82    1152 F 
      g817/C                                                  +0    1152   
      g817/YC                FAX1              1  7.1   27   +81    1233 F 
      g813/C                                                  +0    1233   
      g813/YC                FAX1              1  7.1   27   +81    1314 F 
      g809/C                                                  +0    1314   
      g809/YC                FAX1              1  7.1   27   +81    1396 F 
      g805/C                                                  +0    1396   
      g805/YC                FAX1              1  7.1   27   +81    1477 F 
      g801/C                                                  +0    1477   
      g801/YC                FAX1              1  7.1   27   +81    1558 F 
      g797/C                                                  +0    1558   
      g797/YC                FAX1              1  7.1   27   +81    1639 F 
      g793/C                                                  +0    1639   
      g793/YC                FAX1              1 10.9   37   +89    1728 F 
      g2/A                                                    +0    1728   
      g2/YS                  FAX1              1  2.8   21   +84    1812 R 
      g787/A                                                  +0    1812   
      g787/Y                 MUX2X1            1  1.5   21   +23    1835 F 
      g786/A                                                  +0    1835   
      g786/Y                 INVX1             1  2.0    0    +4    1839 R 
      countval_reg[11]/D     DFFSR                            +0    1839   
      countval_reg[11]/CLK   setup                       0   +70    1909 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                     -50    4950 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3041ps 
Start-point  : TOP/genblk1[1].genblk2.sng/ctr/countval_reg[3]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[11]/D
