<stg><name>message_passing_pe18_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2</name>


<trans_list>

<trans id="488" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %node_nd_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="node_nd_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %nd_idx_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="nd_idx_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %e_end_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_end_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %e_start_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="e_start_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %dim = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %e = alloca i32 1

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %mul_ln712_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %mul_ln712

]]></Node>
<StgValue><ssdm name="mul_ln712_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:9 %bound_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="7">
<![CDATA[
newFuncRoot:10 %mul_ln712_cast = zext i7 %mul_ln712_read

]]></Node>
<StgValue><ssdm name="mul_ln712_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_7, i64 666, i64 206, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_6, i64 666, i64 206, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_5, i64 666, i64 206, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_4, i64 666, i64 206, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_3, i64 666, i64 206, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_2, i64 666, i64 206, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_1, i64 666, i64 206, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_0, i64 666, i64 206, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_0110, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_0111, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_0112, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_0113, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_0114, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_per_node_0_0_0_0_0115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:35 %mp_ins_M_elems_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:36 %mp_ins_M_elems_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:37 %mp_ins_M_elems_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:38 %mp_ins_M_elems_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:39 %mp_ins_M_elems_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:40 %mp_ins_M_elems_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:41 %mp_ins_M_elems_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:42 %mp_ins_M_elems_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i36 0, i36 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i32 0, i32 %e

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i7 0, i7 %dim

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i32 0, i32 %e_start_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i32 0, i32 %e_end_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i32 0, i32 %nd_idx_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:50 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i36 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:1 %icmp_ln43 = icmp_eq  i36 %indvar_flatten_load, i36 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2 %add_ln43_12 = add i36 %indvar_flatten_load, i36 1

]]></Node>
<StgValue><ssdm name="add_ln43_12"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln43 = br i1 %icmp_ln43, void %.split2, void %._crit_edge.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split2:1 %nd_idx_2_load = load i32 %nd_idx_2

]]></Node>
<StgValue><ssdm name="nd_idx_2_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split2:4 %dim_load = load i7 %dim

]]></Node>
<StgValue><ssdm name="dim_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.split2:5 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split2:6 %e_load = load i32 %e

]]></Node>
<StgValue><ssdm name="e_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %add_ln43 = add i32 %e_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:10 %icmp_ln50 = icmp_eq  i4 %i_load, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:11 %select_ln43 = select i1 %icmp_ln50, i4 0, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:12 %select_ln43_13 = select i1 %icmp_ln50, i7 0, i7 %dim_load

]]></Node>
<StgValue><ssdm name="select_ln43_13"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:13 %select_ln43_14 = select i1 %icmp_ln50, i32 %add_ln43, i32 %e_load

]]></Node>
<StgValue><ssdm name="select_ln43_14"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="32">
<![CDATA[
.split2:15 %trunc_ln43 = trunc i32 %add_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="32">
<![CDATA[
.split2:16 %trunc_ln43_7 = trunc i32 %e_load

]]></Node>
<StgValue><ssdm name="trunc_ln43_7"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split2:17 %select_ln43_16 = select i1 %icmp_ln50, i9 %trunc_ln43, i9 %trunc_ln43_7

]]></Node>
<StgValue><ssdm name="select_ln43_16"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="9">
<![CDATA[
.split2:18 %zext_ln43_4 = zext i9 %select_ln43_16

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="71" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:27 %edge_attrs_1_0_addr = getelementptr i71 %edge_attrs_1_0, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="edge_attrs_1_0_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="71" op_0_bw="9">
<![CDATA[
.split2:28 %edge_attrs_1_0_load = load i9 %edge_attrs_1_0_addr

]]></Node>
<StgValue><ssdm name="edge_attrs_1_0_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="32">
<![CDATA[
.split2:114 %zext_ln57 = zext i32 %nd_idx_2_load

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:115 %degree_tables_1_0_addr = getelementptr i64 %degree_tables_1_0, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="degree_tables_1_0_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
.split2:116 %degree_tables_1_0_load = load i9 %degree_tables_1_0_addr

]]></Node>
<StgValue><ssdm name="degree_tables_1_0_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:84 %or_ln78 = or i7 %select_ln43_13, i7 4

]]></Node>
<StgValue><ssdm name="or_ln78"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:85 %icmp_ln79 = icmp_ult  i7 %or_ln78, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:86 %br_ln79 = br i1 %icmp_ln79, void %._crit_edge81, void %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge81:0 %add_ln50 = add i4 %select_ln43, i4 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge81:1 %add_ln50_1 = add i7 %select_ln43_13, i7 8

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge81:2 %store_ln43 = store i36 %add_ln43_12, i36 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge81:3 %store_ln43 = store i32 %select_ln43_14, i32 %e

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge81:4 %store_ln50 = store i4 %add_ln50, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge81:5 %store_ln50 = store i7 %add_ln50_1, i7 %dim

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
.split2:0 %node_nd_2_load = load i32 %node_nd_2

]]></Node>
<StgValue><ssdm name="node_nd_2_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split2:2 %e_end_2_load = load i32 %e_end_2

]]></Node>
<StgValue><ssdm name="e_end_2_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split2:3 %e_start_2_load = load i32 %e_start_2

]]></Node>
<StgValue><ssdm name="e_start_2_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="33" op_0_bw="32">
<![CDATA[
.split2:14 %zext_ln43 = zext i32 %select_ln43_14

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="71" op_0_bw="9">
<![CDATA[
.split2:28 %edge_attrs_1_0_load = load i9 %edge_attrs_1_0_addr

]]></Node>
<StgValue><ssdm name="edge_attrs_1_0_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="71">
<![CDATA[
.split2:29 %trunc_ln43_8 = trunc i71 %edge_attrs_1_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln43_8"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7">
<![CDATA[
.split2:30 %zext_ln712_64 = zext i7 %trunc_ln43_8

]]></Node>
<StgValue><ssdm name="zext_ln712_64"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:31 %add_ln712_910 = add i8 %mul_ln712_cast, i8 %zext_ln712_64

]]></Node>
<StgValue><ssdm name="add_ln712_910"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="8">
<![CDATA[
.split2:34 %trunc_ln712 = trunc i8 %add_ln712_910

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:38 %idxprom34_165_mid2_v_v = partselect i7 @_ssdm_op_PartSelect.i7.i71.i32.i32, i71 %edge_attrs_1_0_load, i32 32, i32 38

]]></Node>
<StgValue><ssdm name="idxprom34_165_mid2_v_v"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:48 %idxprom34_280_mid2_v_v = partselect i7 @_ssdm_op_PartSelect.i7.i71.i32.i32, i71 %edge_attrs_1_0_load, i32 64, i32 70

]]></Node>
<StgValue><ssdm name="idxprom34_280_mid2_v_v"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="33" op_0_bw="32">
<![CDATA[
.split2:111 %sext_ln55 = sext i32 %e_end_2_load

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split2:112 %icmp_ln55 = icmp_slt  i33 %zext_ln43, i33 %sext_ln55

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:113 %nd_idx_5 = add i32 %nd_idx_2_load, i32 1

]]></Node>
<StgValue><ssdm name="nd_idx_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
.split2:116 %degree_tables_1_0_load = load i9 %degree_tables_1_0_addr

]]></Node>
<StgValue><ssdm name="degree_tables_1_0_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="64">
<![CDATA[
.split2:117 %node_nd_5 = trunc i64 %degree_tables_1_0_load

]]></Node>
<StgValue><ssdm name="node_nd_5"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:118 %node_degree = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %degree_tables_1_0_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="node_degree"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:119 %e_end_5 = add i32 %node_degree, i32 %select_ln43_14

]]></Node>
<StgValue><ssdm name="e_end_5"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:120 %node_nd = select i1 %icmp_ln55, i32 %node_nd_2_load, i32 %node_nd_5

]]></Node>
<StgValue><ssdm name="node_nd"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:121 %nd_idx = select i1 %icmp_ln55, i32 %nd_idx_2_load, i32 %nd_idx_5

]]></Node>
<StgValue><ssdm name="nd_idx"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:122 %e_end = select i1 %icmp_ln55, i32 %e_end_2_load, i32 %e_end_5

]]></Node>
<StgValue><ssdm name="e_end"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:123 %e_start = select i1 %icmp_ln55, i32 %e_start_2_load, i32 %select_ln43_14

]]></Node>
<StgValue><ssdm name="e_start"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:124 %icmp_ln65 = icmp_eq  i32 %select_ln43_14, i32 %e_start

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:125 %br_ln65 = br i1 %icmp_ln65, void, void

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32">
<![CDATA[
:0 %trunc_ln145 = trunc i32 %node_nd

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln145 = br i1 %trunc_ln145, void %branch0, void %branch1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge81:6 %store_ln55 = store i32 %e_start, i32 %e_start_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge81:8 %store_ln55 = store i32 %nd_idx, i32 %nd_idx_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge81:9 %store_ln55 = store i32 %node_nd, i32 %node_nd_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:19 %neighbor_tables_1_0_addr = getelementptr i7 %neighbor_tables_1_0, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="neighbor_tables_1_0_addr"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="9">
<![CDATA[
.split2:20 %neighbor_tables_1_0_load = load i9 %neighbor_tables_1_0_addr

]]></Node>
<StgValue><ssdm name="neighbor_tables_1_0_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="8">
<![CDATA[
.split2:32 %zext_ln712_65 = zext i8 %add_ln712_910

]]></Node>
<StgValue><ssdm name="zext_ln712_65"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:33 %mul_ln712_14 = mul i10 %zext_ln712_65, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln712_14"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.split2:35 %p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln712, i4 0

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split2:36 %p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln712_910, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:37 %sub_ln712_10 = sub i10 %p_shl4_cast, i10 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="sub_ln712_10"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:39 %add_ln43_10 = add i7 %idxprom34_165_mid2_v_v, i7 5

]]></Node>
<StgValue><ssdm name="add_ln43_10"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="7">
<![CDATA[
.split2:40 %zext_ln712_66 = zext i7 %add_ln43_10

]]></Node>
<StgValue><ssdm name="zext_ln712_66"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:41 %add_ln712_914 = add i8 %mul_ln712_cast, i8 %zext_ln712_66

]]></Node>
<StgValue><ssdm name="add_ln712_914"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="8">
<![CDATA[
.split2:42 %zext_ln712_67 = zext i8 %add_ln712_914

]]></Node>
<StgValue><ssdm name="zext_ln712_67"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:43 %mul_ln712_15 = mul i10 %zext_ln712_67, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln712_15"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="8">
<![CDATA[
.split2:44 %trunc_ln712_103 = trunc i8 %add_ln712_914

]]></Node>
<StgValue><ssdm name="trunc_ln712_103"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.split2:45 %p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln712_103, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split2:46 %p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln712_914, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:47 %sub_ln712_11 = sub i10 %p_shl2_cast, i10 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="sub_ln712_11"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:49 %add_ln43_11 = add i7 %idxprom34_280_mid2_v_v, i7 11

]]></Node>
<StgValue><ssdm name="add_ln43_11"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="7">
<![CDATA[
.split2:50 %zext_ln712_68 = zext i7 %add_ln43_11

]]></Node>
<StgValue><ssdm name="zext_ln712_68"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:51 %add_ln712_918 = add i8 %mul_ln712_cast, i8 %zext_ln712_68

]]></Node>
<StgValue><ssdm name="add_ln712_918"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="8">
<![CDATA[
.split2:52 %zext_ln712_69 = zext i8 %add_ln712_918

]]></Node>
<StgValue><ssdm name="zext_ln712_69"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:53 %mul_ln712_16 = mul i10 %zext_ln712_69, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln712_16"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="8">
<![CDATA[
.split2:54 %trunc_ln712_104 = trunc i8 %add_ln712_918

]]></Node>
<StgValue><ssdm name="trunc_ln712_104"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.split2:55 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln712_104, i4 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split2:56 %p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln712_918, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:57 %sub_ln712_12 = sub i10 %p_shl_cast, i10 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="sub_ln712_12"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="4">
<![CDATA[
.split2:58 %zext_ln50 = zext i4 %select_ln43

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="4">
<![CDATA[
.split2:60 %zext_ln712_71 = zext i4 %select_ln43

]]></Node>
<StgValue><ssdm name="zext_ln712_71"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:79 %add_ln712_926 = add i10 %sub_ln712_10, i10 %zext_ln712_71

]]></Node>
<StgValue><ssdm name="add_ln712_926"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="10">
<![CDATA[
.split2:80 %zext_ln712_75 = zext i10 %add_ln712_926

]]></Node>
<StgValue><ssdm name="zext_ln712_75"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:81 %edge_embedding_weights_V_0_4_addr = getelementptr i16 %edge_embedding_weights_V_0_4, i64 0, i64 %zext_ln712_75

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_4_addr"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:82 %add_ln712_927 = add i10 %sub_ln712_11, i10 %zext_ln712_71

]]></Node>
<StgValue><ssdm name="add_ln712_927"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:85 %add_ln712_928 = add i10 %sub_ln712_12, i10 %zext_ln712_71

]]></Node>
<StgValue><ssdm name="add_ln712_928"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:88 %edge_embedding_weights_V_0_5_addr = getelementptr i16 %edge_embedding_weights_V_0_5, i64 0, i64 %zext_ln712_75

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_5_addr"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:91 %edge_embedding_weights_V_0_6_addr = getelementptr i16 %edge_embedding_weights_V_0_6, i64 0, i64 %zext_ln712_75

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_6_addr"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:94 %edge_embedding_weights_V_0_7_addr = getelementptr i16 %edge_embedding_weights_V_0_7, i64 0, i64 %zext_ln712_75

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_7_addr"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
branch0:0 %empty_267 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %embeddings_per_node_0_0_0_0_0, i16 %embeddings_per_node_0_0_0_0_01, i16 %embeddings_per_node_0_0_0_0_02, i16 %embeddings_per_node_0_0_0_0_03, i16 %embeddings_per_node_0_0_0_0_04, i16 %embeddings_per_node_0_0_0_0_05, i16 %embeddings_per_node_0_0_0_0_06, i16 %embeddings_per_node_0_0_0_0_07

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="128">
<![CDATA[
branch0:1 %embeddings_per_node_0_0_0_0_0_val = extractvalue i128 %empty_267

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_0_val"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="128">
<![CDATA[
branch0:2 %embeddings_per_node_0_0_0_0_01_val = extractvalue i128 %empty_267

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_01_val"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="128">
<![CDATA[
branch0:3 %embeddings_per_node_0_0_0_0_02_val = extractvalue i128 %empty_267

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_02_val"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="128">
<![CDATA[
branch0:4 %embeddings_per_node_0_0_0_0_03_val = extractvalue i128 %empty_267

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_03_val"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="128">
<![CDATA[
branch0:5 %embeddings_per_node_0_0_0_0_04_val = extractvalue i128 %empty_267

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_04_val"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="128">
<![CDATA[
branch0:6 %embeddings_per_node_0_0_0_0_05_val = extractvalue i128 %empty_267

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_05_val"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="128">
<![CDATA[
branch0:7 %embeddings_per_node_0_0_0_0_06_val = extractvalue i128 %empty_267

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_06_val"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="128">
<![CDATA[
branch0:8 %embeddings_per_node_0_0_0_0_07_val = extractvalue i128 %empty_267

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_07_val"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch0:9 %br_ln145 = br void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
branch1:0 %empty_268 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A.i16P0A, i16 %embeddings_per_node_0_0_0_0_018, i16 %embeddings_per_node_0_0_0_0_019, i16 %embeddings_per_node_0_0_0_0_0110, i16 %embeddings_per_node_0_0_0_0_0111, i16 %embeddings_per_node_0_0_0_0_0112, i16 %embeddings_per_node_0_0_0_0_0113, i16 %embeddings_per_node_0_0_0_0_0114, i16 %embeddings_per_node_0_0_0_0_0115

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="128">
<![CDATA[
branch1:1 %embeddings_per_node_0_0_0_0_018_val = extractvalue i128 %empty_268

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_018_val"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="128">
<![CDATA[
branch1:2 %embeddings_per_node_0_0_0_0_019_val = extractvalue i128 %empty_268

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_019_val"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="128">
<![CDATA[
branch1:3 %embeddings_per_node_0_0_0_0_0110_val = extractvalue i128 %empty_268

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_0110_val"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="128">
<![CDATA[
branch1:4 %embeddings_per_node_0_0_0_0_0111_val = extractvalue i128 %empty_268

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_0111_val"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="128">
<![CDATA[
branch1:5 %embeddings_per_node_0_0_0_0_0112_val = extractvalue i128 %empty_268

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_0112_val"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="128">
<![CDATA[
branch1:6 %embeddings_per_node_0_0_0_0_0113_val = extractvalue i128 %empty_268

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_0113_val"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="128">
<![CDATA[
branch1:7 %embeddings_per_node_0_0_0_0_0114_val = extractvalue i128 %empty_268

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_0114_val"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="128">
<![CDATA[
branch1:8 %embeddings_per_node_0_0_0_0_0115_val = extractvalue i128 %empty_268

]]></Node>
<StgValue><ssdm name="embeddings_per_node_0_0_0_0_0115_val"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch1:9 %br_ln145 = br void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %p_0_0_0_0_7_0 = phi i16 %embeddings_per_node_0_0_0_0_0115_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_07_val, void %branch0

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_7_0"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1 %p_0_0_0_0_6_0 = phi i16 %embeddings_per_node_0_0_0_0_0114_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_06_val, void %branch0

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_6_0"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2 %p_0_0_0_0_5_0 = phi i16 %embeddings_per_node_0_0_0_0_0113_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_05_val, void %branch0

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_5_0"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:3 %p_0_0_0_0_4_0 = phi i16 %embeddings_per_node_0_0_0_0_0112_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_04_val, void %branch0

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_4_0"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4 %p_0_0_0_0_3_0 = phi i16 %embeddings_per_node_0_0_0_0_0111_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_03_val, void %branch0

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_3_0"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:5 %p_0_0_0_0_2_0 = phi i16 %embeddings_per_node_0_0_0_0_0110_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_02_val, void %branch0

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_2_0"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:6 %p_0_0_0_0_1_0 = phi i16 %embeddings_per_node_0_0_0_0_019_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_01_val, void %branch0

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_1_0"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:7 %p_0_0_0_0_0_0 = phi i16 %embeddings_per_node_0_0_0_0_018_val, void %branch1, i16 %embeddings_per_node_0_0_0_0_0_val, void %branch0

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_0"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %mp_ins_M_elems_V_0_addr_4 = getelementptr i16 %mp_ins_M_elems_V_0, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_0_addr_4"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:9 %store_ln68 = store i16 %p_0_0_0_0_0_0, i4 %mp_ins_M_elems_V_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %mp_ins_M_elems_V_1_addr_4 = getelementptr i16 %mp_ins_M_elems_V_1, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_1_addr_4"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:11 %store_ln68 = store i16 %p_0_0_0_0_1_0, i4 %mp_ins_M_elems_V_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %mp_ins_M_elems_V_2_addr_4 = getelementptr i16 %mp_ins_M_elems_V_2, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_2_addr_4"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:13 %store_ln68 = store i16 %p_0_0_0_0_2_0, i4 %mp_ins_M_elems_V_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %mp_ins_M_elems_V_3_addr_4 = getelementptr i16 %mp_ins_M_elems_V_3, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_3_addr_4"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:15 %store_ln68 = store i16 %p_0_0_0_0_3_0, i4 %mp_ins_M_elems_V_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %mp_ins_M_elems_V_4_addr_4 = getelementptr i16 %mp_ins_M_elems_V_4, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_4_addr_4"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:17 %store_ln68 = store i16 %p_0_0_0_0_4_0, i4 %mp_ins_M_elems_V_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %mp_ins_M_elems_V_5_addr_4 = getelementptr i16 %mp_ins_M_elems_V_5, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_5_addr_4"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:19 %store_ln68 = store i16 %p_0_0_0_0_5_0, i4 %mp_ins_M_elems_V_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %mp_ins_M_elems_V_6_addr_4 = getelementptr i16 %mp_ins_M_elems_V_6, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_6_addr_4"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:21 %store_ln68 = store i16 %p_0_0_0_0_6_0, i4 %mp_ins_M_elems_V_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %mp_ins_M_elems_V_7_addr_4 = getelementptr i16 %mp_ins_M_elems_V_7, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_7_addr_4"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:23 %store_ln68 = store i16 %p_0_0_0_0_7_0, i4 %mp_ins_M_elems_V_7_addr_4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
:24 %br_ln69 = br void %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:0 %edge_embed_V_25 = load i10 %edge_embedding_weights_V_0_4_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_25"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:19 %edge_embed_V_26 = load i10 %edge_embedding_weights_V_0_5_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_26"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:38 %edge_embed_V_27 = load i10 %edge_embedding_weights_V_0_6_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_27"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:57 %edge_embed_V_28 = load i10 %edge_embedding_weights_V_0_7_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_28"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge81:7 %store_ln55 = store i32 %e_end, i32 %e_end_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge81:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="209" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="9">
<![CDATA[
.split2:20 %neighbor_tables_1_0_load = load i9 %neighbor_tables_1_0_addr

]]></Node>
<StgValue><ssdm name="neighbor_tables_1_0_load"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="7">
<![CDATA[
.split2:21 %zext_ln712_62 = zext i7 %neighbor_tables_1_0_load

]]></Node>
<StgValue><ssdm name="zext_ln712_62"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:22 %mul_ln712_13 = mul i11 %zext_ln712_62, i11 13

]]></Node>
<StgValue><ssdm name="mul_ln712_13"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:33 %mul_ln712_14 = mul i10 %zext_ln712_65, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln712_14"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:43 %mul_ln712_15 = mul i10 %zext_ln712_67, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln712_15"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:53 %mul_ln712_16 = mul i10 %zext_ln712_69, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln712_16"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="10">
<![CDATA[
.split2:83 %zext_ln712_76 = zext i10 %add_ln712_927

]]></Node>
<StgValue><ssdm name="zext_ln712_76"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:84 %edge_embedding_weights_V_0_4_addr_1 = getelementptr i16 %edge_embedding_weights_V_0_4, i64 0, i64 %zext_ln712_76

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_4_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="10">
<![CDATA[
.split2:86 %zext_ln712_77 = zext i10 %add_ln712_928

]]></Node>
<StgValue><ssdm name="zext_ln712_77"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:87 %edge_embedding_weights_V_0_4_addr_2 = getelementptr i16 %edge_embedding_weights_V_0_4, i64 0, i64 %zext_ln712_77

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_4_addr_2"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:89 %edge_embedding_weights_V_0_5_addr_1 = getelementptr i16 %edge_embedding_weights_V_0_5, i64 0, i64 %zext_ln712_76

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_5_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:90 %edge_embedding_weights_V_0_5_addr_2 = getelementptr i16 %edge_embedding_weights_V_0_5, i64 0, i64 %zext_ln712_77

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_5_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:92 %edge_embedding_weights_V_0_6_addr_1 = getelementptr i16 %edge_embedding_weights_V_0_6, i64 0, i64 %zext_ln712_76

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_6_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:93 %edge_embedding_weights_V_0_6_addr_2 = getelementptr i16 %edge_embedding_weights_V_0_6, i64 0, i64 %zext_ln712_77

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_6_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:95 %edge_embedding_weights_V_0_7_addr_1 = getelementptr i16 %edge_embedding_weights_V_0_7, i64 0, i64 %zext_ln712_76

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_7_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:96 %edge_embedding_weights_V_0_7_addr_2 = getelementptr i16 %edge_embedding_weights_V_0_7, i64 0, i64 %zext_ln712_77

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_7_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %mp_ins_M_elems_V_0_addr = getelementptr i16 %mp_ins_M_elems_V_0, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_0_addr"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="4">
<![CDATA[
:1 %mp_ins_M_elems_V_0_load = load i4 %mp_ins_M_elems_V_0_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_0_load"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %mp_ins_M_elems_V_1_addr = getelementptr i16 %mp_ins_M_elems_V_1, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_1_addr"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="4">
<![CDATA[
:3 %mp_ins_M_elems_V_1_load = load i4 %mp_ins_M_elems_V_1_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_1_load"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %mp_ins_M_elems_V_2_addr = getelementptr i16 %mp_ins_M_elems_V_2, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_2_addr"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="4">
<![CDATA[
:5 %mp_ins_M_elems_V_2_load = load i4 %mp_ins_M_elems_V_2_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_2_load"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %mp_ins_M_elems_V_3_addr = getelementptr i16 %mp_ins_M_elems_V_3, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_3_addr"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="4">
<![CDATA[
:7 %mp_ins_M_elems_V_3_load = load i4 %mp_ins_M_elems_V_3_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_3_load"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %mp_ins_M_elems_V_4_addr = getelementptr i16 %mp_ins_M_elems_V_4, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_4_addr"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="4">
<![CDATA[
:9 %mp_ins_M_elems_V_4_load = load i4 %mp_ins_M_elems_V_4_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_4_load"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %mp_ins_M_elems_V_5_addr = getelementptr i16 %mp_ins_M_elems_V_5, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_5_addr"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="4">
<![CDATA[
:11 %mp_ins_M_elems_V_5_load = load i4 %mp_ins_M_elems_V_5_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_5_load"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %mp_ins_M_elems_V_6_addr = getelementptr i16 %mp_ins_M_elems_V_6, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_6_addr"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="4">
<![CDATA[
:13 %mp_ins_M_elems_V_6_load = load i4 %mp_ins_M_elems_V_6_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_6_load"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %mp_ins_M_elems_V_7_addr = getelementptr i16 %mp_ins_M_elems_V_7, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_7_addr"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="4">
<![CDATA[
:15 %mp_ins_M_elems_V_7_load = load i4 %mp_ins_M_elems_V_7_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_7_load"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:0 %edge_embed_V_25 = load i10 %edge_embedding_weights_V_0_4_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_25"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:1 %edge_embedding_weights_V_0_4_load = load i10 %edge_embedding_weights_V_0_4_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_4_load"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:2 %edge_embedding_weights_V_0_4_load_1 = load i10 %edge_embedding_weights_V_0_4_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_4_load_1"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:4 %trunc_ln712_122 = trunc i16 %edge_embed_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln712_122"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:19 %edge_embed_V_26 = load i10 %edge_embedding_weights_V_0_5_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_26"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:20 %edge_embedding_weights_V_0_5_load = load i10 %edge_embedding_weights_V_0_5_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_5_load"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:21 %edge_embedding_weights_V_0_5_load_1 = load i10 %edge_embedding_weights_V_0_5_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_5_load_1"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:23 %trunc_ln712_126 = trunc i16 %edge_embed_V_26

]]></Node>
<StgValue><ssdm name="trunc_ln712_126"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:38 %edge_embed_V_27 = load i10 %edge_embedding_weights_V_0_6_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_27"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:39 %edge_embedding_weights_V_0_6_load = load i10 %edge_embedding_weights_V_0_6_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_6_load"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:40 %edge_embedding_weights_V_0_6_load_1 = load i10 %edge_embedding_weights_V_0_6_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_6_load_1"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:42 %trunc_ln712_130 = trunc i16 %edge_embed_V_27

]]></Node>
<StgValue><ssdm name="trunc_ln712_130"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:57 %edge_embed_V_28 = load i10 %edge_embedding_weights_V_0_7_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_28"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:58 %edge_embedding_weights_V_0_7_load = load i10 %edge_embedding_weights_V_0_7_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_7_load"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:59 %edge_embedding_weights_V_0_7_load_1 = load i10 %edge_embedding_weights_V_0_7_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_7_load_1"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:61 %trunc_ln712_134 = trunc i16 %edge_embed_V_28

]]></Node>
<StgValue><ssdm name="trunc_ln712_134"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="257" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:22 %mul_ln712_13 = mul i11 %zext_ln712_62, i11 13

]]></Node>
<StgValue><ssdm name="mul_ln712_13"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.split2:23 %tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %neighbor_tables_1_0_load, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split2:24 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %neighbor_tables_1_0_load, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="9">
<![CDATA[
.split2:25 %zext_ln712_63 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln712_63"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:26 %sub_ln712 = sub i11 %tmp, i11 %zext_ln712_63

]]></Node>
<StgValue><ssdm name="sub_ln712"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:33 %mul_ln712_14 = mul i10 %zext_ln712_65, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln712_14"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:43 %mul_ln712_15 = mul i10 %zext_ln712_67, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln712_15"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:53 %mul_ln712_16 = mul i10 %zext_ln712_69, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln712_16"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="4">
<![CDATA[
.split2:59 %zext_ln712_70 = zext i4 %select_ln43

]]></Node>
<StgValue><ssdm name="zext_ln712_70"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:61 %add_ln712_922 = add i10 %mul_ln712_14, i10 %zext_ln712_71

]]></Node>
<StgValue><ssdm name="add_ln712_922"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:64 %add_ln712_924 = add i10 %mul_ln712_15, i10 %zext_ln712_71

]]></Node>
<StgValue><ssdm name="add_ln712_924"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:67 %add_ln712_925 = add i10 %mul_ln712_16, i10 %zext_ln712_71

]]></Node>
<StgValue><ssdm name="add_ln712_925"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:103 %add_ln712_930 = add i11 %sub_ln712, i11 %zext_ln712_70

]]></Node>
<StgValue><ssdm name="add_ln712_930"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="11">
<![CDATA[
.split2:104 %zext_ln712_79 = zext i11 %add_ln712_930

]]></Node>
<StgValue><ssdm name="zext_ln712_79"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:105 %message9_addr = getelementptr i16 %message9, i64 0, i64 %zext_ln712_79

]]></Node>
<StgValue><ssdm name="message9_addr"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:106 %message10_addr = getelementptr i16 %message10, i64 0, i64 %zext_ln712_79

]]></Node>
<StgValue><ssdm name="message10_addr"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:107 %message11_addr = getelementptr i16 %message11, i64 0, i64 %zext_ln712_79

]]></Node>
<StgValue><ssdm name="message11_addr"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:108 %message12_addr = getelementptr i16 %message12, i64 0, i64 %zext_ln712_79

]]></Node>
<StgValue><ssdm name="message12_addr"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="4">
<![CDATA[
:1 %mp_ins_M_elems_V_0_load = load i4 %mp_ins_M_elems_V_0_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_0_load"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="4">
<![CDATA[
:3 %mp_ins_M_elems_V_1_load = load i4 %mp_ins_M_elems_V_1_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_1_load"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="4">
<![CDATA[
:5 %mp_ins_M_elems_V_2_load = load i4 %mp_ins_M_elems_V_2_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_2_load"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="4">
<![CDATA[
:7 %mp_ins_M_elems_V_3_load = load i4 %mp_ins_M_elems_V_3_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_3_load"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="4">
<![CDATA[
:9 %mp_ins_M_elems_V_4_load = load i4 %mp_ins_M_elems_V_4_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_4_load"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="4">
<![CDATA[
:11 %mp_ins_M_elems_V_5_load = load i4 %mp_ins_M_elems_V_5_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_5_load"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="4">
<![CDATA[
:13 %mp_ins_M_elems_V_6_load = load i4 %mp_ins_M_elems_V_6_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_6_load"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="4">
<![CDATA[
:15 %mp_ins_M_elems_V_7_load = load i4 %mp_ins_M_elems_V_7_addr

]]></Node>
<StgValue><ssdm name="mp_ins_M_elems_V_7_load"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:1 %edge_embedding_weights_V_0_4_load = load i10 %edge_embedding_weights_V_0_4_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_4_load"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:2 %edge_embedding_weights_V_0_4_load_1 = load i10 %edge_embedding_weights_V_0_4_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_4_load_1"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:5 %trunc_ln712_123 = trunc i16 %edge_embedding_weights_V_0_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln712_123"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:6 %trunc_ln712_124 = trunc i16 %edge_embedding_weights_V_0_4_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_124"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:11 %add_ln89_82 = add i15 %trunc_ln712_123, i15 %trunc_ln712_124

]]></Node>
<StgValue><ssdm name="add_ln89_82"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:16 %message9_load = load i11 %message9_addr

]]></Node>
<StgValue><ssdm name="message9_load"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:20 %edge_embedding_weights_V_0_5_load = load i10 %edge_embedding_weights_V_0_5_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_5_load"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:21 %edge_embedding_weights_V_0_5_load_1 = load i10 %edge_embedding_weights_V_0_5_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_5_load_1"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:24 %trunc_ln712_127 = trunc i16 %edge_embedding_weights_V_0_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln712_127"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:25 %trunc_ln712_128 = trunc i16 %edge_embedding_weights_V_0_5_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_128"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:30 %add_ln89_85 = add i15 %trunc_ln712_127, i15 %trunc_ln712_128

]]></Node>
<StgValue><ssdm name="add_ln89_85"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:35 %message10_load = load i11 %message10_addr

]]></Node>
<StgValue><ssdm name="message10_load"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:39 %edge_embedding_weights_V_0_6_load = load i10 %edge_embedding_weights_V_0_6_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_6_load"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:40 %edge_embedding_weights_V_0_6_load_1 = load i10 %edge_embedding_weights_V_0_6_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_6_load_1"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:43 %trunc_ln712_131 = trunc i16 %edge_embedding_weights_V_0_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln712_131"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:44 %trunc_ln712_132 = trunc i16 %edge_embedding_weights_V_0_6_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_132"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:49 %add_ln89_88 = add i15 %trunc_ln712_131, i15 %trunc_ln712_132

]]></Node>
<StgValue><ssdm name="add_ln89_88"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:54 %message11_load = load i11 %message11_addr

]]></Node>
<StgValue><ssdm name="message11_load"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:58 %edge_embedding_weights_V_0_7_load = load i10 %edge_embedding_weights_V_0_7_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_7_load"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:59 %edge_embedding_weights_V_0_7_load_1 = load i10 %edge_embedding_weights_V_0_7_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_7_load_1"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:62 %trunc_ln712_135 = trunc i16 %edge_embedding_weights_V_0_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln712_135"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:63 %trunc_ln712_136 = trunc i16 %edge_embedding_weights_V_0_7_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_136"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:68 %add_ln89_91 = add i15 %trunc_ln712_135, i15 %trunc_ln712_136

]]></Node>
<StgValue><ssdm name="add_ln89_91"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:73 %message12_load = load i11 %message12_addr

]]></Node>
<StgValue><ssdm name="message12_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="308" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:22 %mul_ln712_13 = mul i11 %zext_ln712_62, i11 13

]]></Node>
<StgValue><ssdm name="mul_ln712_13"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:61 %add_ln712_922 = add i10 %mul_ln712_14, i10 %zext_ln712_71

]]></Node>
<StgValue><ssdm name="add_ln712_922"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="10">
<![CDATA[
.split2:62 %zext_ln712_72 = zext i10 %add_ln712_922

]]></Node>
<StgValue><ssdm name="zext_ln712_72"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:63 %edge_embedding_weights_V_0_0_addr = getelementptr i16 %edge_embedding_weights_V_0_0, i64 0, i64 %zext_ln712_72

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_0_addr"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:64 %add_ln712_924 = add i10 %mul_ln712_15, i10 %zext_ln712_71

]]></Node>
<StgValue><ssdm name="add_ln712_924"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="10">
<![CDATA[
.split2:65 %zext_ln712_73 = zext i10 %add_ln712_924

]]></Node>
<StgValue><ssdm name="zext_ln712_73"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:66 %edge_embedding_weights_V_0_0_addr_1 = getelementptr i16 %edge_embedding_weights_V_0_0, i64 0, i64 %zext_ln712_73

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split2:67 %add_ln712_925 = add i10 %mul_ln712_16, i10 %zext_ln712_71

]]></Node>
<StgValue><ssdm name="add_ln712_925"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="10">
<![CDATA[
.split2:68 %zext_ln712_74 = zext i10 %add_ln712_925

]]></Node>
<StgValue><ssdm name="zext_ln712_74"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:69 %edge_embedding_weights_V_0_0_addr_2 = getelementptr i16 %edge_embedding_weights_V_0_0, i64 0, i64 %zext_ln712_74

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_0_addr_2"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:70 %edge_embedding_weights_V_0_1_addr = getelementptr i16 %edge_embedding_weights_V_0_1, i64 0, i64 %zext_ln712_72

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_1_addr"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:71 %edge_embedding_weights_V_0_1_addr_1 = getelementptr i16 %edge_embedding_weights_V_0_1, i64 0, i64 %zext_ln712_73

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:72 %edge_embedding_weights_V_0_1_addr_2 = getelementptr i16 %edge_embedding_weights_V_0_1, i64 0, i64 %zext_ln712_74

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_1_addr_2"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:73 %edge_embedding_weights_V_0_2_addr = getelementptr i16 %edge_embedding_weights_V_0_2, i64 0, i64 %zext_ln712_72

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_2_addr"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:74 %edge_embedding_weights_V_0_2_addr_1 = getelementptr i16 %edge_embedding_weights_V_0_2, i64 0, i64 %zext_ln712_73

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_2_addr_1"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:75 %edge_embedding_weights_V_0_2_addr_2 = getelementptr i16 %edge_embedding_weights_V_0_2, i64 0, i64 %zext_ln712_74

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_2_addr_2"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:76 %edge_embedding_weights_V_0_3_addr = getelementptr i16 %edge_embedding_weights_V_0_3, i64 0, i64 %zext_ln712_72

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_3_addr"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:77 %edge_embedding_weights_V_0_3_addr_1 = getelementptr i16 %edge_embedding_weights_V_0_3, i64 0, i64 %zext_ln712_73

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_3_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:78 %edge_embedding_weights_V_0_3_addr_2 = getelementptr i16 %edge_embedding_weights_V_0_3, i64 0, i64 %zext_ln712_74

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_3_addr_2"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:97 %add_ln712_929 = add i11 %mul_ln712_13, i11 %zext_ln712_70

]]></Node>
<StgValue><ssdm name="add_ln712_929"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:0 %empty = phi i16 %mp_ins_M_elems_V_7_load, void, i16 %p_0_0_0_0_7_0, void

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:1 %empty_260 = phi i16 %mp_ins_M_elems_V_6_load, void, i16 %p_0_0_0_0_6_0, void

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:2 %empty_261 = phi i16 %mp_ins_M_elems_V_5_load, void, i16 %p_0_0_0_0_5_0, void

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:3 %empty_262 = phi i16 %mp_ins_M_elems_V_4_load, void, i16 %p_0_0_0_0_4_0, void

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:8 %edge_embed_V = load i10 %edge_embedding_weights_V_0_0_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:9 %edge_embedding_weights_V_0_0_load = load i10 %edge_embedding_weights_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_0_load"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:10 %edge_embedding_weights_V_0_0_load_1 = load i10 %edge_embedding_weights_V_0_0_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_0_load_1"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:27 %edge_embed_V_22 = load i10 %edge_embedding_weights_V_0_1_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_22"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:28 %edge_embedding_weights_V_0_1_load = load i10 %edge_embedding_weights_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_1_load"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:29 %edge_embedding_weights_V_0_1_load_1 = load i10 %edge_embedding_weights_V_0_1_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_1_load_1"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:46 %edge_embed_V_23 = load i10 %edge_embedding_weights_V_0_2_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_23"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:47 %edge_embedding_weights_V_0_2_load = load i10 %edge_embedding_weights_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_2_load"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:48 %edge_embedding_weights_V_0_2_load_1 = load i10 %edge_embedding_weights_V_0_2_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_2_load_1"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:65 %edge_embed_V_24 = load i10 %edge_embedding_weights_V_0_3_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_24"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:66 %edge_embedding_weights_V_0_3_load = load i10 %edge_embedding_weights_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_3_load"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:67 %edge_embedding_weights_V_0_3_load_1 = load i10 %edge_embedding_weights_V_0_3_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_3_load_1"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:3 %trunc_ln712_121 = trunc i16 %empty_262

]]></Node>
<StgValue><ssdm name="trunc_ln712_121"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:7 %add_ln712_908 = add i16 %edge_embed_V_25, i16 %edge_embedding_weights_V_0_4_load

]]></Node>
<StgValue><ssdm name="add_ln712_908"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:8 %add_ln712_909 = add i16 %edge_embedding_weights_V_0_4_load_1, i16 %empty_262

]]></Node>
<StgValue><ssdm name="add_ln712_909"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:9 %total_embed_V_25 = add i16 %add_ln712_909, i16 %add_ln712_908

]]></Node>
<StgValue><ssdm name="total_embed_V_25"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:10 %add_ln89_81 = add i15 %trunc_ln712_122, i15 %trunc_ln712_121

]]></Node>
<StgValue><ssdm name="add_ln89_81"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:12 %add_ln89_83 = add i15 %add_ln89_82, i15 %add_ln89_81

]]></Node>
<StgValue><ssdm name="add_ln89_83"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:13 %p_Result_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_25, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_428"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:14 %select_ln24_28 = select i1 %p_Result_428, i15 0, i15 %add_ln89_83

]]></Node>
<StgValue><ssdm name="select_ln24_28"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:15 %zext_ln712_25 = zext i15 %select_ln24_28

]]></Node>
<StgValue><ssdm name="zext_ln712_25"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:16 %message9_load = load i11 %message9_addr

]]></Node>
<StgValue><ssdm name="message9_load"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:17 %add_ln712_911 = add i16 %message9_load, i16 %zext_ln712_25

]]></Node>
<StgValue><ssdm name="add_ln712_911"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:22 %trunc_ln712_125 = trunc i16 %empty_261

]]></Node>
<StgValue><ssdm name="trunc_ln712_125"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:26 %add_ln712_912 = add i16 %edge_embed_V_26, i16 %edge_embedding_weights_V_0_5_load

]]></Node>
<StgValue><ssdm name="add_ln712_912"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:27 %add_ln712_913 = add i16 %edge_embedding_weights_V_0_5_load_1, i16 %empty_261

]]></Node>
<StgValue><ssdm name="add_ln712_913"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:28 %total_embed_V_26 = add i16 %add_ln712_913, i16 %add_ln712_912

]]></Node>
<StgValue><ssdm name="total_embed_V_26"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:29 %add_ln89_84 = add i15 %trunc_ln712_126, i15 %trunc_ln712_125

]]></Node>
<StgValue><ssdm name="add_ln89_84"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:31 %add_ln89_86 = add i15 %add_ln89_85, i15 %add_ln89_84

]]></Node>
<StgValue><ssdm name="add_ln89_86"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:32 %p_Result_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_26, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_429"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:33 %select_ln24_29 = select i1 %p_Result_429, i15 0, i15 %add_ln89_86

]]></Node>
<StgValue><ssdm name="select_ln24_29"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:34 %zext_ln712_26 = zext i15 %select_ln24_29

]]></Node>
<StgValue><ssdm name="zext_ln712_26"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:35 %message10_load = load i11 %message10_addr

]]></Node>
<StgValue><ssdm name="message10_load"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:36 %add_ln712_915 = add i16 %message10_load, i16 %zext_ln712_26

]]></Node>
<StgValue><ssdm name="add_ln712_915"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:41 %trunc_ln712_129 = trunc i16 %empty_260

]]></Node>
<StgValue><ssdm name="trunc_ln712_129"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:45 %add_ln712_916 = add i16 %edge_embed_V_27, i16 %edge_embedding_weights_V_0_6_load

]]></Node>
<StgValue><ssdm name="add_ln712_916"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:46 %add_ln712_917 = add i16 %edge_embedding_weights_V_0_6_load_1, i16 %empty_260

]]></Node>
<StgValue><ssdm name="add_ln712_917"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:47 %total_embed_V_27 = add i16 %add_ln712_917, i16 %add_ln712_916

]]></Node>
<StgValue><ssdm name="total_embed_V_27"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:48 %add_ln89_87 = add i15 %trunc_ln712_130, i15 %trunc_ln712_129

]]></Node>
<StgValue><ssdm name="add_ln89_87"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:50 %add_ln89_89 = add i15 %add_ln89_88, i15 %add_ln89_87

]]></Node>
<StgValue><ssdm name="add_ln89_89"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:51 %p_Result_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_27, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_430"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:52 %select_ln24_30 = select i1 %p_Result_430, i15 0, i15 %add_ln89_89

]]></Node>
<StgValue><ssdm name="select_ln24_30"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:53 %zext_ln712_27 = zext i15 %select_ln24_30

]]></Node>
<StgValue><ssdm name="zext_ln712_27"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:54 %message11_load = load i11 %message11_addr

]]></Node>
<StgValue><ssdm name="message11_load"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:55 %add_ln712_919 = add i16 %message11_load, i16 %zext_ln712_27

]]></Node>
<StgValue><ssdm name="add_ln712_919"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:60 %trunc_ln712_133 = trunc i16 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln712_133"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:64 %add_ln712_920 = add i16 %edge_embed_V_28, i16 %edge_embedding_weights_V_0_7_load

]]></Node>
<StgValue><ssdm name="add_ln712_920"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:65 %add_ln712_921 = add i16 %edge_embedding_weights_V_0_7_load_1, i16 %empty

]]></Node>
<StgValue><ssdm name="add_ln712_921"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:66 %total_embed_V_28 = add i16 %add_ln712_921, i16 %add_ln712_920

]]></Node>
<StgValue><ssdm name="total_embed_V_28"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:67 %add_ln89_90 = add i15 %trunc_ln712_134, i15 %trunc_ln712_133

]]></Node>
<StgValue><ssdm name="add_ln89_90"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:69 %add_ln89_92 = add i15 %add_ln89_91, i15 %add_ln89_90

]]></Node>
<StgValue><ssdm name="add_ln89_92"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:70 %p_Result_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_28, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_431"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:71 %select_ln24_31 = select i1 %p_Result_431, i15 0, i15 %add_ln89_92

]]></Node>
<StgValue><ssdm name="select_ln24_31"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:72 %zext_ln712_28 = zext i15 %select_ln24_31

]]></Node>
<StgValue><ssdm name="zext_ln712_28"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:73 %message12_load = load i11 %message12_addr

]]></Node>
<StgValue><ssdm name="message12_load"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:74 %add_ln712_923 = add i16 %message12_load, i16 %zext_ln712_28

]]></Node>
<StgValue><ssdm name="add_ln712_923"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_1_VITIS_LOOP_50_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 520, i64 130

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split2:97 %add_ln712_929 = add i11 %mul_ln712_13, i11 %zext_ln712_70

]]></Node>
<StgValue><ssdm name="add_ln712_929"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="11">
<![CDATA[
.split2:98 %zext_ln712_78 = zext i11 %add_ln712_929

]]></Node>
<StgValue><ssdm name="zext_ln712_78"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:99 %message_addr = getelementptr i16 %message, i64 0, i64 %zext_ln712_78

]]></Node>
<StgValue><ssdm name="message_addr"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:100 %message6_addr = getelementptr i16 %message6, i64 0, i64 %zext_ln712_78

]]></Node>
<StgValue><ssdm name="message6_addr"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:101 %message7_addr = getelementptr i16 %message7, i64 0, i64 %zext_ln712_78

]]></Node>
<StgValue><ssdm name="message7_addr"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:102 %message8_addr = getelementptr i16 %message8, i64 0, i64 %zext_ln712_78

]]></Node>
<StgValue><ssdm name="message8_addr"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:109 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:110 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:4 %empty_263 = phi i16 %mp_ins_M_elems_V_3_load, void, i16 %p_0_0_0_0_3_0, void

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:5 %empty_264 = phi i16 %mp_ins_M_elems_V_2_load, void, i16 %p_0_0_0_0_2_0, void

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:6 %empty_265 = phi i16 %mp_ins_M_elems_V_1_load, void, i16 %p_0_0_0_0_1_0, void

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:7 %empty_266 = phi i16 %mp_ins_M_elems_V_0_load, void, i16 %p_0_0_0_0_0_0, void

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:8 %edge_embed_V = load i10 %edge_embedding_weights_V_0_0_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:9 %edge_embedding_weights_V_0_0_load = load i10 %edge_embedding_weights_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_0_load"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:10 %edge_embedding_weights_V_0_0_load_1 = load i10 %edge_embedding_weights_V_0_0_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_0_load_1"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:11 %trunc_ln712_105 = trunc i16 %empty_266

]]></Node>
<StgValue><ssdm name="trunc_ln712_105"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:12 %trunc_ln712_106 = trunc i16 %edge_embed_V

]]></Node>
<StgValue><ssdm name="trunc_ln712_106"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:13 %trunc_ln712_107 = trunc i16 %edge_embedding_weights_V_0_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln712_107"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:14 %trunc_ln712_108 = trunc i16 %edge_embedding_weights_V_0_0_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_108"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:16 %add_ln712_893 = add i16 %edge_embedding_weights_V_0_0_load_1, i16 %empty_266

]]></Node>
<StgValue><ssdm name="add_ln712_893"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:19 %add_ln89_70 = add i15 %trunc_ln712_107, i15 %trunc_ln712_108

]]></Node>
<StgValue><ssdm name="add_ln89_70"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:24 %message_load = load i11 %message_addr

]]></Node>
<StgValue><ssdm name="message_load"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:27 %edge_embed_V_22 = load i10 %edge_embedding_weights_V_0_1_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_22"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:28 %edge_embedding_weights_V_0_1_load = load i10 %edge_embedding_weights_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_1_load"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:29 %edge_embedding_weights_V_0_1_load_1 = load i10 %edge_embedding_weights_V_0_1_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_1_load_1"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:30 %trunc_ln712_109 = trunc i16 %empty_265

]]></Node>
<StgValue><ssdm name="trunc_ln712_109"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:31 %trunc_ln712_110 = trunc i16 %edge_embed_V_22

]]></Node>
<StgValue><ssdm name="trunc_ln712_110"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:32 %trunc_ln712_111 = trunc i16 %edge_embedding_weights_V_0_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln712_111"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:33 %trunc_ln712_112 = trunc i16 %edge_embedding_weights_V_0_1_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_112"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:35 %add_ln712_897 = add i16 %edge_embedding_weights_V_0_1_load_1, i16 %empty_265

]]></Node>
<StgValue><ssdm name="add_ln712_897"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:38 %add_ln89_73 = add i15 %trunc_ln712_111, i15 %trunc_ln712_112

]]></Node>
<StgValue><ssdm name="add_ln89_73"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:43 %message6_load = load i11 %message6_addr

]]></Node>
<StgValue><ssdm name="message6_load"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:46 %edge_embed_V_23 = load i10 %edge_embedding_weights_V_0_2_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_23"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:47 %edge_embedding_weights_V_0_2_load = load i10 %edge_embedding_weights_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_2_load"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:48 %edge_embedding_weights_V_0_2_load_1 = load i10 %edge_embedding_weights_V_0_2_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_2_load_1"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:49 %trunc_ln712_113 = trunc i16 %empty_264

]]></Node>
<StgValue><ssdm name="trunc_ln712_113"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:50 %trunc_ln712_114 = trunc i16 %edge_embed_V_23

]]></Node>
<StgValue><ssdm name="trunc_ln712_114"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:51 %trunc_ln712_115 = trunc i16 %edge_embedding_weights_V_0_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln712_115"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:52 %trunc_ln712_116 = trunc i16 %edge_embedding_weights_V_0_2_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_116"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:54 %add_ln712_901 = add i16 %edge_embedding_weights_V_0_2_load_1, i16 %empty_264

]]></Node>
<StgValue><ssdm name="add_ln712_901"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:57 %add_ln89_76 = add i15 %trunc_ln712_115, i15 %trunc_ln712_116

]]></Node>
<StgValue><ssdm name="add_ln89_76"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:62 %message7_load = load i11 %message7_addr

]]></Node>
<StgValue><ssdm name="message7_load"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:65 %edge_embed_V_24 = load i10 %edge_embedding_weights_V_0_3_addr

]]></Node>
<StgValue><ssdm name="edge_embed_V_24"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:66 %edge_embedding_weights_V_0_3_load = load i10 %edge_embedding_weights_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_3_load"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:67 %edge_embedding_weights_V_0_3_load_1 = load i10 %edge_embedding_weights_V_0_3_addr_2

]]></Node>
<StgValue><ssdm name="edge_embedding_weights_V_0_3_load_1"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:68 %trunc_ln712_117 = trunc i16 %empty_263

]]></Node>
<StgValue><ssdm name="trunc_ln712_117"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:69 %trunc_ln712_118 = trunc i16 %edge_embed_V_24

]]></Node>
<StgValue><ssdm name="trunc_ln712_118"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:70 %trunc_ln712_119 = trunc i16 %edge_embedding_weights_V_0_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln712_119"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:71 %trunc_ln712_120 = trunc i16 %edge_embedding_weights_V_0_3_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_120"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:73 %add_ln712_905 = add i16 %edge_embedding_weights_V_0_3_load_1, i16 %empty_263

]]></Node>
<StgValue><ssdm name="add_ln712_905"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:76 %add_ln89_79 = add i15 %trunc_ln712_119, i15 %trunc_ln712_120

]]></Node>
<StgValue><ssdm name="add_ln89_79"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:81 %message8_load = load i11 %message8_addr

]]></Node>
<StgValue><ssdm name="message8_load"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:18 %store_ln712 = store i16 %add_ln712_911, i11 %message9_addr

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:37 %store_ln712 = store i16 %add_ln712_915, i11 %message10_addr

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:56 %store_ln712 = store i16 %add_ln712_919, i11 %message11_addr

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:75 %store_ln712 = store i16 %add_ln712_923, i11 %message12_addr

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54.4:76 %br_ln91 = br void %._crit_edge81

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="447" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:15 %add_ln712 = add i16 %edge_embed_V, i16 %edge_embedding_weights_V_0_0_load

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:17 %total_embed_V = add i16 %add_ln712_893, i16 %add_ln712

]]></Node>
<StgValue><ssdm name="total_embed_V"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:18 %add_ln89 = add i15 %trunc_ln712_106, i15 %trunc_ln712_105

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:20 %add_ln89_71 = add i15 %add_ln89_70, i15 %add_ln89

]]></Node>
<StgValue><ssdm name="add_ln89_71"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:21 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:22 %select_ln24 = select i1 %p_Result_s, i15 0, i15 %add_ln89_71

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:23 %zext_ln712 = zext i15 %select_ln24

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:24 %message_load = load i11 %message_addr

]]></Node>
<StgValue><ssdm name="message_load"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:25 %add_ln712_895 = add i16 %message_load, i16 %zext_ln712

]]></Node>
<StgValue><ssdm name="add_ln712_895"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:34 %add_ln712_896 = add i16 %edge_embed_V_22, i16 %edge_embedding_weights_V_0_1_load

]]></Node>
<StgValue><ssdm name="add_ln712_896"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:36 %total_embed_V_22 = add i16 %add_ln712_897, i16 %add_ln712_896

]]></Node>
<StgValue><ssdm name="total_embed_V_22"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:37 %add_ln89_72 = add i15 %trunc_ln712_110, i15 %trunc_ln712_109

]]></Node>
<StgValue><ssdm name="add_ln89_72"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:39 %add_ln89_74 = add i15 %add_ln89_73, i15 %add_ln89_72

]]></Node>
<StgValue><ssdm name="add_ln89_74"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:40 %p_Result_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_22, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_425"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:41 %select_ln24_25 = select i1 %p_Result_425, i15 0, i15 %add_ln89_74

]]></Node>
<StgValue><ssdm name="select_ln24_25"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:42 %zext_ln712_22 = zext i15 %select_ln24_25

]]></Node>
<StgValue><ssdm name="zext_ln712_22"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:43 %message6_load = load i11 %message6_addr

]]></Node>
<StgValue><ssdm name="message6_load"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:44 %add_ln712_899 = add i16 %message6_load, i16 %zext_ln712_22

]]></Node>
<StgValue><ssdm name="add_ln712_899"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:53 %add_ln712_900 = add i16 %edge_embed_V_23, i16 %edge_embedding_weights_V_0_2_load

]]></Node>
<StgValue><ssdm name="add_ln712_900"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:55 %total_embed_V_23 = add i16 %add_ln712_901, i16 %add_ln712_900

]]></Node>
<StgValue><ssdm name="total_embed_V_23"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:56 %add_ln89_75 = add i15 %trunc_ln712_114, i15 %trunc_ln712_113

]]></Node>
<StgValue><ssdm name="add_ln89_75"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:58 %add_ln89_77 = add i15 %add_ln89_76, i15 %add_ln89_75

]]></Node>
<StgValue><ssdm name="add_ln89_77"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:59 %p_Result_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_23, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_426"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:60 %select_ln24_26 = select i1 %p_Result_426, i15 0, i15 %add_ln89_77

]]></Node>
<StgValue><ssdm name="select_ln24_26"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:61 %zext_ln712_23 = zext i15 %select_ln24_26

]]></Node>
<StgValue><ssdm name="zext_ln712_23"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:62 %message7_load = load i11 %message7_addr

]]></Node>
<StgValue><ssdm name="message7_load"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:63 %add_ln712_903 = add i16 %message7_load, i16 %zext_ln712_23

]]></Node>
<StgValue><ssdm name="add_ln712_903"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:72 %add_ln712_904 = add i16 %edge_embed_V_24, i16 %edge_embedding_weights_V_0_3_load

]]></Node>
<StgValue><ssdm name="add_ln712_904"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:74 %total_embed_V_24 = add i16 %add_ln712_905, i16 %add_ln712_904

]]></Node>
<StgValue><ssdm name="total_embed_V_24"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:75 %add_ln89_78 = add i15 %trunc_ln712_118, i15 %trunc_ln712_117

]]></Node>
<StgValue><ssdm name="add_ln89_78"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:77 %add_ln89_80 = add i15 %add_ln89_79, i15 %add_ln89_78

]]></Node>
<StgValue><ssdm name="add_ln89_80"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:78 %p_Result_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %total_embed_V_24, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_427"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:79 %select_ln24_27 = select i1 %p_Result_427, i15 0, i15 %add_ln89_80

]]></Node>
<StgValue><ssdm name="select_ln24_27"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:80 %zext_ln712_24 = zext i15 %select_ln24_27

]]></Node>
<StgValue><ssdm name="zext_ln712_24"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:81 %message8_load = load i11 %message8_addr

]]></Node>
<StgValue><ssdm name="message8_load"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:82 %add_ln712_907 = add i16 %message8_load, i16 %zext_ln712_24

]]></Node>
<StgValue><ssdm name="add_ln712_907"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0">
<![CDATA[
._crit_edge.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="483" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:26 %store_ln712 = store i16 %add_ln712_895, i11 %message_addr

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:45 %store_ln712 = store i16 %add_ln712_899, i11 %message6_addr

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:64 %store_ln712 = store i16 %add_ln712_903, i11 %message7_addr

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i54:83 %store_ln712 = store i16 %add_ln712_907, i11 %message8_addr

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
