ENOMEM	,	V_20
NV10_RAMFC	,	F_4
NV03_PFIFO_RAMHT	,	V_60
NV04_PFIFO_CACHE1_DMA_CTL	,	V_51
NV03_PFIFO_CACHE1_PUSH1	,	V_3
NV04_PFIFO_CACHE1_DMA_DCOUNT	,	V_35
NV04_PFIFO_CACHE1_PULL1	,	V_39
dev_priv	,	V_8
NV04_PFIFO_CACHE1_DMA_PUSH	,	V_50
NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES	,	V_24
mode	,	V_72
nv_rd32	,	F_2
pdev	,	V_18
NV04_PFIFO_CACHE1_DMA_PUT	,	V_31
drm_device	,	V_1
nouveau_irq_register	,	F_19
dev	,	V_2
nv10_fifo_init_ramxx	,	F_17
tmp	,	V_30
enable	,	V_69
NV_PFIFO_CACHE1_BIG_ENDIAN	,	V_27
id	,	V_11
nouveau_channel	,	V_5
ret	,	V_12
nv10_fifo_load_context	,	F_14
NV04_PFIFO_CACHE1_DMA_INSTANCE	,	V_34
NVOBJ_FLAG_ZERO_ALLOC	,	V_14
nouveau_fifo_engine	,	V_52
bits	,	V_62
nv_wr32	,	F_11
NV_PMC_ENABLE_PFIFO	,	V_59
NV03_USER	,	F_8
ioremap	,	F_6
ramfc	,	V_16
ramro	,	V_65
nv10_fifo_channel_id	,	F_1
NVOBJ_FLAG_ZERO_FREE	,	V_15
pci_resource_start	,	F_7
channels	,	V_57
PAGE_SIZE	,	V_19
NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES	,	V_25
fc	,	V_10
NV03_PFIFO_CACHE1_GET	,	V_47
channel_id	,	V_56
nv10_fifo_create_context	,	F_3
NV04_PFIFO_CACHE1_ENGINE	,	V_38
NV10_PFIFO_CACHE1_DMA_SUBROUTINE	,	V_46
reassign	,	V_70
NV04_PFIFO_CACHE1_DMA_GET	,	V_32
nv10_fifo_init	,	F_20
drm_nouveau_private	,	V_7
out	,	V_41
NV03_PMC_ENABLE	,	V_58
NV04_PFIFO_CACHE1_DMA_FETCH	,	V_37
nv_ri32	,	F_13
NV10_PFIFO_CACHE1_ACQUIRE_TIMESTAMP	,	V_43
engine	,	V_54
NV03_PFIFO_RAMRO	,	V_64
NV03_PFIFO_RAMFC	,	V_66
NV10_PFIFO_CACHE1_SEMAPHORE	,	V_45
pushbuf_base	,	V_21
NV04_PFIFO_MODE	,	V_28
ramht	,	V_61
nv10_fifo_unload_context	,	F_15
NV10_RAMFC__SIZE	,	V_13
NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8	,	V_26
fifo	,	V_55
nv10_fifo_init_reset	,	F_16
pfifo	,	V_53
uint32_t	,	T_1
i	,	V_68
nv10_fifo_do_load_context	,	F_12
chipset	,	V_40
NV03_PFIFO_CACHE1_PUSH1_DMA	,	V_49
pinst	,	V_23
NV10_PFIFO_CACHE1_PUSH1_CHID_MASK	,	V_4
chid	,	V_29
gpuobj	,	V_63
ptr	,	V_71
__BIG_ENDIAN	,	F_10
NV10_PFIFO_CACHE1_ACQUIRE_VALUE	,	V_42
NV10_PFIFO_CACHE1_ACQUIRE_TIMEOUT	,	V_44
dev_private	,	V_9
nv_wi32	,	F_9
nouveau_gpuobj_new_fake	,	F_5
nv04_fifo_isr	,	V_67
NV03_PFIFO_CACHE1_PUT	,	V_48
NV04_PFIFO_CACHE1_DMA_STATE	,	V_36
NV10_PFIFO_CACHE1_REF_CNT	,	V_33
chan	,	V_6
nv10_fifo_init_intr	,	F_18
user	,	V_17
pushbuf	,	V_22
