FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */

#ifndef __ASM_CSKY_REGDEF_H
#define __ASM_CSKY_REGDEF_H
/* bench 11198.0.0 917b284e3f6e */
/* bench 11198.0.1 439cdb088e36 */
/* bench 11198.0.2 41eb811f7868 */
/* bench 11198.0.3 b7d642c50e25 */
/* bench 11198.0.4 b93dffb6a81f */
/* bench 20541.1.0 ee07b2110b69 */
/* bench 20541.1.1 2bae7d07d2a7 */
/* bench 20541.1.2 316e6f5d4752 */
/* bench 20541.1.3 e987b76525be */
/* bench 20541.1.4 04923bd93be8 */
/* bench 11198.0.5 d6873a7eb4a2 */
/* bench 11198.0.6 ef839c2d3b9e */
/* bench 11198.0.7 cf60fe76d92b */
/* bench 11198.0.8 8fe84d5cd113 */
/* bench 11198.0.9 7cca5fe78a67 */
/* bench 11198.0.10 6aa817a53806 */
/* bench 11198.0.11 77049dc61faa */
/* bench 11198.0.12 fbd4925e274c */
/* bench 11198.0.13 77bf2ce0ec2b */
/* bench 11198.0.14 2aa78b00be52 */

#ifdef __ASSEMBLY__
#define syscallid	r1
#else
#define syscallid	"r1"
#endif

#define regs_syscallid(regs) regs->regs[9]
#define regs_fp(regs) regs->regs[2]

/*
 * PSR format:
 * | 31 | 30-24 | 23-16 | 15 14 | 13-0 |
 *   S     CPID     VEC     TM
 *
 *    S: Super Mode
 * CPID: Coprocessor id, only 15 for MMU
 *  VEC: Exception Number
 *   TM: Trace Mode
 */
#define DEFAULT_PSR_VALUE	0x8f000000

#define SYSTRACE_SAVENUM	2

#define TRAP0_SIZE		2

#endif /* __ASM_CSKY_REGDEF_H */
