

================================================================
== Vivado HLS Report for 'planar2x_c'
================================================================
* Date:           Tue May 26 01:05:42 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.128|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 16 
7 --> 8 
8 --> 9 
9 --> 10 14 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 6 
16 --> 17 19 
17 --> 18 
18 --> 16 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_addr = getelementptr [8 x i32]* %src, i64 0, i64 0" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16]   --->   Operation 20 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.42ns)   --->   "%src_load = load i32* %src_addr, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:21]   --->   Operation 21 'load' 'src_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %src) nounwind, !map !13"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %dst) nounwind, !map !19"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %srcWidth) nounwind, !map !23"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %srcHeight) nounwind, !map !29"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %srcStride) nounwind, !map !33"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dstStride) nounwind, !map !37"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%dstStride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dstStride) nounwind" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16]   --->   Operation 28 'read' 'dstStride_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%srcStride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %srcStride) nounwind" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16]   --->   Operation 29 'read' 'srcStride_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%srcHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %srcHeight) nounwind" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16]   --->   Operation 30 'read' 'srcHeight_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%srcWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %srcWidth) nounwind" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16]   --->   Operation 31 'read' 'srcWidth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr [8 x i32]* %dst, i64 0, i64 0" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16]   --->   Operation 32 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @planar2x_c_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (1.42ns)   --->   "%src_load = load i32* %src_addr, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:21]   --->   Operation 34 'load' 'src_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (1.42ns)   --->   "store i32 %src_load, i32* %dst_addr, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:21]   --->   Operation 35 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %srcWidth_read to i5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:24]   --->   Operation 36 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln24 = add nsw i32 -1, %srcWidth_read" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:24]   --->   Operation 37 'add' 'add_ln24' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.06ns)   --->   "br label %1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:24]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.06>

State 3 <SV = 2> <Delay = 3.19>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%x_0 = phi i31 [ 0, %0 ], [ %x, %2 ]"   --->   Operation 39 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i31 %x_0 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:24]   --->   Operation 40 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.54ns)   --->   "%icmp_ln24 = icmp slt i32 %zext_ln24, %add_ln24" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:24]   --->   Operation 41 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "%x = add i31 %x_0, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 42 'add' 'x' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %3" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:24]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i31 %x_0 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 44 'zext' 'zext_ln25' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln25" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 45 'getelementptr' 'src_addr_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.42ns)   --->   "%src_load_1 = load i32* %src_addr_1, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 46 'load' 'src_load_1' <Predicate = (icmp_ln24)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i31 %x to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 47 'zext' 'zext_ln25_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln25_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 48 'getelementptr' 'src_addr_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.42ns)   --->   "%src_load_2 = load i32* %src_addr_2, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 49 'load' 'src_load_2' <Predicate = (icmp_ln24)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i32 %add_ln24 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 50 'sext' 'sext_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr [8 x i32]* %src, i64 0, i64 %sext_ln28" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 51 'getelementptr' 'src_addr_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.42ns)   --->   "%src_load_3 = load i32* %src_addr_3, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 52 'load' 'src_load_3' <Predicate = (!icmp_ln24)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 53 [1/2] (1.42ns)   --->   "%src_load_1 = load i32* %src_addr_1, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 53 'load' 'src_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i32 %src_load_1, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 54 'shl' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln25 = sub i32 %shl_ln25, %src_load_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 55 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/2] (1.42ns)   --->   "%src_load_2 = load i32* %src_addr_2, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 56 'load' 'src_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 57 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln25_1 = add nsw i32 %src_load_2, %sub_ln25" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 57 'add' 'add_ln25_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln25_1, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 58 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i30 %trunc_ln1 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 59 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %x_0, i1 false)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln25 = or i32 %shl_ln, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 61 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i32 %or_ln25 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 62 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%dst_addr_1 = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln25_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 63 'getelementptr' 'dst_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.42ns)   --->   "store i32 %sext_ln25, i32* %dst_addr_1, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i32 %src_load_2, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:26]   --->   Operation 65 'shl' 'shl_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26 = sub i32 %shl_ln26, %src_load_2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:26]   --->   Operation 66 'sub' 'sub_ln26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln26 = add nsw i32 %src_load_1, %sub_ln26" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:26]   --->   Operation 67 'add' 'add_ln26' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln26, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:26]   --->   Operation 68 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i30 %trunc_ln2 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:26]   --->   Operation 69 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln26_1 = add nsw i32 2, %shl_ln" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:26]   --->   Operation 70 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i32 %add_ln26_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:26]   --->   Operation 71 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%dst_addr_2 = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln26" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:26]   --->   Operation 72 'getelementptr' 'dst_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.42ns)   --->   "store i32 %sext_ln26_1, i32* %dst_addr_2, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:26]   --->   Operation 73 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:24]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 8.12>
ST_5 : Operation 75 [1/1] (1.33ns)   --->   "%add_ln28_1 = add i5 -1, %trunc_ln24" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 75 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/2] (1.42ns)   --->   "%src_load_3 = load i32* %src_addr_3, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 76 'load' 'src_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%shl_ln28 = shl i32 %srcWidth_read, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 77 'shl' 'shl_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %srcWidth_read to i4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 78 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %trunc_ln28, i1 false)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 79 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln28 = add nsw i32 -1, %shl_ln28" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 80 'add' 'add_ln28' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i32 %add_ln28 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 81 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.33ns)   --->   "%add_ln28_2 = add i5 -1, %trunc_ln3" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 82 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%dst_addr_3 = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln28_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 83 'getelementptr' 'dst_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.42ns)   --->   "store i32 %src_load_3, i32* %dst_addr_3, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:28]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %dstStride_read to i5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 85 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln32 = shl i32 %dstStride_read, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 86 'shl' 'shl_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast8 = sext i32 %shl_ln32 to i63" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 87 'sext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%empty = trunc i32 %dstStride_read to i4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16]   --->   Operation 88 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_cast7 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %empty, i1 false)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16]   --->   Operation 89 'bitconcatenate' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %srcHeight_read, i32 1, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16]   --->   Operation 90 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.54ns)   --->   "%icmp = icmp sgt i31 %tmp, 0" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16]   --->   Operation 91 'icmp' 'icmp' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %srcHeight_read to i5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 92 'trunc' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.33ns)   --->   "%add_ln32 = add i5 -1, %trunc_ln32_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 93 'add' 'add_ln32' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.79ns)   --->   "%select_ln32 = select i1 %icmp, i5 %add_ln32, i5 0" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 94 'select' 'select_ln32' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (2.84ns) (grouped into DSP with root node add_ln32_1)   --->   "%mul_ln32 = mul i5 %select_ln32, %p_cast7" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 95 'mul' 'mul_ln32' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln32_1 = add i5 %trunc_ln32, %mul_ln32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 96 'add' 'add_ln32_1' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i32 %srcStride_read to i63" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 97 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i32 %srcStride_read to i5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 98 'trunc' 'trunc_ln32_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.42ns)   --->   "%mul_ln32_1 = mul i5 %trunc_ln32_2, %select_ln32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 99 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 2.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.33ns)   --->   "%add_ln45 = add i5 %add_ln28_1, %trunc_ln32_2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45]   --->   Operation 100 'add' 'add_ln45' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.33ns)   --->   "%add_ln32_2 = add i5 %add_ln28_2, %trunc_ln32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 101 'add' 'add_ln32_2' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.06ns)   --->   "br label %4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 102 'br' <Predicate = true> <Delay = 1.06>

State 6 <SV = 4> <Delay = 3.39>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%src_load_10 = phi i32 [ %src_load, %3 ], [ %src_load_5, %8 ]" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:21]   --->   Operation 103 'phi' 'src_load_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%y_0 = phi i31 [ 1, %3 ], [ %y, %8 ]"   --->   Operation 104 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%p_01_rec = phi i63 [ 0, %3 ], [ %add_ln47, %8 ]" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:47]   --->   Operation 105 'phi' 'p_01_rec' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_0_rec = phi i63 [ 0, %3 ], [ %add_ln35, %8 ]" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 106 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%y_0_cast = zext i31 %y_0 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 107 'zext' 'y_0_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%empty_4 = trunc i63 %p_01_rec to i5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:47]   --->   Operation 108 'trunc' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_0_rec_cast = sext i63 %p_0_rec to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 109 'sext' 'p_0_rec_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr [8 x i32]* %src, i64 0, i64 %p_0_rec_cast" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 110 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.33ns)   --->   "%p_sum = add i5 %empty_4, %trunc_ln32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:47]   --->   Operation 111 'add' 'p_sum' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%p_sum_cast = zext i5 %p_sum to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:47]   --->   Operation 112 'zext' 'p_sum_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%dst_addr_4 = getelementptr [8 x i32]* %dst, i64 0, i64 %p_sum_cast" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:47]   --->   Operation 113 'getelementptr' 'dst_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.54ns)   --->   "%icmp_ln32 = icmp slt i32 %y_0_cast, %srcHeight_read" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 114 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %5, label %9" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (1.42ns)   --->   "%src_load_4 = load i32* %src_addr_4, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 116 'load' 'src_load_4' <Predicate = (icmp_ln32)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 117 [1/1] (1.97ns)   --->   "%add_ln35 = add i63 %p_0_rec, %sext_ln32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 117 'add' 'add_ln35' <Predicate = (icmp_ln32)> <Delay = 1.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i63 %add_ln35 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 118 'sext' 'sext_ln35_1' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr [8 x i32]* %src, i64 0, i64 %sext_ln35_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 119 'getelementptr' 'src_addr_5' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (1.42ns)   --->   "%src_load_5 = load i32* %src_addr_5, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 120 'load' 'src_load_5' <Predicate = (icmp_ln32)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 121 [1/1] (1.42ns)   --->   "store i32 %src_load_10, i32* %dst_addr_4, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:52]   --->   Operation 121 'store' <Predicate = (!icmp_ln32)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 122 [1/1] (1.06ns)   --->   "br label %10" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:54]   --->   Operation 122 'br' <Predicate = (!icmp_ln32)> <Delay = 1.06>

State 7 <SV = 5> <Delay = 5.62>
ST_7 : Operation 123 [1/2] (1.42ns)   --->   "%src_load_4 = load i32* %src_addr_4, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 123 'load' 'src_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln35 = shl i32 %src_load_4, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 124 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35 = sub i32 %shl_ln35, %src_load_4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 125 'sub' 'sub_ln35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 126 [1/2] (1.42ns)   --->   "%src_load_5 = load i32* %src_addr_5, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 126 'load' 'src_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 127 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add nsw i32 %sub_ln35, %src_load_5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 127 'add' 'add_ln35_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln35_1, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 128 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i30 %trunc_ln5 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 129 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.42ns)   --->   "store i32 %sext_ln35, i32* %dst_addr_4, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 130 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln36 = shl i32 %src_load_5, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36]   --->   Operation 131 'shl' 'shl_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i32 %shl_ln36, %src_load_5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36]   --->   Operation 132 'sub' 'sub_ln36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 133 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln36 = add nsw i32 %sub_ln36, %src_load_4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36]   --->   Operation 133 'add' 'add_ln36' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln36, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36]   --->   Operation 134 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.76>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i30 %trunc_ln6 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36]   --->   Operation 135 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.33ns)   --->   "%add_ln36_1 = add i5 %trunc_ln32, %p_sum" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36]   --->   Operation 136 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %add_ln36_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36]   --->   Operation 137 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%dst_addr_5 = getelementptr [8 x i32]* %dst, i64 0, i64 %zext_ln36" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36]   --->   Operation 138 'getelementptr' 'dst_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.42ns)   --->   "store i32 %sext_ln36, i32* %dst_addr_5, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36]   --->   Operation 139 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 140 [1/1] (1.06ns)   --->   "br label %6" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:38]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.06>

State 9 <SV = 7> <Delay = 4.96>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%x_1 = phi i31 [ 0, %5 ], [ %x_3, %7 ]"   --->   Operation 141 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i31 %x_1 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:38]   --->   Operation 142 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.54ns)   --->   "%icmp_ln38 = icmp slt i32 %zext_ln38, %add_ln24" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:38]   --->   Operation 143 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (1.76ns)   --->   "%x_3 = add i31 %x_1, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 144 'add' 'x_3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %7, label %8" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:38]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i31 %x_1 to i5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 146 'trunc' 'trunc_ln39' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%empty_5 = trunc i63 %p_0_rec to i5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 147 'trunc' 'empty_5' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.33ns)   --->   "%add_ln39 = add i5 %trunc_ln39, %empty_5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 148 'add' 'add_ln39' <Predicate = (icmp_ln38)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %add_ln39 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 149 'zext' 'zext_ln39' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln39" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 150 'getelementptr' 'src_addr_6' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 151 [2/2] (1.42ns)   --->   "%src_load_6 = load i32* %src_addr_6, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 151 'load' 'src_load_6' <Predicate = (icmp_ln38)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 152 [1/1] (1.33ns)   --->   "%add_ln39_1 = add i5 1, %trunc_ln39" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 152 'add' 'add_ln39_1' <Predicate = (icmp_ln38)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_2 = add i5 %trunc_ln32_2, %add_ln39_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 153 'add' 'add_ln39_2' <Predicate = (icmp_ln38)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 154 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln39_3 = add i5 %add_ln39_2, %empty_5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 154 'add' 'add_ln39_3' <Predicate = (icmp_ln38)> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i5 %add_ln39_3 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 155 'zext' 'zext_ln39_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln39_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 156 'getelementptr' 'src_addr_7' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 157 [2/2] (1.42ns)   --->   "%src_load_7 = load i32* %src_addr_7, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 157 'load' 'src_load_7' <Predicate = (icmp_ln38)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i31 %x_1 to i4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 158 'trunc' 'trunc_ln39_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (1.33ns)   --->   "%add_ln41_1 = add i5 %add_ln39_1, %empty_5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 159 'add' 'add_ln41_1' <Predicate = (icmp_ln38)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_2 = add i5 %trunc_ln32_2, %trunc_ln39" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 160 'add' 'add_ln41_2' <Predicate = (icmp_ln38)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 161 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln41_3 = add i5 %add_ln41_2, %empty_5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 161 'add' 'add_ln41_3' <Predicate = (icmp_ln38)> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%empty_6 = trunc i63 %p_0_rec to i5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35]   --->   Operation 162 'trunc' 'empty_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (1.33ns)   --->   "%add_ln44 = add i5 %add_ln28_1, %empty_6" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 163 'add' 'add_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i5 %add_ln44 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 164 'zext' 'zext_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%src_addr_10 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln44" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 165 'getelementptr' 'src_addr_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 166 [2/2] (1.42ns)   --->   "%src_load_11 = load i32* %src_addr_10, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 166 'load' 'src_load_11' <Predicate = (!icmp_ln38)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 167 [1/1] (1.33ns)   --->   "%add_ln44_1 = add i5 %add_ln45, %empty_6" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 167 'add' 'add_ln44_1' <Predicate = (!icmp_ln38)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %add_ln44_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 168 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%src_addr_11 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln44_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 169 'getelementptr' 'src_addr_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 170 [2/2] (1.42ns)   --->   "%src_load_12 = load i32* %src_addr_11, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 170 'load' 'src_load_12' <Predicate = (!icmp_ln38)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 171 [1/1] (1.97ns)   --->   "%add_ln47 = add i63 %p_01_rec, %p_cast8" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:47]   --->   Operation 171 'add' 'add_ln47' <Predicate = (!icmp_ln38)> <Delay = 1.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (1.76ns)   --->   "%y = add i31 1, %y_0" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 172 'add' 'y' <Predicate = (!icmp_ln38)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.62>
ST_10 : Operation 173 [1/2] (1.42ns)   --->   "%src_load_6 = load i32* %src_addr_6, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 173 'load' 'src_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln39 = shl i32 %src_load_6, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 174 'shl' 'shl_ln39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln39 = sub i32 %shl_ln39, %src_load_6" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 175 'sub' 'sub_ln39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 176 [1/2] (1.42ns)   --->   "%src_load_7 = load i32* %src_addr_7, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 176 'load' 'src_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 177 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln39_4 = add nsw i32 %sub_ln39, %src_load_7" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 177 'add' 'add_ln39_4' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln39_4, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 178 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i30 %trunc_ln7 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 179 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln39_4 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %trunc_ln39_1, i1 false)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 180 'bitconcatenate' 'trunc_ln39_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln39 = or i5 %trunc_ln39_4, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 181 'or' 'or_ln39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (1.33ns)   --->   "%add_ln39_5 = add i5 %or_ln39, %p_sum" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 182 'add' 'add_ln39_5' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i5 %add_ln39_5 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 183 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%dst_addr_6 = getelementptr [8 x i32]* %dst, i64 0, i64 %zext_ln39_2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 184 'getelementptr' 'dst_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (1.42ns)   --->   "store i32 %sext_ln39, i32* %dst_addr_6, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39]   --->   Operation 185 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln40 = shl i32 %src_load_7, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 186 'shl' 'shl_ln40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40 = sub i32 %shl_ln40, %src_load_7" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 187 'sub' 'sub_ln40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 188 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln40 = add nsw i32 %sub_ln40, %src_load_6" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 188 'add' 'add_ln40' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln40, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 189 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.33ns)   --->   "%add_ln40_1 = add i5 2, %trunc_ln39_4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 190 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_2 = add i5 %add_ln40_1, %trunc_ln32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 191 'add' 'add_ln40_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 192 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln40_3 = add i5 %add_ln40_2, %p_sum" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 192 'add' 'add_ln40_3' <Predicate = true> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_5 = add i5 %or_ln39, %trunc_ln32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 193 'add' 'add_ln41_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 194 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln41_6 = add i5 %add_ln41_5, %p_sum" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 194 'add' 'add_ln41_6' <Predicate = true> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 195 [1/1] (1.33ns)   --->   "%add_ln42_1 = add i5 %add_ln40_1, %p_sum" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42]   --->   Operation 195 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 1.42>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i30 %trunc_ln8 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 196 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %add_ln40_3 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 197 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%dst_addr_7 = getelementptr [8 x i32]* %dst, i64 0, i64 %zext_ln40" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 198 'getelementptr' 'dst_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (1.42ns)   --->   "store i32 %sext_ln40, i32* %dst_addr_7, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40]   --->   Operation 199 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i5 %add_ln41_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 200 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%src_addr_8 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln41" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 201 'getelementptr' 'src_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [2/2] (1.42ns)   --->   "%src_load_8 = load i32* %src_addr_8, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 202 'load' 'src_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i5 %add_ln41_3 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 203 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%src_addr_9 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln41_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 204 'getelementptr' 'src_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [2/2] (1.42ns)   --->   "%src_load_9 = load i32* %src_addr_9, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 205 'load' 'src_load_9' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 10> <Delay = 5.62>
ST_12 : Operation 206 [1/2] (1.42ns)   --->   "%src_load_8 = load i32* %src_addr_8, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 206 'load' 'src_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 207 [1/2] (1.42ns)   --->   "%src_load_9 = load i32* %src_addr_9, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 207 'load' 'src_load_9' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln41 = shl i32 %src_load_9, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 208 'shl' 'shl_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41 = sub i32 %shl_ln41, %src_load_9" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 209 'sub' 'sub_ln41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 210 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln41_4 = add nsw i32 %sub_ln41, %src_load_8" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 210 'add' 'add_ln41_4' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln41_4, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 211 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i30 %trunc_ln9 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 212 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i5 %add_ln41_6 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 213 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%dst_addr_8 = getelementptr [8 x i32]* %dst, i64 0, i64 %zext_ln41_2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 214 'getelementptr' 'dst_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (1.42ns)   --->   "store i32 %sext_ln41, i32* %dst_addr_8, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41]   --->   Operation 215 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln42 = shl i32 %src_load_8, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42]   --->   Operation 216 'shl' 'shl_ln42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42 = sub i32 %shl_ln42, %src_load_8" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42]   --->   Operation 217 'sub' 'sub_ln42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 218 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln42 = add nsw i32 %sub_ln42, %src_load_9" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42]   --->   Operation 218 'add' 'add_ln42' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln42, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42]   --->   Operation 219 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 1.42>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i30 %trunc_ln to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42]   --->   Operation 220 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %add_ln42_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42]   --->   Operation 221 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%dst_addr_9 = getelementptr [8 x i32]* %dst, i64 0, i64 %zext_ln42" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42]   --->   Operation 222 'getelementptr' 'dst_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (1.42ns)   --->   "store i32 %sext_ln42, i32* %dst_addr_9, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42]   --->   Operation 223 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "br label %6" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:38]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 5.62>
ST_14 : Operation 225 [1/2] (1.42ns)   --->   "%src_load_11 = load i32* %src_addr_10, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 225 'load' 'src_load_11' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln44 = shl i32 %src_load_11, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 226 'shl' 'shl_ln44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln44 = sub i32 %shl_ln44, %src_load_11" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 227 'sub' 'sub_ln44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 228 [1/2] (1.42ns)   --->   "%src_load_12 = load i32* %src_addr_11, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 228 'load' 'src_load_12' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 229 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln44_2 = add nsw i32 %sub_ln44, %src_load_12" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 229 'add' 'add_ln44_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln44_2, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 230 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i30 %trunc_ln4 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 231 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (1.33ns)   --->   "%add_ln44_3 = add i5 %add_ln28_2, %p_sum" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 232 'add' 'add_ln44_3' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i5 %add_ln44_3 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 233 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%dst_addr_10 = getelementptr [8 x i32]* %dst, i64 0, i64 %zext_ln44_2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 234 'getelementptr' 'dst_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (1.42ns)   --->   "store i32 %sext_ln44, i32* %dst_addr_10, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44]   --->   Operation 235 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln45 = shl i32 %src_load_12, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45]   --->   Operation 236 'shl' 'shl_ln45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln45 = sub i32 %shl_ln45, %src_load_12" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45]   --->   Operation 237 'sub' 'sub_ln45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 238 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln45_1 = add nsw i32 %sub_ln45, %src_load_11" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45]   --->   Operation 238 'add' 'add_ln45_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln45_1, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45]   --->   Operation 239 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (1.33ns)   --->   "%add_ln45_2 = add i5 %add_ln32_2, %p_sum" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45]   --->   Operation 240 'add' 'add_ln45_2' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 1.42>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i30 %trunc_ln10 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45]   --->   Operation 241 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %add_ln45_2 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45]   --->   Operation 242 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%dst_addr_11 = getelementptr [8 x i32]* %dst, i64 0, i64 %zext_ln45" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45]   --->   Operation 243 'getelementptr' 'dst_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (1.42ns)   --->   "store i32 %sext_ln45, i32* %dst_addr_11, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45]   --->   Operation 244 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "br label %4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 3.62>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%x_2 = phi i31 [ 0, %9 ], [ %x_4, %11 ]"   --->   Operation 246 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i31 %x_2 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:54]   --->   Operation 247 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (1.54ns)   --->   "%icmp_ln54 = icmp slt i32 %zext_ln54, %add_ln24" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:54]   --->   Operation 248 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 249 [1/1] (1.76ns)   --->   "%x_4 = add i31 %x_2, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 249 'add' 'x_4' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %11, label %12" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:54]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i31 %x_2 to i5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 251 'trunc' 'trunc_ln55' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (1.33ns)   --->   "%add_ln55 = add i5 %mul_ln32_1, %trunc_ln55" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 252 'add' 'add_ln55' <Predicate = (icmp_ln54)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i5 %add_ln55 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 253 'zext' 'zext_ln55' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%src_addr_12 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln55" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 254 'getelementptr' 'src_addr_12' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 255 [2/2] (1.42ns)   --->   "%src_load_13 = load i32* %src_addr_12, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 255 'load' 'src_load_13' <Predicate = (icmp_ln54)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_5 = add i5 1, %trunc_ln55" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 256 'add' 'add_ln55_5' <Predicate = (icmp_ln54)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 257 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln55_2 = add i5 %mul_ln32_1, %add_ln55_5" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 257 'add' 'add_ln55_2' <Predicate = (icmp_ln54)> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i5 %add_ln55_2 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 258 'zext' 'zext_ln55_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%src_addr_13 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln55_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 259 'getelementptr' 'src_addr_13' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 260 [2/2] (1.42ns)   --->   "%src_load_14 = load i32* %src_addr_13, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 260 'load' 'src_load_14' <Predicate = (icmp_ln54)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i31 %x_2 to i4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 261 'trunc' 'trunc_ln55_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (1.33ns)   --->   "%add_ln58 = add i5 %mul_ln32_1, %add_ln28_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58]   --->   Operation 262 'add' 'add_ln58' <Predicate = (!icmp_ln54)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i5 %add_ln58 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58]   --->   Operation 263 'zext' 'zext_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%src_addr_14 = getelementptr [8 x i32]* %src, i64 0, i64 %zext_ln58" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58]   --->   Operation 264 'getelementptr' 'src_addr_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 265 [2/2] (1.42ns)   --->   "%src_load_15 = load i32* %src_addr_14, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58]   --->   Operation 265 'load' 'src_load_15' <Predicate = (!icmp_ln54)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 17 <SV = 6> <Delay = 5.62>
ST_17 : Operation 266 [1/2] (1.42ns)   --->   "%src_load_13 = load i32* %src_addr_12, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 266 'load' 'src_load_13' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln55 = shl i32 %src_load_13, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 267 'shl' 'shl_ln55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln55 = sub i32 %shl_ln55, %src_load_13" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 268 'sub' 'sub_ln55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 269 [1/2] (1.42ns)   --->   "%src_load_14 = load i32* %src_addr_13, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 269 'load' 'src_load_14' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 270 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln55_3 = add nsw i32 %src_load_14, %sub_ln55" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 270 'add' 'add_ln55_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln55_3, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 271 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i30 %trunc_ln11 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 272 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %trunc_ln55_1, i1 false)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 273 'bitconcatenate' 'trunc_ln55_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_4)   --->   "%or_ln55 = or i5 %trunc_ln55_2, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 274 'or' 'or_ln55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (1.33ns) (out node of the LUT)   --->   "%add_ln55_4 = add i5 %add_ln32_1, %or_ln55" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 275 'add' 'add_ln55_4' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i5 %add_ln55_4 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 276 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%dst_addr_12 = getelementptr [8 x i32]* %dst, i64 0, i64 %zext_ln55_2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 277 'getelementptr' 'dst_addr_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (1.42ns)   --->   "store i32 %sext_ln55, i32* %dst_addr_12, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55]   --->   Operation 278 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln56 = shl i32 %src_load_14, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56]   --->   Operation 279 'shl' 'shl_ln56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln56 = sub i32 %shl_ln56, %src_load_14" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56]   --->   Operation 280 'sub' 'sub_ln56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 281 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln56 = add nsw i32 %src_load_13, %sub_ln56" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56]   --->   Operation 281 'add' 'add_ln56' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln12 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln56, i32 2, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56]   --->   Operation 282 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_1 = add i5 2, %trunc_ln55_2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56]   --->   Operation 283 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 284 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln56_2 = add i5 %add_ln32_1, %add_ln56_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56]   --->   Operation 284 'add' 'add_ln56_2' <Predicate = true> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 7> <Delay = 1.42>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i30 %trunc_ln12 to i32" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56]   --->   Operation 285 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i5 %add_ln56_2 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56]   --->   Operation 286 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%dst_addr_13 = getelementptr [8 x i32]* %dst, i64 0, i64 %zext_ln56" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56]   --->   Operation 287 'getelementptr' 'dst_addr_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (1.42ns)   --->   "store i32 %sext_ln56, i32* %dst_addr_13, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56]   --->   Operation 288 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "br label %10" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:54]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 2.85>
ST_19 : Operation 290 [1/2] (1.42ns)   --->   "%src_load_15 = load i32* %src_addr_14, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58]   --->   Operation 290 'load' 'src_load_15' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 291 [1/1] (1.33ns)   --->   "%add_ln58_1 = add i5 %add_ln32_1, %add_ln28_2" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58]   --->   Operation 291 'add' 'add_ln58_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i5 %add_ln58_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58]   --->   Operation 292 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%dst_addr_14 = getelementptr [8 x i32]* %dst, i64 0, i64 %zext_ln58_1" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58]   --->   Operation 293 'getelementptr' 'dst_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (1.42ns)   --->   "store i32 %src_load_15, i32* %dst_addr_14, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58]   --->   Operation 294 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:59]   --->   Operation 295 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('src_addr', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16) [18]  (0 ns)
	'load' operation ('src_load', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:21) on array 'src' [20]  (1.43 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	'load' operation ('src_load', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:21) on array 'src' [20]  (1.43 ns)
	'store' operation ('store_ln21', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:21) of variable 'src_load', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:21 on array 'dst' [21]  (1.43 ns)

 <State 3>: 3.19ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25) [26]  (0 ns)
	'add' operation ('x', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25) [29]  (1.77 ns)
	'getelementptr' operation ('src_addr_2', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25) [38]  (0 ns)
	'load' operation ('src_load_2', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25) on array 'src' [39]  (1.43 ns)

 <State 4>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_1', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25) on array 'src' [34]  (1.43 ns)
	'sub' operation ('sub_ln25', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25) [36]  (0 ns)
	'add' operation ('add_ln25_1', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25) [40]  (2.78 ns)
	'store' operation ('store_ln25', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25) of variable 'sext_ln25', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:25 on array 'dst' [47]  (1.43 ns)

 <State 5>: 8.13ns
The critical path consists of the following:
	'icmp' operation ('icmp', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:16) [77]  (1.54 ns)
	'select' operation ('select_ln32', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32) [80]  (0.795 ns)
	'mul' operation of DSP[82] ('mul_ln32', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32) [81]  (2.84 ns)
	'add' operation of DSP[82] ('add_ln32_1', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:32) [82]  (2.95 ns)

 <State 6>: 3.4ns
The critical path consists of the following:
	'phi' operation ('p_0_rec', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35) with incoming values : ('add_ln35', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35) [93]  (0 ns)
	'add' operation ('add_ln35', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35) [107]  (1.97 ns)
	'getelementptr' operation ('src_addr_5', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35) [109]  (0 ns)
	'load' operation ('src_load_5', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35) on array 'src' [110]  (1.43 ns)

 <State 7>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_4', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35) on array 'src' [104]  (1.43 ns)
	'sub' operation ('sub_ln35', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35) [106]  (0 ns)
	'add' operation ('add_ln35_1', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35) [111]  (2.78 ns)
	'store' operation ('store_ln35', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35) of variable 'sext_ln35', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:35 on array 'dst' [114]  (1.43 ns)

 <State 8>: 2.76ns
The critical path consists of the following:
	'add' operation ('add_ln36_1', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36) [120]  (1.34 ns)
	'getelementptr' operation ('dst_addr_5', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36) [122]  (0 ns)
	'store' operation ('store_ln36', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36) of variable 'sext_ln36', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:36 on array 'dst' [123]  (1.43 ns)

 <State 9>: 4.96ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41) [126]  (0 ns)
	'add' operation ('add_ln39_1', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39) [140]  (1.34 ns)
	'add' operation ('add_ln39_2', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39) [141]  (0 ns)
	'add' operation ('add_ln39_3', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39) [142]  (2.2 ns)
	'getelementptr' operation ('src_addr_7', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39) [144]  (0 ns)
	'load' operation ('src_load_7', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39) on array 'src' [145]  (1.43 ns)

 <State 10>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_6', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39) on array 'src' [137]  (1.43 ns)
	'sub' operation ('sub_ln39', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39) [139]  (0 ns)
	'add' operation ('add_ln39_4', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39) [146]  (2.78 ns)
	'store' operation ('store_ln39', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39) of variable 'sext_ln39', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:39 on array 'dst' [155]  (1.43 ns)

 <State 11>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln40', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40) of variable 'sext_ln40', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:40 on array 'dst' [166]  (1.43 ns)

 <State 12>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_8', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41) on array 'src' [170]  (1.43 ns)
	'add' operation ('add_ln41_4', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41) [178]  (2.78 ns)
	'store' operation ('store_ln41', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41) of variable 'sext_ln41', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:41 on array 'dst' [185]  (1.43 ns)

 <State 13>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln42', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42) of variable 'sext_ln42', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:42 on array 'dst' [194]  (1.43 ns)

 <State 14>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_11', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44) on array 'src' [201]  (1.43 ns)
	'sub' operation ('sub_ln44', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44) [203]  (0 ns)
	'add' operation ('add_ln44_2', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44) [208]  (2.78 ns)
	'store' operation ('store_ln44', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44) of variable 'sext_ln44', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:44 on array 'dst' [214]  (1.43 ns)

 <State 15>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln45', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45) of variable 'sext_ln45', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:45 on array 'dst' [223]  (1.43 ns)

 <State 16>: 3.63ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55) [231]  (0 ns)
	'add' operation ('add_ln55_5', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55) [244]  (0 ns)
	'add' operation ('add_ln55_2', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55) [245]  (2.2 ns)
	'getelementptr' operation ('src_addr_13', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55) [247]  (0 ns)
	'load' operation ('src_load_14', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55) on array 'src' [248]  (1.43 ns)

 <State 17>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_13', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55) on array 'src' [241]  (1.43 ns)
	'sub' operation ('sub_ln55', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55) [243]  (0 ns)
	'add' operation ('add_ln55_3', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55) [249]  (2.78 ns)
	'store' operation ('store_ln55', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55) of variable 'sext_ln55', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:55 on array 'dst' [258]  (1.43 ns)

 <State 18>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln56', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56) of variable 'sext_ln56', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:56 on array 'dst' [268]  (1.43 ns)

 <State 19>: 2.85ns
The critical path consists of the following:
	'load' operation ('src_load_15', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58) on array 'src' [274]  (1.43 ns)
	'store' operation ('store_ln58', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58) of variable 'src_load_15', extr_.FFmpeglibswscalergb2rgb_template.c_planar2x_c_with_main.c:58 on array 'dst' [278]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
