<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_vip_pkg" />
            <top_module name="glbl" />
            <top_module name="std" />
            <top_module name="tb" />
            <top_module name="types_pkg" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="39,745.000 ns"></ZoomStartTime>
      <ZoomEndTime time="40,393.001 ns"></ZoomEndTime>
      <Cursor1Time time="40,285.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="234"></NameColumnWidth>
      <ValueColumnWidth column_width="123"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="59" />
   <wave_markers>
      <marker time="5912421" label="" />
   </wave_markers>
   <wvobject fp_name="/tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/rstn" type="logic">
      <obj_property name="ElementShortName">rstn</obj_property>
      <obj_property name="ObjectShortName">rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/tmp_clk" type="logic">
      <obj_property name="ElementShortName">tmp_clk</obj_property>
      <obj_property name="ObjectShortName">tmp_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/tmp_rstn" type="logic">
      <obj_property name="ElementShortName">tmp_rstn</obj_property>
      <obj_property name="ObjectShortName">tmp_rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/resp" type="logic">
      <obj_property name="ElementShortName">resp</obj_property>
      <obj_property name="ObjectShortName">resp</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/read_data" type="array">
      <obj_property name="ElementShortName">read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/processing_system7_0/M_AXI_GP0_WDATA" type="array">
      <obj_property name="ElementShortName">M_AXI_GP0_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_AXI_GP0_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/controlsubsystemIP_0/riscv_resetbar" type="logic">
      <obj_property name="ElementShortName">riscv_resetbar</obj_property>
      <obj_property name="ObjectShortName">riscv_resetbar</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/controlsubsystemIP_0/riscv_clk_enable" type="logic">
      <obj_property name="ElementShortName">riscv_clk_enable</obj_property>
      <obj_property name="ObjectShortName">riscv_clk_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/clock" type="logic">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/resetbar" type="logic">
      <obj_property name="ElementShortName">resetbar</obj_property>
      <obj_property name="ObjectShortName">resetbar</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/input_0" type="array">
      <obj_property name="ElementShortName">input_0[31:0]</obj_property>
      <obj_property name="ObjectShortName">input_0[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/input_1" type="array">
      <obj_property name="ElementShortName">input_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">input_1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/pc" type="array">
      <obj_property name="ElementShortName">pc[15:0]</obj_property>
      <obj_property name="ObjectShortName">pc[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/operation" type="array">
      <obj_property name="ElementShortName">operation[4:0]</obj_property>
      <obj_property name="ObjectShortName">operation[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/ALU_output" type="array">
      <obj_property name="ElementShortName">ALU_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_output[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/zero_flag" type="logic">
      <obj_property name="ElementShortName">zero_flag</obj_property>
      <obj_property name="ObjectShortName">zero_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/JALorBRANCH" type="logic">
      <obj_property name="ElementShortName">JALorBRANCH</obj_property>
      <obj_property name="ObjectShortName">JALorBRANCH</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/result_temp" type="array">
      <obj_property name="ElementShortName">result_temp[31:0]</obj_property>
      <obj_property name="ObjectShortName">result_temp[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result" type="array">
      <obj_property name="ElementShortName">mul_result[63:0]</obj_property>
      <obj_property name="ObjectShortName">mul_result[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/branch_condition" type="logic">
      <obj_property name="ElementShortName">branch_condition</obj_property>
      <obj_property name="ObjectShortName">branch_condition</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/pc_plus_4" type="array">
      <obj_property name="ElementShortName">pc_plus_4[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_plus_4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/is_jal_or_branch" type="logic">
      <obj_property name="ElementShortName">is_jal_or_branch</obj_property>
      <obj_property name="ObjectShortName">is_jal_or_branch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/datamemIP_0/U0/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/datamemIP_0/U0/memread" type="logic">
      <obj_property name="ElementShortName">memread</obj_property>
      <obj_property name="ObjectShortName">memread</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/datamemIP_0/U0/readdata" type="array">
      <obj_property name="ElementShortName">readdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/datamemIP_0/U0/wea" type="logic">
      <obj_property name="ElementShortName">wea</obj_property>
      <obj_property name="ObjectShortName">wea</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/resetbar" type="logic">
      <obj_property name="ElementShortName">resetbar</obj_property>
      <obj_property name="ObjectShortName">resetbar</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluzeroin" type="logic">
      <obj_property name="ElementShortName">aluzeroin</obj_property>
      <obj_property name="ObjectShortName">aluzeroin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresultin" type="array">
      <obj_property name="ElementShortName">aluresultin[31:0]</obj_property>
      <obj_property name="ObjectShortName">aluresultin[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2in" type="array">
      <obj_property name="ElementShortName">readdata2in[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata2in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluzeroout" type="logic">
      <obj_property name="ElementShortName">aluzeroout</obj_property>
      <obj_property name="ObjectShortName">aluzeroout</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresultout" type="array">
      <obj_property name="ElementShortName">aluresultout[31:0]</obj_property>
      <obj_property name="ObjectShortName">aluresultout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2out" type="array">
      <obj_property name="ElementShortName">readdata2out[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata2out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemtoRegin" type="logic">
      <obj_property name="ElementShortName">MemtoRegin</obj_property>
      <obj_property name="ObjectShortName">MemtoRegin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWritein" type="logic">
      <obj_property name="ElementShortName">RegWritein</obj_property>
      <obj_property name="ObjectShortName">RegWritein</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemReadin" type="logic">
      <obj_property name="ElementShortName">MemReadin</obj_property>
      <obj_property name="ObjectShortName">MemReadin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemWritein" type="logic">
      <obj_property name="ElementShortName">MemWritein</obj_property>
      <obj_property name="ObjectShortName">MemWritein</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/Branchin" type="logic">
      <obj_property name="ElementShortName">Branchin</obj_property>
      <obj_property name="ObjectShortName">Branchin</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/JALorBRANCH" type="logic">
      <obj_property name="ElementShortName">JALorBRANCH</obj_property>
      <obj_property name="ObjectShortName">JALorBRANCH</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemtoRegout" type="logic">
      <obj_property name="ElementShortName">MemtoRegout</obj_property>
      <obj_property name="ObjectShortName">MemtoRegout</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWriteout" type="logic">
      <obj_property name="ElementShortName">RegWriteout</obj_property>
      <obj_property name="ObjectShortName">RegWriteout</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rdin" type="array">
      <obj_property name="ElementShortName">rdin[4:0]</obj_property>
      <obj_property name="ObjectShortName">rdin[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rdout" type="array">
      <obj_property name="ElementShortName">rdout[4:0]</obj_property>
      <obj_property name="ObjectShortName">rdout[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluzero_reg" type="logic">
      <obj_property name="ElementShortName">aluzero_reg</obj_property>
      <obj_property name="ObjectShortName">aluzero_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg" type="array">
      <obj_property name="ElementShortName">aluresult_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">aluresult_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg" type="array">
      <obj_property name="ElementShortName">readdata2_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata2_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemtoReg_reg" type="logic">
      <obj_property name="ElementShortName">MemtoReg_reg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg" type="logic">
      <obj_property name="ElementShortName">RegWrite_reg</obj_property>
      <obj_property name="ObjectShortName">RegWrite_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemRead_reg" type="logic">
      <obj_property name="ElementShortName">MemRead_reg</obj_property>
      <obj_property name="ObjectShortName">MemRead_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemWrite_reg" type="logic">
      <obj_property name="ElementShortName">MemWrite_reg</obj_property>
      <obj_property name="ObjectShortName">MemWrite_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/Branch_reg" type="logic">
      <obj_property name="ElementShortName">Branch_reg</obj_property>
      <obj_property name="ObjectShortName">Branch_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/JALorBRANCH_reg" type="logic">
      <obj_property name="ElementShortName">JALorBRANCH_reg</obj_property>
      <obj_property name="ObjectShortName">JALorBRANCH_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg" type="array">
      <obj_property name="ElementShortName">rd_reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_reg[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/current_branch_condition" type="logic">
      <obj_property name="ElementShortName">current_branch_condition</obj_property>
      <obj_property name="ObjectShortName">current_branch_condition</obj_property>
   </wvobject>
</wave_config>
