PPA Report for ITRC_EdgeDetect_Pipeline.v (Module: ITRC_EdgeDetect_Pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 11
FF Count: 25
IO Count: 19
Cell Count: 78

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 760.46 MHz
Reg-to-Reg Critical Path Delay: 1.117 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
