#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14f0830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14f09c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14e32d0 .functor NOT 1, L_0x153f7b0, C4<0>, C4<0>, C4<0>;
L_0x153f590 .functor XOR 2, L_0x153f430, L_0x153f4f0, C4<00>, C4<00>;
L_0x153f6a0 .functor XOR 2, L_0x153f590, L_0x153f600, C4<00>, C4<00>;
v0x153ac20_0 .net *"_ivl_10", 1 0, L_0x153f600;  1 drivers
v0x153ad20_0 .net *"_ivl_12", 1 0, L_0x153f6a0;  1 drivers
v0x153ae00_0 .net *"_ivl_2", 1 0, L_0x153dfe0;  1 drivers
v0x153aec0_0 .net *"_ivl_4", 1 0, L_0x153f430;  1 drivers
v0x153afa0_0 .net *"_ivl_6", 1 0, L_0x153f4f0;  1 drivers
v0x153b0d0_0 .net *"_ivl_8", 1 0, L_0x153f590;  1 drivers
v0x153b1b0_0 .net "a", 0 0, v0x1537ab0_0;  1 drivers
v0x153b250_0 .net "b", 0 0, v0x1537b50_0;  1 drivers
v0x153b2f0_0 .net "c", 0 0, v0x1537bf0_0;  1 drivers
v0x153b390_0 .var "clk", 0 0;
v0x153b430_0 .net "d", 0 0, v0x1537d30_0;  1 drivers
v0x153b4d0_0 .net "out_pos_dut", 0 0, L_0x153f190;  1 drivers
v0x153b570_0 .net "out_pos_ref", 0 0, L_0x153caa0;  1 drivers
v0x153b610_0 .net "out_sop_dut", 0 0, L_0x153da00;  1 drivers
v0x153b6b0_0 .net "out_sop_ref", 0 0, L_0x1512260;  1 drivers
v0x153b750_0 .var/2u "stats1", 223 0;
v0x153b7f0_0 .var/2u "strobe", 0 0;
v0x153b890_0 .net "tb_match", 0 0, L_0x153f7b0;  1 drivers
v0x153b960_0 .net "tb_mismatch", 0 0, L_0x14e32d0;  1 drivers
v0x153ba00_0 .net "wavedrom_enable", 0 0, v0x1538000_0;  1 drivers
v0x153bad0_0 .net "wavedrom_title", 511 0, v0x15380a0_0;  1 drivers
L_0x153dfe0 .concat [ 1 1 0 0], L_0x153caa0, L_0x1512260;
L_0x153f430 .concat [ 1 1 0 0], L_0x153caa0, L_0x1512260;
L_0x153f4f0 .concat [ 1 1 0 0], L_0x153f190, L_0x153da00;
L_0x153f600 .concat [ 1 1 0 0], L_0x153caa0, L_0x1512260;
L_0x153f7b0 .cmp/eeq 2, L_0x153dfe0, L_0x153f6a0;
S_0x14f0b50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14f09c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14e36b0 .functor AND 1, v0x1537bf0_0, v0x1537d30_0, C4<1>, C4<1>;
L_0x14e3a90 .functor NOT 1, v0x1537ab0_0, C4<0>, C4<0>, C4<0>;
L_0x14e3e70 .functor NOT 1, v0x1537b50_0, C4<0>, C4<0>, C4<0>;
L_0x14e40f0 .functor AND 1, L_0x14e3a90, L_0x14e3e70, C4<1>, C4<1>;
L_0x14fb450 .functor AND 1, L_0x14e40f0, v0x1537bf0_0, C4<1>, C4<1>;
L_0x1512260 .functor OR 1, L_0x14e36b0, L_0x14fb450, C4<0>, C4<0>;
L_0x153bf20 .functor NOT 1, v0x1537b50_0, C4<0>, C4<0>, C4<0>;
L_0x153bf90 .functor OR 1, L_0x153bf20, v0x1537d30_0, C4<0>, C4<0>;
L_0x153c0a0 .functor AND 1, v0x1537bf0_0, L_0x153bf90, C4<1>, C4<1>;
L_0x153c160 .functor NOT 1, v0x1537ab0_0, C4<0>, C4<0>, C4<0>;
L_0x153c230 .functor OR 1, L_0x153c160, v0x1537b50_0, C4<0>, C4<0>;
L_0x153c2a0 .functor AND 1, L_0x153c0a0, L_0x153c230, C4<1>, C4<1>;
L_0x153c420 .functor NOT 1, v0x1537b50_0, C4<0>, C4<0>, C4<0>;
L_0x153c490 .functor OR 1, L_0x153c420, v0x1537d30_0, C4<0>, C4<0>;
L_0x153c3b0 .functor AND 1, v0x1537bf0_0, L_0x153c490, C4<1>, C4<1>;
L_0x153c620 .functor NOT 1, v0x1537ab0_0, C4<0>, C4<0>, C4<0>;
L_0x153c720 .functor OR 1, L_0x153c620, v0x1537d30_0, C4<0>, C4<0>;
L_0x153c7e0 .functor AND 1, L_0x153c3b0, L_0x153c720, C4<1>, C4<1>;
L_0x153c990 .functor XNOR 1, L_0x153c2a0, L_0x153c7e0, C4<0>, C4<0>;
v0x14e2c00_0 .net *"_ivl_0", 0 0, L_0x14e36b0;  1 drivers
v0x14e3000_0 .net *"_ivl_12", 0 0, L_0x153bf20;  1 drivers
v0x14e33e0_0 .net *"_ivl_14", 0 0, L_0x153bf90;  1 drivers
v0x14e37c0_0 .net *"_ivl_16", 0 0, L_0x153c0a0;  1 drivers
v0x14e3ba0_0 .net *"_ivl_18", 0 0, L_0x153c160;  1 drivers
v0x14e3f80_0 .net *"_ivl_2", 0 0, L_0x14e3a90;  1 drivers
v0x14e4200_0 .net *"_ivl_20", 0 0, L_0x153c230;  1 drivers
v0x1536020_0 .net *"_ivl_24", 0 0, L_0x153c420;  1 drivers
v0x1536100_0 .net *"_ivl_26", 0 0, L_0x153c490;  1 drivers
v0x15361e0_0 .net *"_ivl_28", 0 0, L_0x153c3b0;  1 drivers
v0x15362c0_0 .net *"_ivl_30", 0 0, L_0x153c620;  1 drivers
v0x15363a0_0 .net *"_ivl_32", 0 0, L_0x153c720;  1 drivers
v0x1536480_0 .net *"_ivl_36", 0 0, L_0x153c990;  1 drivers
L_0x7f7b413ed018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1536540_0 .net *"_ivl_38", 0 0, L_0x7f7b413ed018;  1 drivers
v0x1536620_0 .net *"_ivl_4", 0 0, L_0x14e3e70;  1 drivers
v0x1536700_0 .net *"_ivl_6", 0 0, L_0x14e40f0;  1 drivers
v0x15367e0_0 .net *"_ivl_8", 0 0, L_0x14fb450;  1 drivers
v0x15368c0_0 .net "a", 0 0, v0x1537ab0_0;  alias, 1 drivers
v0x1536980_0 .net "b", 0 0, v0x1537b50_0;  alias, 1 drivers
v0x1536a40_0 .net "c", 0 0, v0x1537bf0_0;  alias, 1 drivers
v0x1536b00_0 .net "d", 0 0, v0x1537d30_0;  alias, 1 drivers
v0x1536bc0_0 .net "out_pos", 0 0, L_0x153caa0;  alias, 1 drivers
v0x1536c80_0 .net "out_sop", 0 0, L_0x1512260;  alias, 1 drivers
v0x1536d40_0 .net "pos0", 0 0, L_0x153c2a0;  1 drivers
v0x1536e00_0 .net "pos1", 0 0, L_0x153c7e0;  1 drivers
L_0x153caa0 .functor MUXZ 1, L_0x7f7b413ed018, L_0x153c2a0, L_0x153c990, C4<>;
S_0x1536f80 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14f09c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1537ab0_0 .var "a", 0 0;
v0x1537b50_0 .var "b", 0 0;
v0x1537bf0_0 .var "c", 0 0;
v0x1537c90_0 .net "clk", 0 0, v0x153b390_0;  1 drivers
v0x1537d30_0 .var "d", 0 0;
v0x1537e20_0 .var/2u "fail", 0 0;
v0x1537ec0_0 .var/2u "fail1", 0 0;
v0x1537f60_0 .net "tb_match", 0 0, L_0x153f7b0;  alias, 1 drivers
v0x1538000_0 .var "wavedrom_enable", 0 0;
v0x15380a0_0 .var "wavedrom_title", 511 0;
E_0x14ef1a0/0 .event negedge, v0x1537c90_0;
E_0x14ef1a0/1 .event posedge, v0x1537c90_0;
E_0x14ef1a0 .event/or E_0x14ef1a0/0, E_0x14ef1a0/1;
S_0x15372b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1536f80;
 .timescale -12 -12;
v0x15374f0_0 .var/2s "i", 31 0;
E_0x14ef040 .event posedge, v0x1537c90_0;
S_0x15375f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1536f80;
 .timescale -12 -12;
v0x15377f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15378d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1536f80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1538280 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14f09c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x153cc50 .functor NOT 1, v0x1537ab0_0, C4<0>, C4<0>, C4<0>;
L_0x153cce0 .functor NOT 1, v0x1537b50_0, C4<0>, C4<0>, C4<0>;
L_0x153ce80 .functor AND 1, L_0x153cc50, L_0x153cce0, C4<1>, C4<1>;
L_0x153cf90 .functor AND 1, L_0x153ce80, v0x1537bf0_0, C4<1>, C4<1>;
L_0x153d190 .functor AND 1, L_0x153cf90, v0x1537d30_0, C4<1>, C4<1>;
L_0x153d360 .functor NOT 1, v0x1537ab0_0, C4<0>, C4<0>, C4<0>;
L_0x153d520 .functor AND 1, L_0x153d360, v0x1537b50_0, C4<1>, C4<1>;
L_0x153d5e0 .functor NOT 1, v0x1537bf0_0, C4<0>, C4<0>, C4<0>;
L_0x153d6a0 .functor AND 1, L_0x153d520, L_0x153d5e0, C4<1>, C4<1>;
L_0x153d7b0 .functor AND 1, L_0x153d6a0, v0x1537d30_0, C4<1>, C4<1>;
L_0x153d8d0 .functor OR 1, L_0x153d190, L_0x153d7b0, C4<0>, C4<0>;
L_0x153d990 .functor AND 1, v0x1537ab0_0, v0x1537b50_0, C4<1>, C4<1>;
L_0x153da70 .functor AND 1, L_0x153d990, v0x1537bf0_0, C4<1>, C4<1>;
L_0x153db30 .functor AND 1, L_0x153da70, v0x1537d30_0, C4<1>, C4<1>;
L_0x153da00 .functor OR 1, L_0x153d8d0, L_0x153db30, C4<0>, C4<0>;
L_0x153dd60 .functor NOT 1, v0x1537ab0_0, C4<0>, C4<0>, C4<0>;
L_0x153de60 .functor NOT 1, v0x1537b50_0, C4<0>, C4<0>, C4<0>;
L_0x153ded0 .functor OR 1, L_0x153dd60, L_0x153de60, C4<0>, C4<0>;
L_0x153e080 .functor NOT 1, v0x1537bf0_0, C4<0>, C4<0>, C4<0>;
L_0x153e0f0 .functor OR 1, L_0x153ded0, L_0x153e080, C4<0>, C4<0>;
L_0x153e2b0 .functor OR 1, L_0x153e0f0, v0x1537d30_0, C4<0>, C4<0>;
L_0x153e370 .functor NOT 1, v0x1537ab0_0, C4<0>, C4<0>, C4<0>;
L_0x153e4a0 .functor OR 1, L_0x153e370, v0x1537b50_0, C4<0>, C4<0>;
L_0x153e560 .functor OR 1, L_0x153e4a0, v0x1537bf0_0, C4<0>, C4<0>;
L_0x153e6f0 .functor NOT 1, v0x1537d30_0, C4<0>, C4<0>, C4<0>;
L_0x153e760 .functor OR 1, L_0x153e560, L_0x153e6f0, C4<0>, C4<0>;
L_0x153e950 .functor AND 1, L_0x153e2b0, L_0x153e760, C4<1>, C4<1>;
L_0x153ea60 .functor NOT 1, v0x1537b50_0, C4<0>, C4<0>, C4<0>;
L_0x153ebc0 .functor OR 1, v0x1537ab0_0, L_0x153ea60, C4<0>, C4<0>;
L_0x153ec80 .functor NOT 1, v0x1537bf0_0, C4<0>, C4<0>, C4<0>;
L_0x153edf0 .functor OR 1, L_0x153ebc0, L_0x153ec80, C4<0>, C4<0>;
L_0x153ef00 .functor NOT 1, v0x1537d30_0, C4<0>, C4<0>, C4<0>;
L_0x153f080 .functor OR 1, L_0x153edf0, L_0x153ef00, C4<0>, C4<0>;
L_0x153f190 .functor AND 1, L_0x153e950, L_0x153f080, C4<1>, C4<1>;
v0x1538440_0 .net *"_ivl_0", 0 0, L_0x153cc50;  1 drivers
v0x1538520_0 .net *"_ivl_10", 0 0, L_0x153d360;  1 drivers
v0x1538600_0 .net *"_ivl_12", 0 0, L_0x153d520;  1 drivers
v0x15386f0_0 .net *"_ivl_14", 0 0, L_0x153d5e0;  1 drivers
v0x15387d0_0 .net *"_ivl_16", 0 0, L_0x153d6a0;  1 drivers
v0x1538900_0 .net *"_ivl_18", 0 0, L_0x153d7b0;  1 drivers
v0x15389e0_0 .net *"_ivl_2", 0 0, L_0x153cce0;  1 drivers
v0x1538ac0_0 .net *"_ivl_20", 0 0, L_0x153d8d0;  1 drivers
v0x1538ba0_0 .net *"_ivl_22", 0 0, L_0x153d990;  1 drivers
v0x1538d10_0 .net *"_ivl_24", 0 0, L_0x153da70;  1 drivers
v0x1538df0_0 .net *"_ivl_26", 0 0, L_0x153db30;  1 drivers
v0x1538ed0_0 .net *"_ivl_30", 0 0, L_0x153dd60;  1 drivers
v0x1538fb0_0 .net *"_ivl_32", 0 0, L_0x153de60;  1 drivers
v0x1539090_0 .net *"_ivl_34", 0 0, L_0x153ded0;  1 drivers
v0x1539170_0 .net *"_ivl_36", 0 0, L_0x153e080;  1 drivers
v0x1539250_0 .net *"_ivl_38", 0 0, L_0x153e0f0;  1 drivers
v0x1539330_0 .net *"_ivl_4", 0 0, L_0x153ce80;  1 drivers
v0x1539520_0 .net *"_ivl_40", 0 0, L_0x153e2b0;  1 drivers
v0x1539600_0 .net *"_ivl_42", 0 0, L_0x153e370;  1 drivers
v0x15396e0_0 .net *"_ivl_44", 0 0, L_0x153e4a0;  1 drivers
v0x15397c0_0 .net *"_ivl_46", 0 0, L_0x153e560;  1 drivers
v0x15398a0_0 .net *"_ivl_48", 0 0, L_0x153e6f0;  1 drivers
v0x1539980_0 .net *"_ivl_50", 0 0, L_0x153e760;  1 drivers
v0x1539a60_0 .net *"_ivl_52", 0 0, L_0x153e950;  1 drivers
v0x1539b40_0 .net *"_ivl_54", 0 0, L_0x153ea60;  1 drivers
v0x1539c20_0 .net *"_ivl_56", 0 0, L_0x153ebc0;  1 drivers
v0x1539d00_0 .net *"_ivl_58", 0 0, L_0x153ec80;  1 drivers
v0x1539de0_0 .net *"_ivl_6", 0 0, L_0x153cf90;  1 drivers
v0x1539ec0_0 .net *"_ivl_60", 0 0, L_0x153edf0;  1 drivers
v0x1539fa0_0 .net *"_ivl_62", 0 0, L_0x153ef00;  1 drivers
v0x153a080_0 .net *"_ivl_64", 0 0, L_0x153f080;  1 drivers
v0x153a160_0 .net *"_ivl_8", 0 0, L_0x153d190;  1 drivers
v0x153a240_0 .net "a", 0 0, v0x1537ab0_0;  alias, 1 drivers
v0x153a4f0_0 .net "b", 0 0, v0x1537b50_0;  alias, 1 drivers
v0x153a5e0_0 .net "c", 0 0, v0x1537bf0_0;  alias, 1 drivers
v0x153a6d0_0 .net "d", 0 0, v0x1537d30_0;  alias, 1 drivers
v0x153a7c0_0 .net "out_pos", 0 0, L_0x153f190;  alias, 1 drivers
v0x153a880_0 .net "out_sop", 0 0, L_0x153da00;  alias, 1 drivers
S_0x153aa00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14f09c0;
 .timescale -12 -12;
E_0x14d89f0 .event anyedge, v0x153b7f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x153b7f0_0;
    %nor/r;
    %assign/vec4 v0x153b7f0_0, 0;
    %wait E_0x14d89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1536f80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1537e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1537ec0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1536f80;
T_4 ;
    %wait E_0x14ef1a0;
    %load/vec4 v0x1537f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1537e20_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1536f80;
T_5 ;
    %wait E_0x14ef040;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %wait E_0x14ef040;
    %load/vec4 v0x1537e20_0;
    %store/vec4 v0x1537ec0_0, 0, 1;
    %fork t_1, S_0x15372b0;
    %jmp t_0;
    .scope S_0x15372b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15374f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x15374f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14ef040;
    %load/vec4 v0x15374f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15374f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15374f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1536f80;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14ef1a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1537d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1537b50_0, 0;
    %assign/vec4 v0x1537ab0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1537e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1537ec0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14f09c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153b390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153b7f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14f09c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x153b390_0;
    %inv;
    %store/vec4 v0x153b390_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14f09c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1537c90_0, v0x153b960_0, v0x153b1b0_0, v0x153b250_0, v0x153b2f0_0, v0x153b430_0, v0x153b6b0_0, v0x153b610_0, v0x153b570_0, v0x153b4d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14f09c0;
T_9 ;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x153b750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14f09c0;
T_10 ;
    %wait E_0x14ef1a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x153b750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x153b750_0, 4, 32;
    %load/vec4 v0x153b890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x153b750_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x153b750_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x153b750_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x153b6b0_0;
    %load/vec4 v0x153b6b0_0;
    %load/vec4 v0x153b610_0;
    %xor;
    %load/vec4 v0x153b6b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x153b750_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x153b750_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x153b570_0;
    %load/vec4 v0x153b570_0;
    %load/vec4 v0x153b4d0_0;
    %xor;
    %load/vec4 v0x153b570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x153b750_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x153b750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x153b750_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response12/top_module.sv";
