Archive member included to satisfy reference by file (symbol)

c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o (alt_load)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o (alt_main)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
                              obj/default/hello_world_small.o (alt_printf)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o) (alt_putchar)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o) (alt_irq_init)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o) (altera_avalon_uart_write)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o) (alt_errno)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o) (altera_nios2_gen2_irq_init)
c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o) (errno)
c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o) (memcpy)

Memory Configuration

Name             Origin             Length             Attributes
reset            0x0000000000020000 0x0000000000000020
on_chip_mem      0x0000000000020020 0x00000000000117e0
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
LOAD obj/default/hello_world_small.o
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libstdc++.a
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libm.a
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/mno-hw-mul\libgcc.a
START GROUP
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/mno-hw-mul\libgcc.a
LOAD c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libm.a
END GROUP
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/mno-hw-mul\libgcc.a
                0x0000000000020000                __alt_mem_on_chip_mem = 0x20000

.entry          0x0000000000020000       0x20
 *(.entry)
 .entry         0x0000000000020000       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
                0x0000000000020000                __reset
                0x000000000002000c                _exit

.exceptions     0x0000000000020020        0x0
                0x0000000000020020                PROVIDE (__ram_exceptions_start = ABSOLUTE (.))
                0x0000000000020020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 *(.exceptions.entry.user)
 *(.exceptions.entry.ecc_fatal)
 *(.exceptions.entry)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 *(.exceptions.notirq.label)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 *(.exceptions.exit.label)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 *(.exceptions)
                0x0000000000020020                PROVIDE (__ram_exceptions_end = ABSOLUTE (.))
                0x0000000000020020                PROVIDE (__flash_exceptions_start = LOADADDR (.exceptions))

.text           0x0000000000020020      0x3d4
                [!provide]                        PROVIDE (stext = ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x0000000000020020       0x3c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
                0x0000000000020020                _start
 .text          0x000000000002005c        0x0 obj/default/hello_world_small.o
 .text.startup  0x000000000002005c       0x7c obj/default/hello_world_small.o
                0x000000000002005c                main
 .text          0x00000000000200d8       0x84 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
                0x00000000000200d8                alt_load
 .text          0x000000000002015c       0x2c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
                0x000000000002015c                alt_main
 .text          0x0000000000020188      0x144 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
                0x0000000000020188                alt_printf
 .text          0x00000000000202cc       0x48 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
                0x00000000000202cc                alt_putchar
 .text          0x0000000000020314       0x24 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
                0x0000000000020314                alt_irq_init
                0x0000000000020334                alt_sys_init
 .text          0x0000000000020338       0x84 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
                0x0000000000020338                altera_avalon_uart_write
 .text          0x00000000000203bc        0x4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                0x00000000000203bc                alt_dcache_flush_all
 .text          0x00000000000203c0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
 .text          0x00000000000203c0        0x4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                0x00000000000203c0                alt_icache_flush_all
 .text          0x00000000000203c4        0x8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                0x00000000000203c4                altera_nios2_gen2_irq_init
 .text          0x00000000000203cc        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
 .text          0x00000000000203cc        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 .text.memcpy   0x00000000000203cc       0x28 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
                0x00000000000203cc                memcpy
 *(.gnu.warning.*)
 *(.fini)
                [!provide]                        PROVIDE (__etext = ABSOLUTE (.))
                [!provide]                        PROVIDE (_etext = ABSOLUTE (.))
                [!provide]                        PROVIDE (etext = ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x00000000000203f4                . = ALIGN (0x4)
                [!provide]                        PROVIDE (__preinit_array_start = ABSOLUTE (.))
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (__init_array_start = ABSOLUTE (.))
 *(.init_array)
                [!provide]                        PROVIDE (__init_array_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (__fini_array_start = ABSOLUTE (.))
 *(.fini_array)
                [!provide]                        PROVIDE (__fini_array_end = ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table .gcc_except_table.*)
 *(.dynamic)
                [!provide]                        PROVIDE (__CTOR_LIST__ = ABSOLUTE (.))
 *(.ctors)
 *(SORT_BY_NAME(.ctors.*))
                [!provide]                        PROVIDE (__CTOR_END__ = ABSOLUTE (.))
                [!provide]                        PROVIDE (__DTOR_LIST__ = ABSOLUTE (.))
 *(.dtors)
 *(SORT_BY_NAME(.dtors.*))
                [!provide]                        PROVIDE (__DTOR_END__ = ABSOLUTE (.))
 *(.jcr)
                0x00000000000203f4                . = ALIGN (0x4)

.rodata         0x00000000000203f4       0x18
                0x00000000000203f4                PROVIDE (__ram_rodata_start = ABSOLUTE (.))
                0x00000000000203f4                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x00000000000203f4       0x16 obj/default/hello_world_small.o
 *(.rodata1)
                0x000000000002040c                . = ALIGN (0x4)
 *fill*         0x000000000002040a        0x2 
                0x000000000002040c                PROVIDE (__ram_rodata_end = ABSOLUTE (.))
                0x00000000000203f4                PROVIDE (__flash_rodata_start = LOADADDR (.rodata))

.rwdata         0x000000000002040c      0x418 load address 0x0000000000020824
                0x000000000002040c                PROVIDE (__ram_rwdata_start = ABSOLUTE (.))
                0x000000000002040c                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x000000000002040c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
 .data          0x000000000002040c      0x410 obj/default/hello_world_small.o
                0x000000000002040c                PULSE_RESPONSE_VALS
                0x000000000002041c                SIGMA6
 .data          0x000000000002081c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
 .data          0x000000000002081c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
 .data          0x000000000002081c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
 .data          0x000000000002081c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
 .data          0x000000000002081c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
 .data          0x000000000002081c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .data          0x000000000002081c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x000000000002081c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
 .data          0x000000000002081c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x000000000002081c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .data          0x000000000002081c        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
 .data          0x000000000002081c        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
                0x000000000002881c                _gp = ABSOLUTE ((. + 0x8000))
                [!provide]                        PROVIDE (gp = _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 .sdata         0x000000000002081c        0x4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
                0x000000000002081c                uart_0
 .sdata         0x0000000000020820        0x4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
                0x0000000000020820                alt_errno
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x0000000000020824                . = ALIGN (0x4)
                0x0000000000020824                _edata = ABSOLUTE (.)
                [!provide]                        PROVIDE (edata = ABSOLUTE (.))
                0x0000000000020824                PROVIDE (__ram_rwdata_end = ABSOLUTE (.))
                0x0000000000020824                PROVIDE (__flash_rwdata_start = LOADADDR (.rwdata))

.bss            0x0000000000020c3c       0x10
                0x0000000000020c3c                __bss_start = ABSOLUTE (.)
                [!provide]                        PROVIDE (__sbss_start = ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_start = ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x0000000000020c3c        0xc c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
                0x0000000000020c3c                alt_envp
                0x0000000000020c40                alt_argv
                0x0000000000020c44                alt_argc
 .sbss.errno    0x0000000000020c48        0x4 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
                0x0000000000020c48                errno
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                [!provide]                        PROVIDE (__sbss_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_end = ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
 .bss           0x0000000000020c4c        0x0 obj/default/hello_world_small.o
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x0000000000020c4c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .bss           0x0000000000020c4c        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
 .bss           0x0000000000020c4c        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
 *(COMMON)
                0x0000000000020c4c                . = ALIGN (0x4)
                0x0000000000020c4c                __bss_end = ABSOLUTE (.)

.on_chip_mem    0x0000000000020c4c        0x0
                [!provide]                        PROVIDE (_alt_partition_on_chip_mem_start = ABSOLUTE (.))
 *(.on_chip_mem .on_chip_mem. on_chip_mem.*)
                0x0000000000020c4c                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_on_chip_mem_end = ABSOLUTE (.))
                0x0000000000020c4c                _end = ABSOLUTE (.)
                0x0000000000020c4c                end = ABSOLUTE (.)
                0x0000000000020c4c                __alt_stack_base = ABSOLUTE (.)
                [!provide]                        PROVIDE (_alt_partition_on_chip_mem_load_addr = LOADADDR (.on_chip_mem))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x0000000000000000       0x2d
 *(.comment)
 .comment       0x0000000000000000       0x2d obj/default/hello_world_small.o
                                         0x2e (size before relaxing)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .comment       0x000000000000002d       0x2e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
 .comment       0x000000000000002d       0x2e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x0000000000000000      0x1b8
 *(.debug_aranges)
 .debug_aranges
                0x0000000000000000       0x28 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x0000000000000028       0x20 obj/default/hello_world_small.o
 .debug_aranges
                0x0000000000000048       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x0000000000000068       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x0000000000000088       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_aranges
                0x00000000000000a8       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_aranges
                0x00000000000000c8       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x00000000000000e8       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_aranges
                0x0000000000000108       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x0000000000000128       0x18 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
 .debug_aranges
                0x0000000000000140       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x0000000000000160       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_aranges
                0x0000000000000180       0x18 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
 .debug_aranges
                0x0000000000000198       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x0000000000000000      0xea6
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x0000000000000000       0x22 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
 .debug_info    0x0000000000000022      0x1a6 obj/default/hello_world_small.o
 .debug_info    0x00000000000001c8      0x239 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
 .debug_info    0x0000000000000401      0x13e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
 .debug_info    0x000000000000053f      0x17e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_info    0x00000000000006bd      0x130 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_info    0x00000000000007ed      0x127 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x0000000000000914      0x19d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_info    0x0000000000000ab1       0x8d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x0000000000000b3e       0xa8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
 .debug_info    0x0000000000000be6       0x8d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x0000000000000c73       0x8d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_info    0x0000000000000d00       0x85 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
 .debug_info    0x0000000000000d85      0x121 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)

.debug_abbrev   0x0000000000000000      0x952
 *(.debug_abbrev)
 .debug_abbrev  0x0000000000000000       0x12 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x0000000000000012      0x10b obj/default/hello_world_small.o
 .debug_abbrev  0x000000000000011d      0x12c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x0000000000000249       0xeb c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x0000000000000334      0x10d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_abbrev  0x0000000000000441       0xca c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_abbrev  0x000000000000050b      0x107 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x0000000000000612      0x10d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_abbrev  0x000000000000071f       0x43 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x0000000000000762       0x70 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
 .debug_abbrev  0x00000000000007d2       0x43 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x0000000000000815       0x43 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_abbrev  0x0000000000000858       0x39 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
 .debug_abbrev  0x0000000000000891       0xc1 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)

.debug_line     0x0000000000000000      0x825
 *(.debug_line)
 .debug_line    0x0000000000000000       0x66 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
 .debug_line    0x0000000000000066       0xdf obj/default/hello_world_small.o
 .debug_line    0x0000000000000145       0xd2 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
 .debug_line    0x0000000000000217       0xa2 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
 .debug_line    0x00000000000002b9      0x177 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_line    0x0000000000000430       0x82 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_line    0x00000000000004b2       0x8e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x0000000000000540       0xe5 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_line    0x0000000000000625       0x4e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x0000000000000673       0x4c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
 .debug_line    0x00000000000006bf       0x4c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x000000000000070b       0x54 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_line    0x000000000000075f       0x3a c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
 .debug_line    0x0000000000000799       0x8c c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)

.debug_frame    0x0000000000000000      0x1ec
 *(.debug_frame)
 .debug_frame   0x0000000000000000       0x2c obj/default/hello_world_small.o
 .debug_frame   0x000000000000002c       0x2c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
 .debug_frame   0x0000000000000058       0x2c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
 .debug_frame   0x0000000000000084       0x44 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_frame   0x00000000000000c8       0x30 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_frame   0x00000000000000f8       0x3c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x0000000000000134       0x38 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_frame   0x000000000000016c       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x000000000000018c       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x00000000000001ac       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_frame   0x00000000000001cc       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)

.debug_str      0x0000000000000000      0x487
 *(.debug_str)
 .debug_str     0x0000000000000000       0x89 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
 .debug_str     0x0000000000000089      0x10a obj/default/hello_world_small.o
                                        0x161 (size before relaxing)
 .debug_str     0x0000000000000193      0x125 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
                                        0x208 (size before relaxing)
 .debug_str     0x00000000000002b8       0x4b c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
                                        0x138 (size before relaxing)
 .debug_str     0x0000000000000303       0x44 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
                                         0xc1 (size before relaxing)
 .debug_str     0x0000000000000347       0x3b c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
                                        0x12f (size before relaxing)
 .debug_str     0x0000000000000382       0x52 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
                                        0x17b (size before relaxing)
 .debug_str     0x00000000000003d4       0x32 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
                                        0x178 (size before relaxing)
 .debug_str     0x0000000000000406       0xfd c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_str     0x0000000000000406        0x8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
                                         0xfa (size before relaxing)
 .debug_str     0x000000000000040e       0xfd c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_str     0x000000000000040e      0x103 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_str     0x000000000000040e       0x5e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
                                         0xf9 (size before relaxing)
 .debug_str     0x000000000000046c       0x1b c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
                                        0x115 (size before relaxing)

.debug_loc
 *(.debug_loc)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
                0x0000000000000000       0x10
 *(.debug_alt_sim_info)
 .debug_alt_sim_info
                0x0000000000000000       0x10 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o
                0x0000000000031800                __alt_data_end = 0x31800
                0x0000000000031800                PROVIDE (__alt_stack_pointer = __alt_data_end)
                [!provide]                        PROVIDE (__alt_stack_limit = __alt_stack_base)
                [!provide]                        PROVIDE (__alt_heap_start = end)
                [!provide]                        PROVIDE (__alt_heap_limit = 0x31800)
OUTPUT(hello.elf elf32-littlenios2)
LOAD linker stubs

.debug_ranges   0x0000000000000000       0x20
 .debug_ranges  0x0000000000000000       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp//obj/HAL/src/crt0.o

.debug_rnglists
                0x0000000000000000       0x74
 .debug_rnglists
                0x0000000000000000       0x13 obj/default/hello_world_small.o
 .debug_rnglists
                0x0000000000000013       0x23 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
 .debug_rnglists
                0x0000000000000036       0x17 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_rnglists
                0x000000000000004d       0x14 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_rnglists
                0x0000000000000061       0x13 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)

.debug_line_str
                0x0000000000000000      0x743
 .debug_line_str
                0x0000000000000000      0x1c1 obj/default/hello_world_small.o
                                        0x250 (size before relaxing)
 .debug_line_str
                0x00000000000001c1       0xcc c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_load.o)
                                        0x155 (size before relaxing)
 .debug_line_str
                0x000000000000028d       0x4a c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_main.o)
                                        0x154 (size before relaxing)
 .debug_line_str
                0x00000000000002d7       0x7b c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
                                        0x195 (size before relaxing)
 .debug_line_str
                0x0000000000000352       0x16 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
                                        0x118 (size before relaxing)
 .debug_line_str
                0x0000000000000368       0x4a c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
                                        0x160 (size before relaxing)
 .debug_line_str
                0x00000000000003b2       0x3f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
                                        0x19e (size before relaxing)
 .debug_line_str
                0x00000000000003f1       0x1f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                                        0x133 (size before relaxing)
 .debug_line_str
                0x0000000000000410       0x14 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_errno.o)
                                        0x186 (size before relaxing)
 .debug_line_str
                0x0000000000000424       0x1f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                                        0x133 (size before relaxing)
 .debug_line_str
                0x0000000000000443       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                                        0x136 (size before relaxing)
 .debug_line_str
                0x0000000000000463      0x103 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-int_errno.o)
                                        0x1dd (size before relaxing)
 .debug_line_str
                0x0000000000000566      0x1dd c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
                                        0x2b3 (size before relaxing)

.debug_loclists
                0x0000000000000000      0x39e
 .debug_loclists
                0x0000000000000000      0x180 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_printf.o)
 .debug_loclists
                0x0000000000000180       0x25 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_putchar.o)
 .debug_loclists
                0x00000000000001a5       0x1e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_loclists
                0x00000000000001c3      0x10f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/hello_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_loclists
                0x00000000000002d2       0xcc c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libsmallc.a(lib_a-memcpy.o)
