CVAE_tb.v
../netlist/CHIP_layout.v

-v /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v

../../RTL/hdl/rams_sp_wf.v
+access+r
