// Seed: 3510907578
module module_0 ();
  assign id_1 = 1;
  assign id_1 = 1'b0;
  wire id_2;
endmodule
module module_1;
  always @* id_1 = 1;
  tri0 id_2;
  module_0();
  always id_2 = 1'b0;
  initial id_2 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = {1, id_1};
  module_0();
  assign id_2 = id_1;
  id_3(
      id_4, id_1
  );
endmodule
