{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1509588459050 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stability 5CEBA4F17I7 " "Selected device 5CEBA4F17I7 for design \"stability\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509588459238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509588459269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509588459269 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|general\[5\].gpll " "RST port on the PLL is not properly connected on instance sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|general\[5\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1509588459363 ""}  } { { "altera_pll.v" "" { Text "e:/intelfpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1509588459363 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1509588459394 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "signal_source:U1\|signal_produce:U2\|signal_band_internalL:signal_4Hz\|signal_band_internalL_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_55g2:auto_generated\|ram_block1a0 " "Atom \"signal_source:U1\|signal_produce:U2\|signal_band_internalL:signal_4Hz\|signal_band_internalL_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_55g2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1509588459457 "|top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_55g2:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1509588459457 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509588460019 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509588461301 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1509588462238 ""}
{ "Info" "IFOCT_OCT_CREATED_CONTROL_BLOCK" "termination_blk0 " "Created on-chip termination control block \"termination_blk0\" " {  } { { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 81861 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174060 "Created on-chip termination control block \"%1!s!\" " 0 0 "Fitter" 0 -1 1509588462644 ""}
{ "Info" "IFOCT_OCT_CREATED_RZQ_PIN" "termination_blk0~_rzq_pad " "Created on-chip termination (OCT) RZQ pin \"termination_blk0~_rzq_pad\" " {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { termination_blk0~_rzq_pad } } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 81862 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174063 "Created on-chip termination (OCT) RZQ pin \"%1!s!\" " 0 0 "Fitter" 0 -1 1509588462644 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 2 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 2 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "termination_blk0~_rzq_pad " "RUP, RDN, or RZQ pin termination_blk0~_rzq_pad not assigned to an exact location on the device" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { termination_blk0~_rzq_pad } } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 81862 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1509588462644 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1509588462644 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1509588468848 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1509588469395 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1509588469395 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "8 s (8 global) " "Promoted 8 clocks (8 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\]~CLKENA0 88 global CLKCTRL_G0 " "sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\]~CLKENA0 with 88 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1509588469708 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\]~CLKENA0 31 global CLKCTRL_G2 " "sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\]~CLKENA0 with 31 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1509588469708 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|outclk_wire\[7\]~CLKENA0 4831 global CLKCTRL_G3 " "sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|outclk_wire\[7\]~CLKENA0 with 4831 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1509588469708 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 33 global CLKCTRL_G1 " "sys_control:U0\|clock_lf:clock_lf\|pll_L:pll_L\|pll_L_0002:pll_l_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 33 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1509588469708 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_pll0:pll0\|pll_afi_clk~CLKENA0 3184 global CLKCTRL_G8 " "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_pll0:pll0\|pll_afi_clk~CLKENA0 with 3184 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1509588469708 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 218 global CLKCTRL_G9 " "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 with 218 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1509588469708 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_pll0:pll0\|pll_config_clk~CLKENA0 232 global CLKCTRL_G6 " "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_pll0:pll0\|pll_config_clk~CLKENA0 with 232 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1509588469708 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_pll0:pll0\|pll_avl_clk~CLKENA0 1205 global CLKCTRL_G4 " "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_pll0:pll0\|pll_avl_clk~CLKENA0 with 1205 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1509588469708 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1509588469708 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "K64_CLK~inputCLKENA0 8 global CLKCTRL_G14 " "K64_CLK~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G14" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1509588469708 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1509588469708 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1509588469708 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver K64_CLK~inputCLKENA0 CLKCTRL_G14 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver K64_CLK~inputCLKENA0, placed at CLKCTRL_G14" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad K64_CLK PIN_A3 " "Refclk input I/O pad K64_CLK is placed onto PIN_A3" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1509588469708 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1509588469708 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1509588469708 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509588469708 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1509588474990 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509588475005 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509588475005 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kkl1 " "Entity dcfifo_kkl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509588475005 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509588475005 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509588475005 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509588475005 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509588475005 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509588475005 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509588475005 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1509588475005 ""}
{ "Info" "ISTA_SDC_FOUND" "other/Qsys_First/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'other/Qsys_First/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509588475130 ""}
{ "Info" "ISTA_SDC_FOUND" "other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc " "Reading SDC File: 'other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 46 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_oci_break:the_Qsys_system_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(46): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_oci_break:the_Qsys_system_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 46 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(46): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Qsys_system_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Qsys_system_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Qsys_system_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Qsys_system_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509588475177 ""}  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 47 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(47): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 47 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(47): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Qsys_system_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Qsys_system_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$Qsys_system_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Qsys_system_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509588475177 ""}  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 48 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(48): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 48 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(48): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Qsys_system_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Qsys_system_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$Qsys_system_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Qsys_system_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509588475177 ""}  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 49 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(49): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 49 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(49): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Qsys_system_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Qsys_system_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$Qsys_system_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Qsys_system_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509588475177 ""}  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 50 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_ocimem:the_Qsys_system_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(50): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_ocimem:the_Qsys_system_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Qsys_system_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Qsys_system_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Qsys_system_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Qsys_system_nios2_qsys_0_jtag_sr*\]" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509588475177 ""}  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 51 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(51): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 51 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk:the_Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(51): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk:the_Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$Qsys_system_nios2_qsys_0_jtag_sr*    -to *\$Qsys_system_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$Qsys_system_nios2_qsys_0_jtag_sr*    -to *\$Qsys_system_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509588475177 ""}  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 52 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk:the_Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(52): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper\|Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk:the_Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$Qsys_system_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$Qsys_system_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509588475177 ""}  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Qsys_system_nios2_qsys_0.sdc 53 *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at Qsys_system_nios2_qsys_0.sdc(53): *Qsys_system_nios2_qsys_0:*\|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci\|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Qsys_system_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Qsys_system_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Qsys_system_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1509588475177 ""}  } { { "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1509588475177 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in2 " "Node: clk_in2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].ddio_out~DFFHI0 clk_in2 " "Register signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].ddio_out~DFFHI0 is being clocked by clk_in2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509588475255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509588475255 "|top|clk_in2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in1 " "Node: clk_in1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register signal_source:U1\|issp_dat_abs:issp_dat_abs2\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|metastable_l2_reg\[15\] clk_in1 " "Register signal_source:U1\|issp_dat_abs:issp_dat_abs2\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|metastable_l2_reg\[15\] is being clocked by clk_in1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509588475255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509588475255 "|top|clk_in1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_control:U0\|clock_lf:clock_lf\|gen_divd:Gen_500K\|clkout " "Node: sys_control:U0\|clock_lf:clock_lf\|gen_divd:Gen_500K\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register signal_source:U1\|signal_produce:U2\|sample_clk sys_control:U0\|clock_lf:clock_lf\|gen_divd:Gen_500K\|clkout " "Register signal_source:U1\|signal_produce:U2\|sample_clk is being clocked by sys_control:U0\|clock_lf:clock_lf\|gen_divd:Gen_500K\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509588475255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509588475255 "|top|sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_500K|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "K64_CS0 " "Node: K64_CS0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch microchip_interact:U5\|flexbus:U1\|fdat_temp_09\[4\] K64_CS0 " "Latch microchip_interact:U5\|flexbus:U1\|fdat_temp_09\[4\] is being clocked by K64_CS0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509588475255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509588475255 "|top|K64_CS0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "K64_CLK " "Node: K64_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register microchip_interact:U5\|flexbus:U1\|k64_address\[6\] K64_CLK " "Register microchip_interact:U5\|flexbus:U1\|k64_address\[6\] is being clocked by K64_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509588475255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509588475255 "|top|K64_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem_dqs\[1\] " "Node: mem_dqs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|input_path_gen\[1\].read_fifo~WRITE_ADDRESS_DFF mem_dqs\[1\] " "Register signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|input_path_gen\[1\].read_fifo~WRITE_ADDRESS_DFF is being clocked by mem_dqs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509588475255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509588475255 "|top|mem_dqs[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem_dqs\[0\] " "Node: mem_dqs\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~WRITE_ADDRESS_DFF mem_dqs\[0\] " "Register signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~WRITE_ADDRESS_DFF is being clocked by mem_dqs\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509588475255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509588475255 "|top|mem_dqs[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_control:U0\|clock_lf:clock_lf\|gen_divd:Gen_250K\|clkout " "Node: sys_control:U0\|clock_lf:clock_lf\|gen_divd:Gen_250K\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sys_control:U0\|ds3231_i2c:ds3231_i2c\|i2c_read:i2c_read\|scl sys_control:U0\|clock_lf:clock_lf\|gen_divd:Gen_250K\|clkout " "Register sys_control:U0\|ds3231_i2c:ds3231_i2c\|i2c_read:i2c_read\|scl is being clocked by sys_control:U0\|clock_lf:clock_lf\|gen_divd:Gen_250K\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509588475255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509588475255 "|top|sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_250K|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "microchip_interact:U5\|flexbus:U1\|k64_address\[0\] " "Node: microchip_interact:U5\|flexbus:U1\|k64_address\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch microchip_interact:U5\|flexbus:U1\|k64_ad_out\[1\] microchip_interact:U5\|flexbus:U1\|k64_address\[0\] " "Latch microchip_interact:U5\|flexbus:U1\|k64_ad_out\[1\] is being clocked by microchip_interact:U5\|flexbus:U1\|k64_address\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509588475255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509588475255 "|top|microchip_interact:U5|flexbus:U1|k64_address[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1509588475365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1509588475365 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U0\|clock_lf\|pll_L\|pll_l_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U0\|clock_lf\|pll_L\|pll_l_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509588475396 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: U4\|U1\|mt41j128m16_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U4\|U1\|mt41j128m16_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509588475396 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1509588475396 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1509588475396 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509588475396 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509588475396 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509588475396 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1509588475396 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509588476130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509588476130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509588476146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509588476162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509588476224 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1509588476271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1509588476287 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509588476302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509588477615 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "74 Block RAM " "Packed 74 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509588477646 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "194 DSP block " "Packed 194 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509588477646 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "84 MLAB cell " "Packed 84 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509588477646 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1509588477646 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509588477646 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509588478615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509588480803 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1509588483256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509588503836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509588517572 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509588526714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509588526714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509588532824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 2.1% " "2e+03 ns of routing delay (approximately 2.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1509588543684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1509588545731 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509588545731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1509588552982 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509588552982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509588552982 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.43 " "Total time spent on timing analysis during the Fitter is 10.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1509588568734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509588568984 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509588575141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509588575156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509588584282 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:44 " "Fitter post-fit operations ending: elapsed time is 00:00:44" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509588612676 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1509588613457 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[8] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[0] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[1] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1149 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[2] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[3] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[4] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[5] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[6] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[7] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[9] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[10] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[11] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[12] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[13] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1161 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[14] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dq[15] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dqs[0] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs\[0\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dqs[1] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs\[1\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dqs_n[0] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[0\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: signal_store:U4\|mt41j128m16_control:U1\|mt41j128m16_0002:mt41j128m16_inst\|mt41j128m16_p0:p0\|mt41j128m16_p0_memphy:umemphy\|mt41j128m16_p0_new_io_pads:uio_pads\|mt41j128m16_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "e:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/quartus/bin64/pin_planner.ppl" { mem_dqs_n[1] } } } { "e:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs_n\[1\]" } } } } { "other/sys/top.v" "" { Text "C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Magic_Boy/Desktop/stability/" { { 0 { 0 ""} 0 1167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1509588613535 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1509588613535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Magic_Boy/Desktop/stability/output_files/stability.fit.smsg " "Generated suppressed messages file C:/Users/Magic_Boy/Desktop/stability/output_files/stability.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1509588614692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3605 " "Peak virtual memory: 3605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509588620380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 10:10:20 2017 " "Processing ended: Thu Nov 02 10:10:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509588620380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:43 " "Elapsed time: 00:02:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509588620380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:48 " "Total CPU time (on all processors): 00:06:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509588620380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509588620380 ""}
