Analysis & Synthesis report for TopDE
Sat Nov 10 18:33:07 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst
 19. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1
 20. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1
 21. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1
 22. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1
 23. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid154_invTables_lutmem_dmem|altera_syncram_t054:auto_generated|altsyncram_9vc4:altsyncram1
 24. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem|altera_syncram_7v44:auto_generated|altsyncram_jtc4:altsyncram1
 25. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid150_invTables_lutmem_dmem|altera_syncram_m054:auto_generated|altsyncram_2vc4:altsyncram1
 26. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem|altera_syncram_s054:auto_generated|altsyncram_8vc4:altsyncram1
 27. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid146_invTables_lutmem_dmem|altera_syncram_q054:auto_generated|altsyncram_6vc4:altsyncram1
 28. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem|altera_syncram_l914:auto_generated|altsyncram_mmb4:altsyncram1
 29. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1
 30. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst
 31. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst
 32. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst
 33. Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst
 34. Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1
 35. Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1
 36. Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated
 37. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated
 38. Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated
 39. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated
 40. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated
 41. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated
 42. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated
 43. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated
 44. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated
 45. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated
 46. Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated
 47. Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i
 48. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0
 49. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1
 50. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2
 51. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3
 52. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4
 53. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5
 54. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub6
 55. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower
 56. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0
 57. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1
 58. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower
 59. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper0
 60. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper1
 61. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower
 62. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1
 63. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator
 64. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder
 65. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder
 66. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr
 67. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder
 68. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult
 69. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem
 70. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg
 71. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist28_fracY_uid13_fpDivTest_b_13
 72. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay
 73. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem
 74. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg
 75. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist30_expY_uid12_fpDivTest_b_13
 76. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:expXIsMax_uid38_fpDivTest_delay
 77. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem
 78. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg
 79. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg
 80. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13
 81. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid25_fpDivTest_delay
 82. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem
 83. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg
 84. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist35_expX_uid9_fpDivTest_b_13
 85. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist25_expXIsMax_uid24_fpDivTest_q_1
 86. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excZ_y_uid37_fpDivTest_delay
 87. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist26_excZ_x_uid23_fpDivTest_q_1
 88. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excRNaN_uid131_fpDivTest_delay
 89. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:signR_uid46_fpDivTest_delay
 90. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist24_signR_uid46_fpDivTest_q_15
 91. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:sRPostExc_uid143_fpDivTest_delay
 92. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist4_sRPostExc_uid143_fpDivTest_q_6
 93. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2
 94. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid154_invTables_lutmem_dmem
 95. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2
 96. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid176_pT1_uid161_invPolyEval_cma_delay
 97. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2
 98. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem
 99. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid150_invTables_lutmem_dmem
100. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist3_lowRangeB_uid162_invPolyEval_b_1
101. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5
102. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid179_pT2_uid167_invPolyEval_cma_delay
103. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1
104. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5
105. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem
106. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1
107. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid146_invTables_lutmem_dmem
108. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1
109. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1
110. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_delay
111. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYZero_uid15_fpDivTest_delay
112. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_norm_uid64_fpDivTest_b_1
113. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5
114. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem
115. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist15_fracPostRndF_uid80_fpDivTest_q_5_outputreg
116. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist36_expX_uid9_fpDivTest_b_17
117. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist33_fracX_uid10_fpDivTest_b_17_inputreg
118. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist33_fracX_uid10_fpDivTest_b_17
119. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:qDivProd_uid89_fpDivTest_cma_delay
120. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist13_qDivProdExp_opA_uid94_fpDivTest_q_3
121. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist11_qDivProdLTX_opA_uid98_fpDivTest_b_1
122. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist12_qDivProdFracWF_uid97_fpDivTest_b_2
123. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:extraUlp_uid103_fpDivTest_delay
124. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist8_fracPostRndFT_uid104_fpDivTest_b_1
125. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist6_ovfIncRnd_uid109_fpDivTest_b_1
126. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem
127. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist14_expPostRndFR_uid81_fpDivTest_b_7_outputreg
128. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_extraUlp_uid103_fpDivTest_q_2
129. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excR_x_uid31_fpDivTest_delay
130. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excRInf_uid128_fpDivTest_delay
131. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excRZero_uid123_fpDivTest_delay
132. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist5_excREnc_uid133_fpDivTest_q_6
133. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist7_fracPostRndFPostUlp_uid106_fpDivTest_b_1
134. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist9_fracPostRndFT_uid104_fpDivTest_b_2
135. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10
136. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11
137. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12
138. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13
139. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14
140. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15
141. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16
142. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17
143. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18
144. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19
145. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20
146. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21
147. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22
148. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23
149. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24
150. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25
151. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26
152. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27
153. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28
154. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4
155. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5
156. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6
157. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7
158. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8
159. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9
160. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub1
161. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub3
162. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1
163. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2
164. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3
165. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4
166. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1
167. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3
168. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6
169. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7
170. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8
171. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4
172. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub4
173. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5
174. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7
175. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8
176. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9
177. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr1
178. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2
179. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr3
180. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare
181. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:redist3_xIn_b_1
182. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:excN_y_uid30_fpMaxTest_delay
183. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:redist2_xIn_a_1
184. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:excN_x_uid16_fpMaxTest_delay
185. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:oneNaNOutput_uid44_fpMaxTest_delay
186. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:redist0_excN_y_uid30_fpMaxTest_q_2
187. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:redist1_excN_x_uid16_fpMaxTest_q_2
188. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:redist3_xIn_b_1
189. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:excN_y_uid30_fpMinTest_delay
190. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:redist2_xIn_a_1
191. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:excN_x_uid16_fpMinTest_delay
192. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:oneNaNOutput_uid44_fpMinTest_delay
193. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:redist0_excN_y_uid30_fpMinTest_q_2
194. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:redist1_excN_x_uid16_fpMinTest_q_2
195. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay
196. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist7_excZ_x_uid11_fpToFxPTest_q_2
197. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist8_frac_x_uid10_fpToFxPTest_b_2
198. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_sPostRnd_uid45_fpToFxPTest_b_1
199. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist4_signX_uid25_fpToFxPTest_b_3
200. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist5_signX_uid25_fpToFxPTest_b_4
201. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist2_udf_uid30_fpToFxPTest_n_4
202. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist0_sPostRndFullMSBU_uid46_fpToFxPTest_b_1
203. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist3_ovf_uid27_fpToFxPTest_n_3
204. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:negOrOvf_uid28_fpToFxPTest_delay
205. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay
206. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay
207. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist6_expXIsMax_uid12_fpToFxPTest_q_3
208. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:excI_x_uid15_fpToFxPTest_delay
209. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:excN_x_uid16_fpToFxPTest_delay
210. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:sticky_uid16_fxpToFPTest_delay
211. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist5_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_5
212. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_4
213. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist3_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_3
214. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist2_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_2
215. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist1_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1
216. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1
217. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:rnd_uid18_fxpToFPTest_delay
218. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist9_expFracRnd_uid12_fxpToFPTest_q_1
219. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist7_expR_uid22_fxpToFPTest_b_1
220. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist6_expR_uid34_fxpToFPTest_b_1
221. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:inIsZero_uid8_fxpToFPTest_delay
222. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist10_inIsZero_uid8_fxpToFPTest_q_3
223. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist8_fracR_uid21_fxpToFPTest_b_2
224. Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS1
225. Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component
226. Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component
227. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0
228. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i
229. Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component
230. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3
231. Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4
232. Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component
233. Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component
234. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0
235. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0
236. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0
237. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0
238. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0
239. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0
240. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0
241. Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0
242. lpm_mult Parameter Settings by Entity Instance
243. altera_syncram Parameter Settings by Entity Instance
244. altsyncram Parameter Settings by Entity Instance
245. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1"
246. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer"
247. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable"
248. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController"
249. Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1"
250. Port Connectivity Checks: "TecladoPS2_Interface:TecladoPS20"
251. Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"
252. Port Connectivity Checks: "AudioCODEC_Interface:Audio0"
253. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0"
254. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx"
255. Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0"
256. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0"
257. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0"
258. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0"
259. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS1"
260. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1"
261. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1"
262. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1"
263. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1"
264. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|abs_s:abs1"
265. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1"
266. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0"
267. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0"
268. Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0"
269. Port Connectivity Checks: "CPU:CPU0"
270. Port Connectivity Checks: "CLOCK_Interface:CLOCK0"
271. In-System Memory Content Editor Settings
272. Post-Synthesis Netlist Statistics for Top Partition
273. Elapsed Time Per Partition
274. Analysis & Synthesis Messages
275. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 10 18:33:07 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2340                                        ;
; Total pins                      ; 260                                         ;
; Total virtual pins              ; 306                                         ;
; Total block memory bits         ; 2,208,768                                   ;
; Total DSP Blocks                ; 12                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+
; CPU/sqrt_s.v                                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v                                                       ;             ;
; CPU/mul_s.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v                                                        ;             ;
; CPU/cvt_w_s.v                                                      ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v                                                      ;             ;
; CPU/cvt_s_w.v                                                      ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v                                                      ;             ;
; CPU/c_comp.v                                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v                                                       ;             ;
; CPU/abs_s.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/abs_s.v                                                        ;             ;
; CPU/FPALU.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v                                                        ;             ;
; CPU/add_sub.v                                                      ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v                                                      ;             ;
; TopDE.v                                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v                                                            ;             ;
; Parametros.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Parametros.v                                                       ;             ;
; de1_text.mif                                                       ; yes             ; User Memory Initialization File                       ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/de1_text.mif                                                       ;             ;
; de1_data.mif                                                       ; yes             ; User Memory Initialization File                       ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/de1_data.mif                                                       ;             ;
; CPU/CPU.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/CPU.v                                                          ;             ;
; CPU/Datapath_UNI.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v                                                 ;             ;
; CPU/Control_UNI.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v                                                  ;             ;
; CPU/ALU.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/ALU.v                                                          ;             ;
; CPU/Registers.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Registers.v                                                    ;             ;
; CPU/BranchControl.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/BranchControl.v                                                ;             ;
; CPU/ImmGen.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/ImmGen.v                                                       ;             ;
; Tempo/CLOCK_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/CLOCK_Interface.v                                            ;             ;
; Tempo/Break_Interface.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/Break_Interface.v                                            ;             ;
; Tempo/oneshot.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/oneshot.v                                                    ;             ;
; Tempo/mono.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/mono.v                                                       ;             ;
; Tempo/breaker.v                                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/breaker.v                                                    ;             ;
; Tempo/reset_delay.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/reset_delay.v                                                ;             ;
; Tempo/PLL_Main.v                                                   ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/PLL_Main.v                                                   ; PLL_Main    ;
; Tempo/PLL_Main/PLL_Main_0002.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/PLL_Main/PLL_Main_0002.v                                     ; PLL_Main    ;
; Memoria/CodeMemory_Interface.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v                                     ;             ;
; Memoria/DataMemory_Interface.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/DataMemory_Interface.v                                     ;             ;
; Memoria/MemStore.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/MemStore.v                                                 ;             ;
; Memoria/MemLoad.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/MemLoad.v                                                  ;             ;
; Memoria/UserDataBlock.v                                            ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserDataBlock.v                                            ;             ;
; Memoria/UserCodeBlock.v                                            ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserCodeBlock.v                                            ;             ;
; stopwatch/STOPWATCH_Interface.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/stopwatch/STOPWATCH_Interface.v                                    ;             ;
; stopwatch/Stopwatch_divider_clk.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/stopwatch/Stopwatch_divider_clk.v                                  ;             ;
; Sintetizador/Sintetizador_Interface.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Sintetizador_Interface.v                              ;             ;
; Sintetizador/SyscallSynthControl.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SyscallSynthControl.sv                                ;             ;
; Sintetizador/Synthesizer.sv                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv                                        ;             ;
; Sintetizador/Sintetizador.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Sintetizador.v                                        ;             ;
; Sintetizador/SineTable.v                                           ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SineTable.v                                           ;             ;
; Sintetizador/SineCalculator.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SineCalculator.sv                                     ;             ;
; Sintetizador/Oscillator.sv                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Oscillator.sv                                         ;             ;
; Sintetizador/NoteTable.v                                           ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/NoteTable.v                                           ;             ;
; Sintetizador/Note.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Note.sv                                               ;             ;
; Sintetizador/Filter.sv                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Filter.sv                                             ;             ;
; Sintetizador/Envelope.sv                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Envelope.sv                                           ;             ;
; Sintetizador/Channel.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Channel.sv                                            ;             ;
; Sintetizador/sine.mif                                              ; yes             ; User Memory Initialization File                       ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/sine.mif                                              ;             ;
; Sintetizador/notes.mif                                             ; yes             ; User Memory Initialization File                       ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/notes.mif                                             ;             ;
; PS2/TecladoPS2_Interface.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/TecladoPS2_Interface.v                                         ;             ;
; PS2/scan2ascii.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/scan2ascii.v                                                   ;             ;
; PS2/keyscan.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/keyscan.v                                                      ;             ;
; PS2/keyboard.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/keyboard.v                                                     ;             ;
; lfsr/lfsr_interface.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/lfsr/lfsr_interface.v                                              ;             ;
; lfsr/LFSR_word.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/lfsr/LFSR_word.v                                                   ;             ;
; Display7/Display7_Interface.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Display7/Display7_Interface.v                                      ;             ;
; Display7/decoder7.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Display7/decoder7.v                                                ;             ;
; AudioCODEC/AudioCODEC_Interface.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/AudioCODEC_Interface.v                                  ;             ;
; AudioCODEC/I2C_Controller.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/I2C_Controller.v                                        ;             ;
; AudioCODEC/I2C_AV_Config.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/I2C_AV_Config.v                                         ;             ;
; AudioCODEC/audio_converter.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/audio_converter.v                                       ;             ;
; AudioCODEC/audio_clock.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/audio_clock.v                                           ;             ;
; VGA/VGA_Interface.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VGA_Interface.v                                                ;             ;
; VGA/VgaPll.v                                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaPll.v                                                       ; VgaPll      ;
; VGA/VgaPll/VgaPll_0002.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaPll/VgaPll_0002.v                                           ; VgaPll      ;
; VGA/VgaAdapter.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaAdapter.v                                                   ;             ;
; VGA/RegDisplay.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/RegDisplay.v                                                   ;             ;
; VGA/HexFont.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/HexFont.v                                                      ;             ;
; VGA/gba.mif                                                        ; yes             ; User Memory Initialization File                       ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/gba.mif                                                        ;             ;
; VGA/MemoryVGA.v                                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/MemoryVGA.v                                                    ;             ;
; CPU/cvt_wu_s.v                                                     ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s.v                                                     ; cvt_wu_s    ;
; CPU/cvt_wu_s/dspba_library_package.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library_package.vhd                             ; cvt_wu_s    ;
; CPU/cvt_wu_s/dspba_library.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd                                     ; cvt_wu_s    ;
; CPU/cvt_wu_s/cvt_wu_s_0002.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/cvt_wu_s_0002.vhd                                     ; cvt_wu_s    ;
; CPU/cvt_s_wu.v                                                     ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu.v                                                     ; cvt_s_wu    ;
; CPU/cvt_s_wu/dspba_library_package.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library_package.vhd                             ; cvt_s_wu    ;
; CPU/cvt_s_wu/dspba_library.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd                                     ; cvt_s_wu    ;
; CPU/cvt_s_wu/cvt_s_wu_0002.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd                                     ; cvt_s_wu    ;
; fmax.v                                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax.v                                                             ; fmax        ;
; fmax/dspba_library_package.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library_package.vhd                                     ; fmax        ;
; fmax/dspba_library.vhd                                             ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd                                             ; fmax        ;
; fmax/fmax_0002.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/fmax_0002.vhd                                                 ; fmax        ;
; fmin.v                                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin.v                                                             ; fmin        ;
; fmin/dspba_library_package.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library_package.vhd                                     ; fmin        ;
; fmin/dspba_library.vhd                                             ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd                                             ; fmin        ;
; fmin/fmin_0002.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/fmin_0002.vhd                                                 ; fmin        ;
; div_s.v                                                            ; yes             ; User Wizard-Generated File                            ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s.v                                                            ; div_s       ;
; div_s/div_s_0002_memoryC0_uid146_invTables_lutmem.hex              ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002_memoryC0_uid146_invTables_lutmem.hex              ; div_s       ;
; div_s/div_s_0002_memoryC0_uid147_invTables_lutmem.hex              ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002_memoryC0_uid147_invTables_lutmem.hex              ; div_s       ;
; div_s/div_s_0002_memoryC1_uid150_invTables_lutmem.hex              ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002_memoryC1_uid150_invTables_lutmem.hex              ; div_s       ;
; div_s/div_s_0002_memoryC1_uid151_invTables_lutmem.hex              ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002_memoryC1_uid151_invTables_lutmem.hex              ; div_s       ;
; div_s/div_s_0002_memoryC2_uid154_invTables_lutmem.hex              ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002_memoryC2_uid154_invTables_lutmem.hex              ; div_s       ;
; div_s/dspba_library_package.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/dspba_library_package.vhd                                    ; div_s       ;
; div_s/dspba_library.vhd                                            ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/dspba_library.vhd                                            ; div_s       ;
; div_s/div_s_0002.vhd                                               ; yes             ; User VHDL File                                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd                                               ; div_s       ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/altera_pll.v                                                           ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                        ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/addcore.inc                                                            ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/look_add.inc                                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/bypassff.inc                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/altshift.inc                                                           ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/aglobal180.inc                                                         ;             ;
; db/add_sub_soe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_soe.tdf                                                 ;             ;
; db/add_sub_poe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_poe.tdf                                                 ;             ;
; db/add_sub_rne.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_rne.tdf                                                 ;             ;
; db/add_sub_pdi.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_pdi.tdf                                                 ;             ;
; db/add_sub_p6i.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_p6i.tdf                                                 ;             ;
; db/add_sub_unh.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_unh.tdf                                                 ;             ;
; db/add_sub_18f.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_18f.tdf                                                 ;             ;
; db/add_sub_agf.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_agf.tdf                                                 ;             ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf                                                        ;             ;
; comptree.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/comptree.inc                                                           ;             ;
; db/cmpr_e7g.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_e7g.tdf                                                    ;             ;
; db/add_sub_a9e.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_a9e.tdf                                                 ;             ;
; db/add_sub_kka.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_kka.tdf                                                 ;             ;
; db/add_sub_idg.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_idg.tdf                                                 ;             ;
; db/add_sub_bmb.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_bmb.tdf                                                 ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf                                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/multcore.inc                                                           ;             ;
; db/mult_ncs.v                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/mult_ncs.v                                                      ;             ;
; altera_syncram.tdf                                                 ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf                                                     ;             ;
; db/altera_syncram_v914.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_v914.tdf                                         ;             ;
; db/altsyncram_0nb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_0nb4.tdf                                             ;             ;
; db/altera_syncram_5714.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_5714.tdf                                         ;             ;
; db/altsyncram_6kb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_6kb4.tdf                                             ;             ;
; db/altera_syncram_t914.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_t914.tdf                                         ;             ;
; db/altsyncram_umb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_umb4.tdf                                             ;             ;
; db/altera_syncram_t054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_t054.tdf                                         ;             ;
; db/altsyncram_9vc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_9vc4.tdf                                             ;             ;
; db/altera_syncram_7v44.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_7v44.tdf                                         ;             ;
; db/altsyncram_jtc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_jtc4.tdf                                             ;             ;
; db/altera_syncram_m054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_m054.tdf                                         ;             ;
; db/altsyncram_2vc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_2vc4.tdf                                             ;             ;
; db/altera_syncram_s054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_s054.tdf                                         ;             ;
; db/altsyncram_8vc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_8vc4.tdf                                             ;             ;
; db/altera_syncram_q054.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_q054.tdf                                         ;             ;
; db/altsyncram_6vc4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_6vc4.tdf                                             ;             ;
; db/altera_syncram_l914.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_l914.tdf                                         ;             ;
; db/altsyncram_mmb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_mmb4.tdf                                             ;             ;
; db/altera_syncram_v614.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_v614.tdf                                         ;             ;
; db/altsyncram_0kb4.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_0kb4.tdf                                             ;             ;
; db/add_sub_ged.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_ged.tdf                                                 ;             ;
; db/add_sub_ofd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_ofd.tdf                                                 ;             ;
; db/add_sub_pfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_pfd.tdf                                                 ;             ;
; db/add_sub_qfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_qfd.tdf                                                 ;             ;
; db/add_sub_rfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_rfd.tdf                                                 ;             ;
; db/add_sub_sfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_sfd.tdf                                                 ;             ;
; db/add_sub_tfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_tfd.tdf                                                 ;             ;
; db/add_sub_ufd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_ufd.tdf                                                 ;             ;
; db/add_sub_vfd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_vfd.tdf                                                 ;             ;
; db/add_sub_0gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_0gd.tdf                                                 ;             ;
; db/add_sub_1gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_1gd.tdf                                                 ;             ;
; db/add_sub_2gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_2gd.tdf                                                 ;             ;
; db/add_sub_3gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_3gd.tdf                                                 ;             ;
; db/add_sub_4gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_4gd.tdf                                                 ;             ;
; db/add_sub_5gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_5gd.tdf                                                 ;             ;
; db/add_sub_6gd.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_6gd.tdf                                                 ;             ;
; db/add_sub_aed.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_aed.tdf                                                 ;             ;
; db/add_sub_bed.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_bed.tdf                                                 ;             ;
; db/add_sub_ced.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_ced.tdf                                                 ;             ;
; db/add_sub_ded.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_ded.tdf                                                 ;             ;
; db/add_sub_eed.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_eed.tdf                                                 ;             ;
; db/add_sub_fed.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_fed.tdf                                                 ;             ;
; db/cmpr_rog.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_rog.tdf                                                    ;             ;
; db/cmpr_qog.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_qog.tdf                                                    ;             ;
; db/add_sub_npe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_npe.tdf                                                 ;             ;
; db/add_sub_cpe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_cpe.tdf                                                 ;             ;
; db/add_sub_h8f.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_h8f.tdf                                                 ;             ;
; db/add_sub_boe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_boe.tdf                                                 ;             ;
; db/cmpr_oeg.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_oeg.tdf                                                    ;             ;
; db/add_sub_9oe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_9oe.tdf                                                 ;             ;
; db/add_sub_i8f.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_i8f.tdf                                                 ;             ;
; db/add_sub_k8f.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_k8f.tdf                                                 ;             ;
; db/add_sub_qpe.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_qpe.tdf                                                 ;             ;
; db/cmpr_heg.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_heg.tdf                                                    ;             ;
; db/cmpr_ieg.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_ieg.tdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_cas1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_cas1.tdf                                             ;             ;
; db/altsyncram_npj2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_npj2.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_8la.tdf                                                  ;             ;
; db/decode_11a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_11a.tdf                                                  ;             ;
; db/mux_5hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/mux_5hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; e:/intelfpga/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; e:/intelfpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; e:/intelfpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; e:/intelfpga/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; db/altsyncram_sft1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_sft1.tdf                                             ;             ;
; db/altsyncram_oqj2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_oqj2.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_5la.tdf                                                  ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_u0a.tdf                                                  ;             ;
; db/mux_2hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/mux_2hb.tdf                                                     ;             ;
; db/altsyncram_noo2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_noo2.tdf                                             ;             ;
; db/decode_7la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_7la.tdf                                                  ;             ;
; db/decode_01a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_01a.tdf                                                  ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/mux_4hb.tdf                                                     ;             ;
; db/altsyncram_ehf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_ehf1.tdf                                             ;             ;
; db/altsyncram_agf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_agf1.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; e:/intelfpga/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld8245b184/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; e:/intelfpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
; db/altsyncram_s761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_s761.tdf                                             ;             ;
; RISC-V.TopDE0.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/RISC-V.TopDE0.rtl.mif                                           ;             ;
; db/altsyncram_t761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_t761.tdf                                             ;             ;
; RISC-V.TopDE1.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/RISC-V.TopDE1.rtl.mif                                           ;             ;
; db/altsyncram_u761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_u761.tdf                                             ;             ;
; RISC-V.TopDE2.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/RISC-V.TopDE2.rtl.mif                                           ;             ;
; db/altsyncram_v761.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_v761.tdf                                             ;             ;
; RISC-V.TopDE3.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/RISC-V.TopDE3.rtl.mif                                           ;             ;
; db/altsyncram_0861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_0861.tdf                                             ;             ;
; RISC-V.TopDE4.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/RISC-V.TopDE4.rtl.mif                                           ;             ;
; db/altsyncram_1861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_1861.tdf                                             ;             ;
; RISC-V.TopDE5.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/RISC-V.TopDE5.rtl.mif                                           ;             ;
; db/altsyncram_2861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_2861.tdf                                             ;             ;
; RISC-V.TopDE6.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/RISC-V.TopDE6.rtl.mif                                           ;             ;
; db/altsyncram_3861.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_3861.tdf                                             ;             ;
; RISC-V.TopDE7.rtl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/RISC-V.TopDE7.rtl.mif                                           ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2282                                                                                                              ;
;                                             ;                                                                                                                   ;
; Combinational ALUT usage for logic          ; 3045                                                                                                              ;
;     -- 7 input functions                    ; 61                                                                                                                ;
;     -- 6 input functions                    ; 910                                                                                                               ;
;     -- 5 input functions                    ; 512                                                                                                               ;
;     -- 4 input functions                    ; 418                                                                                                               ;
;     -- <=3 input functions                  ; 1144                                                                                                              ;
;                                             ;                                                                                                                   ;
; Dedicated logic registers                   ; 2340                                                                                                              ;
;                                             ;                                                                                                                   ;
; Virtual pins                                ; 306                                                                                                               ;
; I/O pins                                    ; 260                                                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                                                 ;
; Total block memory bits                     ; 2208768                                                                                                           ;
;                                             ;                                                                                                                   ;
; Total DSP Blocks                            ; 12                                                                                                                ;
;                                             ;                                                                                                                   ;
; Total PLLs                                  ; 4                                                                                                                 ;
;     -- PLLs                                 ; 4                                                                                                                 ;
;                                             ;                                                                                                                   ;
; Maximum fan-out node                        ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1] ;
; Maximum fan-out                             ; 1046                                                                                                              ;
; Total fan-out                               ; 31098                                                                                                             ;
; Average fan-out                             ; 4.68                                                                                                              ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopDE                                                                                                                                  ; 3045 (29)           ; 2340 (0)                  ; 2208768           ; 12         ; 260  ; 306          ; |TopDE                                                                                                                                                                                                                                                                                                                                            ; TopDE                             ; work         ;
;    |AudioCODEC_Interface:Audio0|                                                                                                        ; 310 (106)           ; 189 (43)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0                                                                                                                                                                                                                                                                                                                ; AudioCODEC_Interface              ; work         ;
;       |I2C_AV_Config:u3|                                                                                                                ; 96 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3                                                                                                                                                                                                                                                                                               ; I2C_AV_Config                     ; work         ;
;          |I2C_Controller:u0|                                                                                                            ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                                                                                                                             ; I2C_Controller                    ; work         ;
;       |Reset_Delay:r0|                                                                                                                  ; 24 (24)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|Reset_Delay:r0                                                                                                                                                                                                                                                                                                 ; Reset_Delay                       ; work         ;
;       |audio_clock:u4|                                                                                                                  ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4                                                                                                                                                                                                                                                                                                 ; audio_clock                       ; work         ;
;       |audio_converter:u5|                                                                                                              ; 68 (68)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_converter:u5                                                                                                                                                                                                                                                                                             ; audio_converter                   ; work         ;
;    |Break_Interface:break0|                                                                                                             ; 49 (28)             ; 76 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0                                                                                                                                                                                                                                                                                                                     ; Break_Interface                   ; work         ;
;       |breaker:brk0|                                                                                                                    ; 21 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                                                                                        ; breaker                           ; work         ;
;          |breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|                                                                  ; 21 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component                                                                                                                                                                                                                                            ; breaker_lpm_constant_kva          ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 21 (8)              ; 75 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |CLOCK_Interface:CLOCK0|                                                                                                             ; 106 (64)            ; 75 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0                                                                                                                                                                                                                                                                                                                     ; CLOCK_Interface                   ; work         ;
;       |PLL_Main:PLL1|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                                                                                       ; PLL_Main                          ; PLL_Main     ;
;          |PLL_Main_0002:pll_main_inst|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst                                                                                                                                                                                                                                                                           ; PLL_Main_0002                     ; PLL_Main     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                   ; altera_pll                        ; work         ;
;       |mono:Timer10|                                                                                                                    ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10                                                                                                                                                                                                                                                                                                        ; mono                              ; work         ;
;    |CPU:CPU0|                                                                                                                           ; 665 (0)             ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0                                                                                                                                                                                                                                                                                                                                   ; CPU                               ; work         ;
;       |Datapath_UNI:Processor|                                                                                                          ; 665 (172)           ; 33 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor                                                                                                                                                                                                                                                                                                            ; Datapath_UNI                      ; work         ;
;          |ALU:ALU0|                                                                                                                     ; 331 (331)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0                                                                                                                                                                                                                                                                                                   ; ALU                               ; work         ;
;          |BranchControl:BC0|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|BranchControl:BC0                                                                                                                                                                                                                                                                                          ; BranchControl                     ; work         ;
;          |Control_UNI:CONTROL0|                                                                                                         ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0                                                                                                                                                                                                                                                                                       ; Control_UNI                       ; work         ;
;          |ImmGen:IMMGEN0|                                                                                                               ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0                                                                                                                                                                                                                                                                                             ; ImmGen                            ; work         ;
;          |MemStore:MEMSTORE0|                                                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0                                                                                                                                                                                                                                                                                         ; MemStore                          ; work         ;
;          |Registers:REGISTERS0|                                                                                                         ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0                                                                                                                                                                                                                                                                                       ; Registers                         ; work         ;
;    |CodeMemory_Interface:MEMCODE|                                                                                                       ; 141 (23)            ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE                                                                                                                                                                                                                                                                                                               ; CodeMemory_Interface              ; work         ;
;       |UserCodeBlock:MB0|                                                                                                               ; 118 (0)             ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                                                                                             ; UserCodeBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 118 (0)             ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_sft1:auto_generated|                                                                                            ; 118 (0)             ; 72 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated                                                                                                                                                                                                                              ; altsyncram_sft1                   ; work         ;
;                |altsyncram_oqj2:altsyncram1|                                                                                            ; 36 (0)              ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1                                                                                                                                                                                                  ; altsyncram_oqj2                   ; work         ;
;                   |decode_5la:decode5|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode5                                                                                                                                                                               ; decode_5la                        ; work         ;
;                   |decode_5la:rden_decode_a|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:rden_decode_a                                                                                                                                                                         ; decode_5la                        ; work         ;
;                   |mux_2hb:mux6|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|mux_2hb:mux6                                                                                                                                                                                     ; mux_2hb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 82 (65)             ; 70 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |DataMemory_Interface:MEMDATA|                                                                                                       ; 154 (17)            ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA                                                                                                                                                                                                                                                                                                               ; DataMemory_Interface              ; work         ;
;       |UserDataBlock:MB0|                                                                                                               ; 137 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                                                                                             ; UserDataBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 137 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_cas1:auto_generated|                                                                                            ; 137 (0)             ; 75 (0)                    ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated                                                                                                                                                                                                                              ; altsyncram_cas1                   ; work         ;
;                |altsyncram_npj2:altsyncram1|                                                                                            ; 51 (1)              ; 4 (4)                     ; 1048576           ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1                                                                                                                                                                                                  ; altsyncram_npj2                   ; work         ;
;                   |decode_8la:decode4|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4                                                                                                                                                                               ; decode_8la                        ; work         ;
;                   |decode_8la:decode5|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5                                                                                                                                                                               ; decode_8la                        ; work         ;
;                   |decode_8la:rden_decode_a|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a                                                                                                                                                                         ; decode_8la                        ; work         ;
;                   |mux_5hb:mux6|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6                                                                                                                                                                                     ; mux_5hb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 86 (68)             ; 71 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |Display7_Interface:Display70|                                                                                                       ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70                                                                                                                                                                                                                                                                                                               ; Display7_Interface                ; work         ;
;       |Decoder7:Dec0|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec0                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec1|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec1                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec2|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec2                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec3|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec3                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec4|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec4                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;       |Decoder7:Dec5|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec5                                                                                                                                                                                                                                                                                                 ; Decoder7                          ; work         ;
;    |LFSR_interface:lfsr0|                                                                                                               ; 25 (24)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0                                                                                                                                                                                                                                                                                                                       ; LFSR_interface                    ; work         ;
;       |LFSR_word:lfsr|                                                                                                                  ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0|LFSR_word:lfsr                                                                                                                                                                                                                                                                                                        ; LFSR_word                         ; work         ;
;    |STOPWATCH_Interface:stopwatch0|                                                                                                     ; 67 (46)             ; 50 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0                                                                                                                                                                                                                                                                                                             ; STOPWATCH_Interface               ; work         ;
;       |Stopwatch_divider_clk:divider|                                                                                                   ; 21 (21)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider                                                                                                                                                                                                                                                                               ; Stopwatch_divider_clk             ; work         ;
;    |Sintetizador_Interface:Sintetizador0|                                                                                               ; 822 (69)            ; 1340 (0)                  ; 17408             ; 12         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0                                                                                                                                                                                                                                                                                                       ; Sintetizador_Interface            ; work         ;
;       |Sintetizador:S1|                                                                                                                 ; 353 (0)             ; 1032 (16)                 ; 17408             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1                                                                                                                                                                                                                                                                                       ; Sintetizador                      ; work         ;
;          |PolyphonicSynthesizer:synth|                                                                                                  ; 353 (32)            ; 1016 (840)                ; 17408             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth                                                                                                                                                                                                                                                           ; PolyphonicSynthesizer             ; work         ;
;             |ChannelBank:channelBank|                                                                                                   ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank                                                                                                                                                                                                                                   ; ChannelBank                       ; work         ;
;             |Mixer:mixer|                                                                                                               ; 17 (17)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer                                                                                                                                                                                                                                               ; Mixer                             ; work         ;
;             |NoteController:noteController|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController                                                                                                                                                                                                                             ; NoteController                    ; work         ;
;             |NoteInfoDatabase:noteInfoDatabase|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase                                                                                                                                                                                                                         ; NoteInfoDatabase                  ; work         ;
;                |NoteTable:noteTable|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable                                                                                                                                                                                                     ; NoteTable                         ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_ehf1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated                                                                                                                                      ; altsyncram_ehf1                   ; work         ;
;             |SampleSynthesizer:sampleSynthesizer|                                                                                       ; 288 (32)            ; 128 (16)                  ; 15360             ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer                                                                                                                                                                                                                       ; SampleSynthesizer                 ; work         ;
;                |DigitalFilter:digitalFilter|                                                                                            ; 164 (164)           ; 64 (64)                   ; 0                 ; 7          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter                                                                                                                                                                                           ; DigitalFilter                     ; work         ;
;                |Envelope:envelope|                                                                                                      ; 49 (49)             ; 30 (30)                   ; 0                 ; 3          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope                                                                                                                                                                                                     ; Envelope                          ; work         ;
;                |Oscillator:oscillator|                                                                                                  ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator                                                                                                                                                                                                 ; Oscillator                        ; work         ;
;                |SineCalculator:sineCalculator|                                                                                          ; 26 (26)             ; 1 (1)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator                                                                                                                                                                                         ; SineCalculator                    ; work         ;
;                   |SineTable:sineTable|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable                                                                                                                                                                     ; SineTable                         ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component                                                                                                                                     ; altsyncram                        ; work         ;
;                         |altsyncram_agf1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 15360             ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated                                                                                                      ; altsyncram_agf1                   ; work         ;
;       |SyscallSynthControl:SSC1|                                                                                                        ; 400 (400)           ; 308 (308)                 ; 0                 ; 1          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1                                                                                                                                                                                                                                                                              ; SyscallSynthControl               ; work         ;
;    |TecladoPS2_Interface:TecladoPS20|                                                                                                   ; 323 (143)           ; 232 (68)                  ; 4096              ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20                                                                                                                                                                                                                                                                                                           ; TecladoPS2_Interface              ; work         ;
;       |keyboard:kbd|                                                                                                                    ; 14 (14)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd                                                                                                                                                                                                                                                                                              ; keyboard                          ; work         ;
;       |keyscan:keys1|                                                                                                                   ; 158 (158)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyscan:keys1                                                                                                                                                                                                                                                                                             ; keyscan                           ; work         ;
;       |oneshot:pulser|                                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|oneshot:pulser                                                                                                                                                                                                                                                                                            ; oneshot                           ; work         ;
;       |scan2ascii:s2a|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a                                                                                                                                                                                                                                                                                            ; scan2ascii                        ; work         ;
;          |altsyncram:Mux10_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_u761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated                                                                                                                                                                                                                                      ; altsyncram_u761                   ; work         ;
;          |altsyncram:Mux11_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_v761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated                                                                                                                                                                                                                                      ; altsyncram_v761                   ; work         ;
;          |altsyncram:Mux12_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_0861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_0861                   ; work         ;
;          |altsyncram:Mux13_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_1861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_1861                   ; work         ;
;          |altsyncram:Mux14_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_2861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_2861                   ; work         ;
;          |altsyncram:Mux15_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_3861:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated                                                                                                                                                                                                                                      ; altsyncram_3861                   ; work         ;
;          |altsyncram:Mux8_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_s761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated                                                                                                                                                                                                                                       ; altsyncram_s761                   ; work         ;
;          |altsyncram:Mux9_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_t761:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated                                                                                                                                                                                                                                       ; altsyncram_t761                   ; work         ;
;    |VGA_Interface:VGA0|                                                                                                                 ; 190 (36)            ; 34 (0)                    ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0                                                                                                                                                                                                                                                                                                                         ; VGA_Interface                     ; work         ;
;       |VgaAdapter:VGA0|                                                                                                                 ; 154 (89)            ; 34 (26)                   ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0                                                                                                                                                                                                                                                                                                         ; VgaAdapter                        ; work         ;
;          |MemoryVGA:memVGA0|                                                                                                            ; 8 (0)               ; 8 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                                                                                                                                                                                                                                                                       ; MemoryVGA                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 8 (0)               ; 8 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;                |altsyncram_noo2:auto_generated|                                                                                         ; 8 (0)               ; 8 (8)                     ; 614400            ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated                                                                                                                                                                                                                        ; altsyncram_noo2                   ; work         ;
;                   |decode_01a:rden_decode_a|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a                                                                                                                                                                                               ; decode_01a                        ; work         ;
;                   |decode_01a:rden_decode_b|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_b                                                                                                                                                                                               ; decode_01a                        ; work         ;
;                   |decode_7la:decode3|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode3                                                                                                                                                                                                     ; decode_7la                        ; work         ;
;          |RegDisplay:RegDisp0|                                                                                                          ; 57 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0                                                                                                                                                                                                                                                                                     ; RegDisplay                        ; work         ;
;             |HexFont:HexF0|                                                                                                             ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0                                                                                                                                                                                                                                                                       ; HexFont                           ; work         ;
;          |VgaPll:xx|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                                                                                               ; VgaPll                            ; VgaPll       ;
;             |VgaPll_0002:vgapll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst                                                                                                                                                                                                                                                                       ; VgaPll_0002                       ; VgaPll       ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                               ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 132 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 125 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (83)            ; 125 (96)                  ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+--------------------------+
; Name                                                                                                                                                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+--------------------------+
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288  ; de1_text.mif             ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; de1_data.mif             ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM            ; 128          ; 16           ; --           ; --           ; 2048    ; ./Sintetizador/notes.mif ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 1024         ; 16           ; --           ; --           ; 16384   ; ./Sintetizador/sine.mif  ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM            ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE2.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM            ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE3.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM            ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE4.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM            ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE5.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM            ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE6.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM            ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE7.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; ROM            ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE0.rtl.mif    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; ROM            ; 512          ; 2            ; --           ; --           ; 1024    ; RISC-V.TopDE1.rtl.mif    ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; True Dual Port ; 19200        ; 32           ; 19200        ; 32           ; 614400  ; ./VGA/gba.mif            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+--------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Two Independent 18x18           ; 6           ;
; Independent 18x18 plus 36       ; 2           ;
; Independent 27x27               ; 2           ;
; Total number of DSP blocks      ; 12          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 1           ;
; Fixed Point Unsigned Multiplier ; 11          ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File         ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; altera_pll          ; 18.0    ; N/A          ; N/A          ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                ; Tempo/PLL_Main.v        ;
; Altera ; ALTFP_ABS           ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|abs_s:abs1                                                                                                                                                                                                             ; CPU/abs_s.v             ;
; Altera ; ALTFP_ADD_SUB       ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1                                                                                                                                                                                                           ; CPU/add_sub.v           ;
; Altera ; ALTFP_COMPARE       ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1                                                                                                                                                                                                         ; CPU/c_comp.v            ;
; Altera ; ALTFP_CONVERT       ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1                                                                                                                                                                                                       ; CPU/cvt_s_w.v           ;
; Altera ; altera_fp_functions ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1                                                                                                                                                                                                     ; CPU/cvt_s_wu.v          ;
; Altera ; ALTFP_CONVERT       ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1                                                                                                                                                                                                       ; CPU/cvt_w_s.v           ;
; Altera ; altera_fp_functions ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1                                                                                                                                                                                                     ; CPU/cvt_wu_s.v          ;
; Altera ; altera_fp_functions ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1                                                                                                                                                                                                             ; div_s.v                 ;
; Altera ; altera_fp_functions ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1                                                                                                                                                                                                             ; fmax.v                  ;
; Altera ; altera_fp_functions ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1                                                                                                                                                                                                             ; fmin.v                  ;
; Altera ; ALTFP_MULT          ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1                                                                                                                                                                                                             ; CPU/mul_s.v             ;
; Altera ; ALTFP_SQRT          ; 18.0    ; N/A          ; N/A          ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1                                                                                                                                                                                                           ; CPU/sqrt_s.v            ;
; Altera ; RAM: 1-PORT         ; 18.0    ; N/A          ; N/A          ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                      ; Memoria/UserCodeBlock.v ;
; Altera ; RAM: 1-PORT         ; 18.0    ; N/A          ; N/A          ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                      ; Memoria/UserDataBlock.v ;
; Altera ; RAM: 2-PORT         ; 18.0    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                                                                                                                                                                                                ; VGA/MemoryVGA.v         ;
; Altera ; altera_pll          ; 18.0    ; N/A          ; N/A          ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                        ; VGA/VgaPll.v            ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; LPM_CONSTANT        ; 18.0    ; N/A          ; N/A          ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                 ; Tempo/breaker.v         ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component                                                                                                                                                                     ;                         ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST ;
+----------------+----------------+----------------+----------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001             ;
+----------------+----------------+----------------+----------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                          ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                          ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                          ;
+----------------+----------------+----------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AudioCODEC_Interface:Audio0|waudio_inL[16..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_inR[16..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist27_fracY_uid13_fpDivTest_b_10_cmpReg_q[0]                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist27_fracY_uid13_fpDivTest_b_10_sticky_ena_q[0]                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist27_fracY_uid13_fpDivTest_b_10_wraddr_q[0..2]                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist29_expY_uid12_fpDivTest_b_10_cmpReg_q[0]                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist29_expY_uid12_fpDivTest_b_10_sticky_ena_q[0]                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist29_expY_uid12_fpDivTest_b_10_wraddr_q[0..2]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_cmpReg_q[0]                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_sticky_ena_q[0]                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_wraddr_q[0..2]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist34_expX_uid9_fpDivTest_b_10_cmpReg_q[0]                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist34_expX_uid9_fpDivTest_b_10_sticky_ena_q[0]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist34_expX_uid9_fpDivTest_b_10_wraddr_q[0..2]                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][25]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][24]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][23]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][22]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][21]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][20]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][19]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][18]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][17]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][16]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][15]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][14]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][13]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][12]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][12]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][11]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][10]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][9]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][8]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][7]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][6]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][5]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][4]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][3]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][2]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][1]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][0]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][12]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][11]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][10]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][9]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][8]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][7]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][6]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][5]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][4]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][3]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][2]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][1]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][0]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|s1sumAHighB_uid164_invPolyEval_o[0..22]                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][37]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][36]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][35]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][34]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][33]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][32]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][31]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][30]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][29]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][28]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][27]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][26]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][25]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][24]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][23]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][22]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][21]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][20]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][19]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][18]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][17]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][16]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][15]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][23]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][22]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][21]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][20]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][19]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][18]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][17]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][16]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][15]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][14]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][13]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][12]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][11]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][10]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][9]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][8]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][7]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][6]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][5]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][4]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][3]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][2]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][1]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][0]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist3_lowRangeB_uid162_invPolyEval_b_1|delay_signals[0][0]                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][13]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][13]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][13]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][13]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][13]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][13]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][12]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][12]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][12]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][12]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][12]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][11]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][11]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][11]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][11]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][11]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][11]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][10]                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][10]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][10]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][10]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][10]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][9]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][9]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][9]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][9]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][9]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][9]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][8]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][8]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][8]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][8]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][8]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][8]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][7]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][7]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][7]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][7]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][7]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][7]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][6]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][6]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][6]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][6]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][6]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][6]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][5]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][5]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][5]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][5]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][5]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][5]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][4]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][4]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][4]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][4]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][4]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][4]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][3]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][3]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][3]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][3]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][3]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][3]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][2]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][2]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][2]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][2]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][2]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][2]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][1]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][1]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][1]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][1]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][1]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][0]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][0]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][0]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][0]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][0]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][0]                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][50]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][49]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][48]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][47]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][46]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][45]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][44]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][43]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][42]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][41]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][40]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][39]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][38]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][37]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][36]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][35]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][34]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][33]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][32]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][31]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][30]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][29]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][28]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][27]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][26]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][25]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][24]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][26]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][26]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][25]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][25]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][24]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][24]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][23]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][23]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][22]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][22]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][21]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][21]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][20]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][20]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][19]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][19]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][18]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][18]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][17]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][17]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][16]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][16]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][15]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][15]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][14]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][14]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][13]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][13]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][12]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][12]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][11]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][11]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][10]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][10]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][9]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][9]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][8]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][8]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][7]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][7]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][6]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][6]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][5]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][5]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][4]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][4]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][3]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][3]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][2]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][2]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][1]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][1]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][0]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][0]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][23]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][22]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][21]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][20]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][19]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][18]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][17]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][16]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][15]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][14]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][13]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][12]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][11]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][10]                                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][9]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][8]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][7]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][6]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][5]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][4]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][3]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][2]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][1]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][0]                                                                                          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expXmY_uid47_fpDivTest_o[0..8]                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][7]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[7]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][6]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[6]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][5]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[5]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][4]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[4]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][3]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[3]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][2]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[2]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][1]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[1]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][0]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[0]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|rdaddr_reg[0..2]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][7]                                                                       ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[7]           ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][6]                                                                       ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[6]           ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][5]                                                                       ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[5]           ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][4]                                                                       ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[4]           ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][3]                                                                       ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[3]           ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][2]                                                                       ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[2]           ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][1]                                                                       ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[1]           ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][0]                                                                       ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[0]           ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|rdaddr_reg[0..2]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expR_uid48_fpDivTest_o[0..9]                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[24]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][22]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][22]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[23]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][21]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][21]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[22]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][20]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][20]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[21]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][19]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][19]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[20]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][18]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][18]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[19]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][17]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][17]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[18]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][16]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][16]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[17]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][15]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][15]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[16]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][14]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][14]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[15]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][13]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][13]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[14]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][12]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][12]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[13]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][11]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][11]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[12]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][10]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][10]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[11]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][9]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][9]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[10]                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][8]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][8]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[9]                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][7]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][7]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[8]                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][6]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][6]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[7]                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][5]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][5]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[6]                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][4]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][4]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[5]                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][3]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][3]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[4]                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][2]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][2]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[3]                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][1]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][1]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[2]                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][0]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][0]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[0,1]                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[1..32]                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_norm_uid64_fpDivTest_b_1|delay_signals[0][0]                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][23]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][23]                                                                             ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYZero_uid15_fpDivTest_delay|delay_signals[0][0]                                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][22]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[22]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][21]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[21]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][20]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[20]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][19]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[19]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][18]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[18]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][17]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[17]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][16]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[16]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][15]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[15]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][14]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[14]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][13]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[13]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][12]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[12]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][11]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[11]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][10]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[10]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][9]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[9]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][8]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[8]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][7]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[7]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][6]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[6]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][5]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[5]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][4]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[4]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][3]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[3]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][2]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[2]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][1]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[1]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][0]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[0]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|rdaddr_reg[0..2]       ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist15_fracPostRndF_uid80_fpDivTest_q_5_wraddr_q[0,1]                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist14_expPostRndFR_uid81_fpDivTest_b_7_wraddr_q[0..2]                                                                                          ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|rdaddr_reg[0..2] ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][0]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][0]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][0]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][0]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][0]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[0]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][1]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][1]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][1]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][1]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][1]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[1]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][2]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][2]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][2]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][2]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][2]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[2]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][3]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][3]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][3]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][3]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][3]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[3]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][4]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][4]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][4]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][4]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][4]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[4]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][5]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][5]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][5]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][5]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][5]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[5]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][6]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][6]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][6]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][6]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][6]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[6]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][7]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][7]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][7]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][7]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][7]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[7]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][8]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][8]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][8]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][8]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][8]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[8]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][9]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][9]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][9]                                                                               ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][9]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][9]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[9]          ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][10]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][10]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][10]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][10]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][10]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[10]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][11]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][11]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][11]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][11]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][11]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[11]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][12]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][12]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][12]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][12]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][12]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[12]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][13]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][13]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][13]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][13]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][13]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[13]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][14]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][14]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][14]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][14]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][14]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[14]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][15]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][15]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][15]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][15]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][15]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[15]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][16]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][16]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][16]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][16]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][16]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[16]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][17]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][17]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][17]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][17]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][17]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[17]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][18]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][18]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][18]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][18]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][18]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[18]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][19]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][19]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][19]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][19]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][19]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[19]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][20]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][20]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][20]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][20]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][20]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[20]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][21]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][21]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][21]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][21]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][21]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[21]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][22]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][22]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][22]                                                                              ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][22]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][22]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[22]         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|rdaddr_reg[0..2]        ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5|delay_signals[0][0]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5|delay_signals[1][0]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5|delay_signals[2][0]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5|delay_signals[3][0]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5|delay_signals[4][0]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][11]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][24]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][10]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][9]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][8]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][7]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][6]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][5]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][4]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][3]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][2]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][1]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][0]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][19]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][18]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][17]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][16]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][15]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][14]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][13]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][12]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][11]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][10]                                                                     ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][9]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][8]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][7]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][6]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][5]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][4]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][3]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][2]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][1]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1|delay_signals[0][0]                                                                      ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][0]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][0]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][0]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][1]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][1]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][1]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][1]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][2]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][2]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][2]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][2]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][3]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][3]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][3]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][3]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][3]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][4]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][4]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][4]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][5]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][5]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][5]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][5]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][5]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][6]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][6]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][6]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][6]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][6]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][7]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][7]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][7]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][7]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][7]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][8]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][8]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][8]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][8]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][23]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][22]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][21]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][20]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][19]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][18]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][17]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][16]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][15]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][14]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][13]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][12]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][11]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][10]                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][9]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][8]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][7]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][6]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][5]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][4]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][3]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][2]                                                                    ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem|altera_syncram_l914:auto_generated|altsyncram_mmb4:altsyncram1|rdaddr_reg[0,1]  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_dffe1                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0..25]                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_sign_dffe1                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_man_dffe1[0..25]                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|datab_sign_dffe1                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|sticky_bit_dffe1                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                 ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator|noise[0..14]                                                                         ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist27_fracY_uid13_fpDivTest_b_10_rdcnt_i[0..2]                                                                                                 ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist29_expY_uid12_fpDivTest_b_10_rdcnt_i[0..2]                                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_rdcnt_i[0..2]                                                                                                  ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_rdcnt_eq                                                                                                       ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist34_expX_uid9_fpDivTest_b_10_rdcnt_i[0..2]                                                                                                   ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist15_fracPostRndF_uid80_fpDivTest_q_5_rdcnt_i[0,1]                                                                                            ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist15_fracPostRndF_uid80_fpDivTest_q_5_rdcnt_eq                                                                                                ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist14_expPostRndFR_uid81_fpDivTest_b_7_rdcnt_i[0..2]                                                                                           ; Lost fanout                                                                                                                                                          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist14_expPostRndFR_uid81_fpDivTest_b_7_rdcnt_eq                                                                                                ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|Ctrl2[8..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outL[16..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outR[16..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][29]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][28]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][27]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][26]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][25]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][24]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][22]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][21]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][20]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][19]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][16]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][14]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][12]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][11]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][10]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][9]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][8]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][4]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][29]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][27]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][26]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][25]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][24]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][21]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][19]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][17]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][15]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][14]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][13]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][11]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][9]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][29]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][27]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][26]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][25]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][24]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][21]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][19]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][17]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][15]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][14]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][13]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][11]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][9]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][29]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][27]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][26]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][25]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][24]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][21]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][19]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][17]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][15]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][14]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][13]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][11]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][9]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][29]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][27]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][26]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][25]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][24]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][21]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][19]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][17]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][15]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][14]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][13]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][11]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][9]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][29]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][27]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][26]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][25]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][24]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][21]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][19]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][17]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][15]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][14]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][13]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][11]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][9]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][29]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][27]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][26]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][25]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][24]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][21]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][19]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][17]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][15]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][14]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][13]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][11]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][9]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][29]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][27]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][26]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][25]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][24]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][21]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][19]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][17]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][15]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][14]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][13]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][11]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][9]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][29]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][27]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][26]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][25]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][24]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][21]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][19]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][29]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][27]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][26]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][25]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][24]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][21]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][19]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][17]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][15]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][14]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][13]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][11]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][9]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][30]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][29]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][27]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][26]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][25]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][24]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][23]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][21]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][19]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][17]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][16]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][15]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][14]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][13]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][11]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][9]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|OUT.state                                                                                                    ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].state                                                       ;
; AudioCODEC_Interface:Audio0|wcaudio_outR[11..15]                                                                                                                                                                                ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outR[10]                                                                                                             ;
; AudioCODEC_Interface:Audio0|wcaudio_outR[9]                                                                                                                                                                                     ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outR[8]                                                                                                              ;
; AudioCODEC_Interface:Audio0|wcaudio_outR[3..7]                                                                                                                                                                                  ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outR[2]                                                                                                              ;
; AudioCODEC_Interface:Audio0|wcaudio_outR[1]                                                                                                                                                                                     ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outR[0]                                                                                                              ;
; AudioCODEC_Interface:Audio0|wcaudio_outL[11..15]                                                                                                                                                                                ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outL[10]                                                                                                             ;
; AudioCODEC_Interface:Audio0|wcaudio_outL[9]                                                                                                                                                                                     ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outL[8]                                                                                                              ;
; AudioCODEC_Interface:Audio0|wcaudio_outL[3..7]                                                                                                                                                                                  ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outL[2]                                                                                                              ;
; AudioCODEC_Interface:Audio0|wcaudio_outL[1]                                                                                                                                                                                     ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outL[0]                                                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][11]                                                                                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][12]                                                                                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][13]                                                                                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][14]                                                                                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][15]                                                                                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][17]                                                                                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][28]                                                                                                                                                           ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][2]                                                                                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][3]                                                                                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][4]                                                                                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][5]                                                                                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][6]                                                                                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][7]                                                                                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][8]                                                                                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][9]                                                                                                                                                            ; Merged with CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                    ;
; AudioCODEC_Interface:Audio0|waudio_outR[11..15]                                                                                                                                                                                 ; Merged with AudioCODEC_Interface:Audio0|waudio_outR[10]                                                                                                              ;
; AudioCODEC_Interface:Audio0|Ctrl2[1]                                                                                                                                                                                            ; Merged with AudioCODEC_Interface:Audio0|Ctrl2[0]                                                                                                                     ;
; AudioCODEC_Interface:Audio0|waudio_outR[9]                                                                                                                                                                                      ; Merged with AudioCODEC_Interface:Audio0|waudio_outR[8]                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outR[3..7]                                                                                                                                                                                   ; Merged with AudioCODEC_Interface:Audio0|waudio_outR[2]                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outR[1]                                                                                                                                                                                      ; Merged with AudioCODEC_Interface:Audio0|waudio_outR[0]                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outL[11..15]                                                                                                                                                                                 ; Merged with AudioCODEC_Interface:Audio0|waudio_outL[10]                                                                                                              ;
; AudioCODEC_Interface:Audio0|waudio_outL[9]                                                                                                                                                                                      ; Merged with AudioCODEC_Interface:Audio0|waudio_outL[8]                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outL[3..7]                                                                                                                                                                                   ; Merged with AudioCODEC_Interface:Audio0|waudio_outL[2]                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outL[1]                                                                                                                                                                                      ; Merged with AudioCODEC_Interface:Audio0|waudio_outL[0]                                                                                                               ;
; AudioCODEC_Interface:Audio0|Ctrl2[3..7]                                                                                                                                                                                         ; Merged with AudioCODEC_Interface:Audio0|Ctrl2[2]                                                                                                                     ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]                                                                                                                                                        ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[18]                                                                                    ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[31]                                                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[26]                                                                                  ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[20,21]                                                                                                                                                                   ; Merged with AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[18]                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[7]                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[7]                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[1,2]                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[6]                                                                                                                           ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[6].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[6]                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[6]                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[6] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[5]                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[5]                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[5] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[4]                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[4]                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[4] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[3]                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[3]                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[3] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[2]                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[2]                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[2] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[1]                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[1]                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[1] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|decay_counter[0]                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|release_counter[0]                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[0] ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[1,2]                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[6]                                                                                                                           ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[5].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[1,2]                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[6]                                                                                                                           ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[4].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[1,2]                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[6]                                                                                                                           ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[3].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[1,2]                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[6]                                                                                                                           ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[2].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[1,2]                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[6]                                                                                                                           ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[1].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[1,2]                                                                                                 ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[0]                            ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[6]                                                                                                   ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|oNOTE.pitch[5]                            ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].pitch[1,2]                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].pitch[0]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[1,2]                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[0]                                  ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].pitch[6]                                                                                                                           ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|noteData[7].pitch[5]                                                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[6]                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[5]                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[2,3]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[1]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[7]                                                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[6]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][1]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][2]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][1]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][2]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][1]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][2]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][1]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][2]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][1]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][2]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][1]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][2]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][1]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][2]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][1]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][2]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][0]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[25]                                                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[24]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[19..23]                                                                                                                                                     ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[18]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][6]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][6]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][6]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][6]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][6]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][6]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][6]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][6]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][5]                                                                                ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[1]                                                                                                                                                          ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[0]                                                                                   ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[3..7]                                                                                                                                                       ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[2]                                                                                   ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[9]                                                                                                                                                          ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[8]                                                                                   ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[11..15]                                                                                                                                                     ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[10]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|Ctrl2[0]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outL[0]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|waudio_outR[0]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|wcaudio_outL[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|wcaudio_outR[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[16]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0..7]                                                                                                                                                                                ; Lost fanout                                                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[0]                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~0                                                                                                                                                                                 ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~4                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~4                                                                                                                                                                                 ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~8                                                                                                          ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~8                                                                                                                                                                                 ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~12                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~12                                                                                                                                                                                ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~16                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~16                                                                                                                                                                                ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~20                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~20                                                                                                                                                                                ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~24                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~24                                                                                                                                                                                ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~28                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~3                                                                                                                                                                                 ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~7                                                                                                                                                                                 ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~11                                                                                                                                                                                ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~15                                                                                                                                                                                ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~19                                                                                                                                                                                ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~23                                                                                                                                                                                ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~27                                                                                                                                                                                ; Merged with TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~31                                                                                                         ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~9                                                                                                                                                                        ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mSetup_ST~10                                                                                                                                                                       ; Lost fanout                                                                                                                                                          ;
; AudioCODEC_Interface:Audio0|wcaudio_outR[2]                                                                                                                                                                                     ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outR[10]                                                                                                             ;
; AudioCODEC_Interface:Audio0|wcaudio_outL[2]                                                                                                                                                                                     ; Merged with AudioCODEC_Interface:Audio0|wcaudio_outL[10]                                                                                                             ;
; AudioCODEC_Interface:Audio0|waudio_outR[2]                                                                                                                                                                                      ; Merged with AudioCODEC_Interface:Audio0|waudio_outR[10]                                                                                                              ;
; AudioCODEC_Interface:Audio0|waudio_outL[2]                                                                                                                                                                                      ; Merged with AudioCODEC_Interface:Audio0|waudio_outL[10]                                                                                                              ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[26]                                                                                                                                                         ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[18]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[2]                                                                                                                                                          ; Merged with Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[10]                                                                                  ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[4]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|BCK_DIV[3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                               ;
; Total Number of Removed Registers = 2196                                                                                                                                                                                        ;                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_s[0][50]                       ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][26],                                                                                      ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][26],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][25],                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][25],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][24],                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][24],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][23],                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][23],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][22],                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][22],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][21],                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][21],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][20],                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][20],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][19],                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][19],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][18],                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][18],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[24],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][22],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][22],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[23],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][21],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][21],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[22],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][20],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][20],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[21],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][19],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][19],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[20],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][18],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][18],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[19],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][17],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][17],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[18],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][16],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][16],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[17],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][15],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][15],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[16],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][14],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][14],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[15],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][13],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][13],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[14],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][12],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][12],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[13],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][11],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][11],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[12],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][10],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][10],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[11],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][9],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][9],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[10],                                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][8],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][8],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[9],                                                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][7],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][7],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[8],                                                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][6],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][6],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[7],                                                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][5],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][5],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[6],                                                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][4],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][4],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[5],                                                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][3],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][3],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[4],                                                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][2],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][2],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[3],                                                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][1],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][1],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[2],                                                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][0],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][0],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[1],                                                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|normFracRnd_uid67_fpDivTest_q[0],                                                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][23],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][23],                                                                          ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYZero_uid15_fpDivTest_delay|delay_signals[0][0],                                                                                ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][22],                                                                 ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[22],     ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][21],                                                                 ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[21],     ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][20],                                                                 ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[20],     ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][19],                                                                 ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[19],     ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][18],                                                                 ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[18],     ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][17],                                                                 ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[17],     ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][16],                                                                 ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[16],     ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][15],                                                                 ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[15],     ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1|delay_signals[0][11],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1|delay_signals[0][24],                                                                ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][0],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][0],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][0],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][1],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][1],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][1],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][2],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][2],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][2],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][3],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][3],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][3],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][4],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][4],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][4],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][4],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][4],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][5],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][5],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][5],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][5],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][5]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expXmY_uid47_fpDivTest_o[8]                                                    ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][7],                                                                   ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[7],       ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][6],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[6],       ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][5],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[5],       ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][4],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[4],       ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][3],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[3],       ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][2],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[2],       ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expR_uid48_fpDivTest_o[9],                                                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expR_uid48_fpDivTest_o[8],                                                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expR_uid48_fpDivTest_o[7],                                                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expR_uid48_fpDivTest_o[6],                                                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expR_uid48_fpDivTest_o[5],                                                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expR_uid48_fpDivTest_o[4],                                                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expR_uid48_fpDivTest_o[3],                                                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expR_uid48_fpDivTest_o[2],                                                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expR_uid48_fpDivTest_o[1],                                                                                                                      ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[32],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[31],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[30],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[29],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[28],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[27],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[26],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[25],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[24],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|rdaddr_reg[0], ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|rdaddr_reg[1], ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1|rdaddr_reg[2], ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][22],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][22],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][22],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][22],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5|delay_signals[0][0],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5|delay_signals[1][0],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5|delay_signals[2][0],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5|delay_signals[3][0],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5|delay_signals[4][0],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem|altera_syncram_l914:auto_generated|altsyncram_mmb4:altsyncram1|rdaddr_reg[0], ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem|altera_syncram_l914:auto_generated|altsyncram_mmb4:altsyncram1|rdaddr_reg[1]  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_s[0][25]                              ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][12],                                                                                             ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][11],                                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][10],                                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][9],                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][8],                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][7],                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][6],                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][5],                                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|s1sumAHighB_uid164_invPolyEval_o[22],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|s1sumAHighB_uid164_invPolyEval_o[21],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|s1sumAHighB_uid164_invPolyEval_o[20],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|s1sumAHighB_uid164_invPolyEval_o[19],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|s1sumAHighB_uid164_invPolyEval_o[18],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|s1sumAHighB_uid164_invPolyEval_o[17],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|s1sumAHighB_uid164_invPolyEval_o[16],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|s1sumAHighB_uid164_invPolyEval_o[15],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|s1sumAHighB_uid164_invPolyEval_o[14],                                                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][0],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][0],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][1],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][1],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][2],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][2],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][3],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][3]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[0][0]                                                                                         ; Stuck at GND              ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[0],                                                                                                                                                       ;
;                                                                                                                                                              ; due to stuck port data_in ; AudioCODEC_Interface:Audio0|Ctrl2[0], AudioCODEC_Interface:Audio0|waudio_outL[0],                                                                                                                                             ;
;                                                                                                                                                              ;                           ; AudioCODEC_Interface:Audio0|wcaudio_outL[0],                                                                                                                                                                                  ;
;                                                                                                                                                              ;                           ; AudioCODEC_Interface:Audio0|wcaudio_outR[0],                                                                                                                                                                                  ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[16],                                                                                                                                                      ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][3],                                                                                                                                                    ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][3],                                                                                                                                                    ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][3],                                                                                                                                                    ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][3],                                                                                                                                                    ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][3],                                                                                                                                                    ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[2][3],                                                                                                                                                    ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[1][3],                                                                                                                                                    ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][3],                                                                                                                                                    ;
;                                                                                                                                                              ;                           ; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7],                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6],                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5],                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4],                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3],                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2],                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1],                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0],                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[4],                                                                                                                                                      ;
;                                                                                                                                                              ;                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|pitch[3]                                                                                                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_s[0][37]                              ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][23],                                                                                             ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][22],                                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][21],                                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][20],                                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][19],                                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][18],                                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][17],                                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][16]                                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][0]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][0],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][0],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][0],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][0],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][0]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist29_expY_uid12_fpDivTest_b_10_cmpReg_q[0]                                 ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist29_expY_uid12_fpDivTest_b_10_sticky_ena_q[0],                                                                                             ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist29_expY_uid12_fpDivTest_b_10_rdcnt_i[2],                                                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist29_expY_uid12_fpDivTest_b_10_rdcnt_i[1],                                                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist29_expY_uid12_fpDivTest_b_10_rdcnt_i[0]                                                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[19]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][17],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][17],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][17],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][17]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_cmpReg_q[0]                                 ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_sticky_ena_q[0],                                                                                             ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_rdcnt_i[2],                                                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_rdcnt_i[1],                                                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_rdcnt_i[0]                                                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist34_expX_uid9_fpDivTest_b_10_cmpReg_q[0]                                  ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist34_expX_uid9_fpDivTest_b_10_sticky_ena_q[0],                                                                                              ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist34_expX_uid9_fpDivTest_b_10_rdcnt_i[2],                                                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist34_expX_uid9_fpDivTest_b_10_rdcnt_i[1],                                                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist34_expX_uid9_fpDivTest_b_10_rdcnt_i[0]                                                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[20]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][18],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][18],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][18],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][18]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[21]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][19],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][19],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][19],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][19]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[22]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][20],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][20],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][20],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][20]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[23]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][21],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][21],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][21],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][21]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][8]             ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][8],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][8],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][8],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][8]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][7]             ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][7],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][7],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][7],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][7]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[0][6]             ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[1][6],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5|delay_signals[2][6],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[0][6],                                                                             ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2|delay_signals[1][6]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[8]                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][6],                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][6],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][6],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][6]                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[2]                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][0],                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][0],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][0],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][0]                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[3]                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][1],                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][1],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][1],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][1]                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[4]                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][2],                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][2],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][2],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][2]                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[5]                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][3],                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][3],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][3],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][3]                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist27_fracY_uid13_fpDivTest_b_10_cmpReg_q[0]                                ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist27_fracY_uid13_fpDivTest_b_10_sticky_ena_q[0],                                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist27_fracY_uid13_fpDivTest_b_10_rdcnt_i[2],                                                                                                 ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist27_fracY_uid13_fpDivTest_b_10_rdcnt_i[1],                                                                                                 ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist27_fracY_uid13_fpDivTest_b_10_rdcnt_i[0]                                                                                                  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[6]                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][4],                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][4],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][4],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][4]                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[7]                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][5],                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][5],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][5],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][5]                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[18]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][16],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][16],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][16],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][16]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[9]                                            ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][7],                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][7],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][7],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][7]                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[10]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][8],                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][8],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][8],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][8]                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[11]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][9],                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][9],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][9],                                                                            ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][9]                                                                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[12]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][10],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][10],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][10],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][10]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[13]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][11],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][11],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][11],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][11]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[14]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][12],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][12],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][12],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][12]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[15]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][13],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][13],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][13],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][13]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[16]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][14],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][14],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][14],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][14]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|expFracPostRnd_uid76_fpDivTest_o[17]                                           ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[0][15],                                                                           ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[1][15],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13|delay_signals[2][15],                                                                           ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg|delay_signals[0][15]                                                                   ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist27_fracY_uid13_fpDivTest_b_10_wraddr_q[2]                                ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|rdaddr_reg[0],       ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|rdaddr_reg[1],       ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|rdaddr_reg[2]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist29_expY_uid12_fpDivTest_b_10_wraddr_q[2]                                 ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|rdaddr_reg[0],        ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|rdaddr_reg[1],        ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|rdaddr_reg[2]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist31_fracX_uid10_fpDivTest_b_9_wraddr_q[2]                                 ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|rdaddr_reg[0],        ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|rdaddr_reg[1],        ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|rdaddr_reg[2]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist34_expX_uid9_fpDivTest_b_10_wraddr_q[2]                                  ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|rdaddr_reg[0],         ;
;                                                                                                                                                              ; due to stuck port clock   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|rdaddr_reg[1],         ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|rdaddr_reg[2]          ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][13]                             ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][13],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][13],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][13]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][12]                             ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][12],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][12],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][12]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][11]                             ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][11],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][11],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][11]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][10]                             ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][10],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][10],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][10]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][9]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][9],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][9],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][9]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][8]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][8],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][8],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][8]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][7]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][7],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][7],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][7]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][6]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][6],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][6],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][6]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][5]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][5],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][5],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][5]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][4]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][4],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][4],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][4]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][3]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][3],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][3],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][3]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][2]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][2],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][2],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][2]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][1]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[0][1],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[1][1],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5|delay_signals[2][1]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][12]                             ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][13],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][13]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][11]                             ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][12],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][12]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][10]                             ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][11],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][11]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][9]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][10],                                                                              ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][10]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][8]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][9],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][9]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][7]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][8],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][8]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][6]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][7],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][7]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][5]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][6],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][6]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][3]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][4],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][4]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][2]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][3],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][3]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][1]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][2],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][2]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][0]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][1],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][1]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][12]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][12],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[12]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][4]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[0][5],                                                                               ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2|delay_signals[1][5]                                                                                ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][13]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][13],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[13]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][14]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][14],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[14]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][15]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][15],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[15]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][16]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][16],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[16]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][11]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][11],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[11]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][8]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][8],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[8]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][7]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][7],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[7]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][6]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][6],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[6]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][5]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][5],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[5]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][4]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][4],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[4]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][3]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][3],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[3]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][2]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][2],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[2]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][1]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][1],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[1]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][0]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][0],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[0]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][10]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][10],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[10]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][17]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][17],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[17]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][18]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][18],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[18]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][19]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][19],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[19]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][20]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][20],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[20]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][21]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][21],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[21]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][22]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][22],                                                                  ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[22]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][9]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg|delay_signals[0][9],                                                                   ;
;                                                                                                                                                              ;                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[9]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][0]   ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[0]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][7]    ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[7]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][6]    ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[6]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][4]    ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[4]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][3]    ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[3]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][2]    ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[2]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][1]    ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[1]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][0]    ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[0]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg|delay_signals[0][5]    ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[5]         ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][0]                              ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist3_lowRangeB_uid162_invPolyEval_b_1|delay_signals[0][0]                                                                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][17]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][17]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][16]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][16]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][15]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][15]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][14]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][14]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][13]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][13]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][0]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][0]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][1]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][1]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][2]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][2]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg|delay_signals[0][1]   ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1|dataout_reg[1]        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][4]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][4]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][5]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][5]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][6]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][6]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][7]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][7]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][8]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][8]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][9]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][9]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][14] ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[14]      ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][13] ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[13]      ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][12] ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[12]      ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][11] ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[11]      ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][10] ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[10]      ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][9]  ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[9]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][8]  ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[8]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][7]  ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[7]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][6]  ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[6]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][5]  ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[5]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][3]                       ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][3]                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][3]  ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[3]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][2]  ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[2]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][1]  ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[1]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][0]  ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[0]       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist15_fracPostRndF_uid80_fpDivTest_q_5_wraddr_q[1]                          ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist15_fracPostRndF_uid80_fpDivTest_q_5_rdcnt_i[1]                                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist15_fracPostRndF_uid80_fpDivTest_q_5_wraddr_q[0]                          ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist15_fracPostRndF_uid80_fpDivTest_q_5_rdcnt_i[0]                                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist14_expPostRndFR_uid81_fpDivTest_b_7_wraddr_q[2]                          ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist14_expPostRndFR_uid81_fpDivTest_b_7_rdcnt_i[2]                                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist14_expPostRndFR_uid81_fpDivTest_b_7_wraddr_q[1]                          ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist14_expPostRndFR_uid81_fpDivTest_b_7_rdcnt_i[1]                                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist14_expPostRndFR_uid81_fpDivTest_b_7_wraddr_q[0]                          ; Stuck at GND              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|redist14_expPostRndFR_uid81_fpDivTest_b_7_rdcnt_i[0]                                                                                            ;
;                                                                                                                                                              ; due to stuck port clock   ;                                                                                                                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][10]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][10]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][11]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][11]                                                                              ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][12]                      ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1|delay_signals[0][12]                                                                              ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[23]                                                                                                   ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[23]                                                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                               ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[19]                                                                                                   ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[19]                                                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                               ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[17]                                                                                                   ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[17]                                                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                               ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[16]                                                                                                   ; Stuck at GND              ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[16]                                                                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                               ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg|delay_signals[0][4]  ; Lost Fanouts              ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1|dataout_reg[4]       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2340  ;
; Number of registers using Synchronous Clear  ; 254   ;
; Number of registers using Synchronous Load   ; 425   ;
; Number of registers using Asynchronous Clear ; 475   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 754   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                             ; 2       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                    ; 17      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                    ; 18      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                    ; 24      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                    ; 20      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                    ; 18      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                    ; 25      ;
; CPU:CPU0|Datapath_UNI:Processor|PC[22]                                                                                                                                                                                                                                                                                          ; 7       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]                                                                                                                                                                                                                                                           ; 26      ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|END                                                                                                                                                                                                                                                              ; 5       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                              ; 2       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|working                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                          ;
+--------------------------------------------------+-------------------------------------------------------------+------+
; Register Name                                    ; Megafunction                                                ; Type ;
+--------------------------------------------------+-------------------------------------------------------------+------+
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~1  ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0  ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~2  ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0  ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~5  ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0  ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[6]~6  ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0  ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~9  ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[5]~10 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~13 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[4]~14 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~17 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[3]~18 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~21 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[2]~22 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~25 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[1]~26 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~29 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0 ; ROM  ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[0]~30 ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0 ; ROM  ;
+--------------------------------------------------+-------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[2]                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[2]                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][23]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][9]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][21]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][9]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][20]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][14]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][23]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][19]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][21]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][4]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][25]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][11]                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][21]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][6]                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][20]                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][8]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|oDATA.sample[4]                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z1[23]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[4]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|oDATA.instant[8]                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|oDATA.z2[13]                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10|contador[25]                                                                                                                                                           ;
; 5:1                ; 29 bits   ; 87 LEs        ; 58 LEs               ; 29 LEs                 ; Yes        ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|PC[20]                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[5]                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0|Selector24                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TopDE|wOutput[7]                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|wOutput[19]                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0|Selector24                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0|Selector7                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[2]                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftRight0                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftRight1                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|ShiftLeft0                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6|l2_w11_n0_mux_dataout                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|mux_4hb:mux5|result_node[5]                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mux6                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|ByteSelect[0]                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0|Mux11                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0|Mux9                                                                                                                                                    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[12]                                                                                                                                                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[28]                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopDE|AudioCODEC_Interface:Audio0|wReadData[0]                                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0|Selector2                                                                                                                                                   ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |TopDE|TecladoPS2_Interface:TecladoPS20|wReadData[30]                                                                                                                                                             ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0|Selector23                                                                                                                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0|Selector18                                                                                                                                                  ;
; 12:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|Mux0                                                                                                                                                                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[14]                                                                                                                                          ;
; 25:1               ; 5 bits    ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux25                                                                                                                                                             ;
; 26:1               ; 8 bits    ; 136 LEs       ; 96 LEs               ; 40 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux13                                                                                                                                                             ;
; 25:1               ; 3 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux18                                                                                                                                                             ;
; 27:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux21                                                                                                                                                             ;
; 28:1               ; 3 bits    ; 54 LEs        ; 42 LEs               ; 12 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux30                                                                                                                                                             ;
; 28:1               ; 2 bits    ; 36 LEs        ; 26 LEs               ; 10 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux5                                                                                                                                                              ;
; 29:1               ; 3 bits    ; 57 LEs        ; 42 LEs               ; 15 LEs                 ; No         ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mux1                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst                ;
+-----------------------------------------+--------+------+-----------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                        ;
+-----------------------------------------+--------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                         ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist27_fracY_uid13_fpDivTest_b_10_rdcnt_i[2]            ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist27_fracY_uid13_fpDivTest_b_10_rdcnt_i[1]            ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist27_fracY_uid13_fpDivTest_b_10_rdcnt_i[0]            ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist29_expY_uid12_fpDivTest_b_10_rdcnt_i[2]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist29_expY_uid12_fpDivTest_b_10_rdcnt_i[1]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist29_expY_uid12_fpDivTest_b_10_rdcnt_i[0]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist31_fracX_uid10_fpDivTest_b_9_rdcnt_i[2]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist31_fracX_uid10_fpDivTest_b_9_rdcnt_i[1]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist31_fracX_uid10_fpDivTest_b_9_rdcnt_i[0]             ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist31_fracX_uid10_fpDivTest_b_9_rdcnt_eq               ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist34_expX_uid9_fpDivTest_b_10_rdcnt_i[2]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist34_expX_uid9_fpDivTest_b_10_rdcnt_i[1]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist34_expX_uid9_fpDivTest_b_10_rdcnt_i[0]              ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist15_fracPostRndF_uid80_fpDivTest_q_5_rdcnt_i[1]      ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist15_fracPostRndF_uid80_fpDivTest_q_5_rdcnt_i[0]      ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist15_fracPostRndF_uid80_fpDivTest_q_5_rdcnt_eq        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][12]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][11]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][10]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][9]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][8]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][7]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][6]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][5]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][4]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][3]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][2]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][1]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_a0[0][0]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][12]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][11]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][10]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][9]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][8]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][7]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][6]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][5]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][4]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][3]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][2]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][1]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid176_pT1_uid161_invPolyEval_cma_c0[0][0]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][13]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][12]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][11]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][10]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][9]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][8]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][7]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][6]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][5]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][4]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][3]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][2]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][1]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_a0[0][0]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][23]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][22]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][21]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][20]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][19]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][18]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][17]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][16]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][15]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][14]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][13]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][12]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][11]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][10]        ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][9]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][8]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][7]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][6]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][5]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][4]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][3]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][2]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][1]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid179_pT2_uid167_invPolyEval_cma_c0[0][0]         ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][26] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][25] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][24] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][23] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][22] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][21] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][20] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][19] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][18] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][17] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][16] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][15] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][14] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][13] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][12] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][11] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][10] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][9]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][8]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][7]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][6]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][5]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_a0[0][0]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][23] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][22] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][21] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][20] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][19] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][18] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][17] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][16] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][15] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][14] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][13] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][12] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][11] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][10] ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][9]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][8]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][7]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][6]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][5]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][4]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_c0[0][0]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][24]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][23]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][22]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][21]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][20]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][19]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][18]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][17]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][16]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][15]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][14]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][13]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][12]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][11]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][10]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][9]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][8]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][7]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][6]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][5]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][4]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][3]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][2]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][1]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_a0[0][0]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][23]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][22]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][21]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][20]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][19]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][18]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][17]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][16]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][15]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][14]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][13]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][12]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][11]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][10]                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][9]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][8]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][7]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][6]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][5]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][4]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][3]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][2]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][1]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; qDivProd_uid89_fpDivTest_cma_c0[0][0]                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist14_expPostRndFR_uid81_fpDivTest_b_7_rdcnt_i[2]      ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist14_expPostRndFR_uid81_fpDivTest_b_7_rdcnt_i[1]      ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist14_expPostRndFR_uid81_fpDivTest_b_7_rdcnt_i[0]      ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist14_expPostRndFR_uid81_fpDivTest_b_7_rdcnt_eq        ;
+-----------------------------------------+--------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid154_invTables_lutmem_dmem|altera_syncram_t054:auto_generated|altsyncram_9vc4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem|altera_syncram_7v44:auto_generated|altsyncram_jtc4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid150_invTables_lutmem_dmem|altera_syncram_m054:auto_generated|altsyncram_2vc4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem|altera_syncram_s054:auto_generated|altsyncram_8vc4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid146_invTables_lutmem_dmem|altera_syncram_q054:auto_generated|altsyncram_6vc4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem|altera_syncram_l914:auto_generated|altsyncram_mmb4:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst ;
+-----------------------------------------+--------+------+------------------------------------------+
; Assignment                              ; Value  ; From ; To                                       ;
+-----------------------------------------+--------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                        ;
+-----------------------------------------+--------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst ;
+-----------------------------------------+--------+------+------------------------------------------+
; Assignment                              ; Value  ; From ; To                                       ;
+-----------------------------------------+--------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                        ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                        ;
+-----------------------------------------+--------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst ;
+-----------------------------------------+--------+------+----------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                       ;
+-----------------------------------------+--------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                        ;
+-----------------------------------------+--------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst ;
+-----------------------------------------+--------+------+----------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                       ;
+-----------------------------------------+--------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                        ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                        ;
+-----------------------------------------+--------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                  ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                                ;
; pll_type                             ; General                ; String                                                                ;
; pll_subtype                          ; General                ; String                                                                ;
; number_of_clocks                     ; 6                      ; Signed Integer                                                        ;
; operation_mode                       ; direct                 ; String                                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                                        ;
; data_rate                            ; 0                      ; Signed Integer                                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                        ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency2              ; 150.000000 MHz         ; String                                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency3              ; 200.000000 MHz         ; String                                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency4              ; 18.461538 MHz          ; String                                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency5              ; 27.272727 MHz          ; String                                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                        ;
; clock_name_0                         ;                        ; String                                                                ;
; clock_name_1                         ;                        ; String                                                                ;
; clock_name_2                         ;                        ; String                                                                ;
; clock_name_3                         ;                        ; String                                                                ;
; clock_name_4                         ;                        ; String                                                                ;
; clock_name_5                         ;                        ; String                                                                ;
; clock_name_6                         ;                        ; String                                                                ;
; clock_name_7                         ;                        ; String                                                                ;
; clock_name_8                         ;                        ; String                                                                ;
; clock_name_global_0                  ; false                  ; String                                                                ;
; clock_name_global_1                  ; false                  ; String                                                                ;
; clock_name_global_2                  ; false                  ; String                                                                ;
; clock_name_global_3                  ; false                  ; String                                                                ;
; clock_name_global_4                  ; false                  ; String                                                                ;
; clock_name_global_5                  ; false                  ; String                                                                ;
; clock_name_global_6                  ; false                  ; String                                                                ;
; clock_name_global_7                  ; false                  ; String                                                                ;
; clock_name_global_8                  ; false                  ; String                                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                        ;
; pll_slf_rst                          ; false                  ; String                                                                ;
; pll_bw_sel                           ; low                    ; String                                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; SPR            ; 00010 ; Unsigned Binary                                                          ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_soe ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_soe ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_poe ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_rne ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_pdi ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_rne ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                       ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_p6i ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_unh ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_unh ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                     ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_p6i ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                      ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_unh ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                      ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_unh ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                  ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                  ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_18f ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_agf ; Untyped                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                        ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6         ; Signed Integer                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED    ; Untyped                                                                                                                                                                     ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                     ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                     ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                          ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER         ; cmpr_e7g  ; Untyped                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                              ;
+------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                     ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_a9e ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_kka ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                      ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                      ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_idg ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                          ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                       ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_bmb ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                   ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                         ;
; LPM_WIDTHA                                     ; 24        ; Signed Integer                                                                                                         ;
; LPM_WIDTHB                                     ; 24        ; Signed Integer                                                                                                         ;
; LPM_WIDTHP                                     ; 48        ; Signed Integer                                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                ;
; LPM_PIPELINE                                   ; 2         ; Signed Integer                                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                                 ; mult_ncs  ; Untyped                                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                ;
+------------------------------------------------+-----------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                               ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                            ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                            ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                            ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                            ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                     ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                            ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                            ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                            ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                            ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                            ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                            ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                            ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                            ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                            ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                            ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                            ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                            ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                     ;
; NUMWORDS_A                                                 ; 8                    ; Signed Integer                                                                                     ;
; NUMWORDS_B                                                 ; 8                    ; Signed Integer                                                                                     ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                            ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                            ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                            ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                            ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                            ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                            ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; WIDTH_A                                                    ; 23                   ; Signed Integer                                                                                     ;
; WIDTH_B                                                    ; 23                   ; Signed Integer                                                                                     ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                     ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                     ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                     ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                     ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                     ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                     ;
; WIDTHAD_A                                                  ; 3                    ; Signed Integer                                                                                     ;
; WIDTHAD_B                                                  ; 3                    ; Signed Integer                                                                                     ;
; CBXI_PARAMETER                                             ; altera_syncram_v914  ; Untyped                                                                                            ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist28_fracY_uid13_fpDivTest_b_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                              ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                           ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                           ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                           ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                    ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                           ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                           ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                           ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                           ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                           ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                           ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                           ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                           ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                           ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                           ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                           ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                           ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                    ;
; NUMWORDS_A                                                 ; 8                    ; Signed Integer                                                                                    ;
; NUMWORDS_B                                                 ; 8                    ; Signed Integer                                                                                    ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                           ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                           ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                           ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                           ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                           ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; WIDTH_A                                                    ; 8                    ; Signed Integer                                                                                    ;
; WIDTH_B                                                    ; 8                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                    ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                    ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                    ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                    ;
; WIDTHAD_A                                                  ; 3                    ; Signed Integer                                                                                    ;
; WIDTHAD_B                                                  ; 3                    ; Signed Integer                                                                                    ;
; CBXI_PARAMETER                                             ; altera_syncram_5714  ; Untyped                                                                                           ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist30_expY_uid12_fpDivTest_b_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:expXIsMax_uid38_fpDivTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                              ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                           ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                           ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                           ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                    ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                           ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                           ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                           ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                           ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                           ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                           ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                           ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                           ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                           ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                           ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                           ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                           ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                    ;
; NUMWORDS_A                                                 ; 7                    ; Signed Integer                                                                                    ;
; NUMWORDS_B                                                 ; 7                    ; Signed Integer                                                                                    ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                           ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                           ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                           ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                           ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                           ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; WIDTH_A                                                    ; 23                   ; Signed Integer                                                                                    ;
; WIDTH_B                                                    ; 23                   ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                    ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                    ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                    ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                    ;
; WIDTHAD_A                                                  ; 3                    ; Signed Integer                                                                                    ;
; WIDTHAD_B                                                  ; 3                    ; Signed Integer                                                                                    ;
; CBXI_PARAMETER                                             ; altera_syncram_t914  ; Untyped                                                                                           ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist31_fracX_uid10_fpDivTest_b_9_outputreg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13_inputreg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist32_fracX_uid10_fpDivTest_b_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid25_fpDivTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                             ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                          ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                          ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                          ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                   ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                          ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                          ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                          ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                          ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                          ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                          ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                          ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                          ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                          ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                          ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                          ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                          ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                   ;
; NUMWORDS_A                                                 ; 8                    ; Signed Integer                                                                                   ;
; NUMWORDS_B                                                 ; 8                    ; Signed Integer                                                                                   ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                          ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                          ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                          ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                          ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                          ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                          ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; WIDTH_A                                                    ; 8                    ; Signed Integer                                                                                   ;
; WIDTH_B                                                    ; 8                    ; Signed Integer                                                                                   ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                   ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                   ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                   ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                   ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                   ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                   ;
; WIDTHAD_A                                                  ; 3                    ; Signed Integer                                                                                   ;
; WIDTHAD_B                                                  ; 3                    ; Signed Integer                                                                                   ;
; CBXI_PARAMETER                                             ; altera_syncram_5714  ; Untyped                                                                                          ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist34_expX_uid9_fpDivTest_b_10_outputreg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist35_expX_uid9_fpDivTest_b_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist25_expXIsMax_uid24_fpDivTest_q_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excZ_y_uid37_fpDivTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist26_excZ_x_uid23_fpDivTest_q_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excRNaN_uid131_fpDivTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:signR_uid46_fpDivTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist24_signR_uid46_fpDivTest_q_15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                    ;
; depth          ; 14    ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:sRPostExc_uid143_fpDivTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist4_sRPostExc_uid143_fpDivTest_q_6 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                       ;
; depth          ; 5     ; Signed Integer                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid154_invTables_lutmem_dmem ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
; Parameter Name                                             ; Value                                           ; Type                                                             ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                       ; Untyped                                                          ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                            ; Untyped                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                           ; Untyped                                                          ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                           ; Untyped                                                          ;
; ADDRESS_ACLR_A                                             ; NONE                                            ; Untyped                                                          ;
; ADDRESS_ACLR_B                                             ; NONE                                            ; Untyped                                                          ;
; ADDRESS_REG_B                                              ; CLOCK1                                          ; Untyped                                                          ;
; BYTE_SIZE                                                  ; 0                                               ; Signed Integer                                                   ;
; BYTEENA_REG_B                                              ; CLOCK1                                          ; Untyped                                                          ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                            ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                          ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                           ; Untyped                                                          ;
; ENABLE_COHERENT_READ                                       ; FALSE                                           ; Untyped                                                          ;
; ENABLE_ECC                                                 ; FALSE                                           ; Untyped                                                          ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                           ; Untyped                                                          ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                           ; Untyped                                                          ;
; ENABLE_RUNTIME_MOD                                         ; NO                                              ; Untyped                                                          ;
; IMPLEMENT_IN_LES                                           ; OFF                                             ; Untyped                                                          ;
; INDATA_REG_B                                               ; CLOCK1                                          ; Untyped                                                          ;
; INIT_FILE                                                  ; div_s_0002_memoryC2_uid154_invTables_lutmem.hex ; Untyped                                                          ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                          ; Untyped                                                          ;
; init_file_restructured                                     ; UNUSED                                          ; Untyped                                                          ;
; INSTANCE_NAME                                              ; UNUSED                                          ; Untyped                                                          ;
; LOW_POWER_MODE                                             ; AUTO                                            ; Untyped                                                          ;
; MAXIMUM_DEPTH                                              ; 0                                               ; Signed Integer                                                   ;
; NUMWORDS_A                                                 ; 512                                             ; Signed Integer                                                   ;
; NUMWORDS_B                                                 ; 0                                               ; Signed Integer                                                   ;
; OPERATION_MODE                                             ; ROM                                             ; Untyped                                                          ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                          ; Untyped                                                          ;
; OUTDATA_ACLR_B                                             ; NONE                                            ; Untyped                                                          ;
; OUTDATA_REG_A                                              ; CLOCK0                                          ; Untyped                                                          ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                    ; Untyped                                                          ;
; OUTDATA_SCLR_A                                             ; NONE                                            ; Untyped                                                          ;
; OUTDATA_SCLR_B                                             ; NONE                                            ; Untyped                                                          ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                           ; Untyped                                                          ;
; RAM_BLOCK_TYPE                                             ; M10K                                            ; Untyped                                                          ;
; RDCONTROL_REG_B                                            ; CLOCK1                                          ; Untyped                                                          ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                              ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                          ;
; WIDTH_A                                                    ; 13                                              ; Signed Integer                                                   ;
; WIDTH_B                                                    ; 1                                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_A                                            ; 1                                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                                            ; 1                                               ; Signed Integer                                                   ;
; WIDTH_ECCENCPARITY                                         ; 8                                               ; Signed Integer                                                   ;
; WIDTH_ECCSTATUS                                            ; 2                                               ; Signed Integer                                                   ;
; WIDTHAD2_A                                                 ; 1                                               ; Signed Integer                                                   ;
; WIDTHAD2_B                                                 ; 1                                               ; Signed Integer                                                   ;
; WIDTHAD_A                                                  ; 9                                               ; Signed Integer                                                   ;
; WIDTHAD_B                                                  ; 1                                               ; Signed Integer                                                   ;
; CBXI_PARAMETER                                             ; altera_syncram_t054                             ; Untyped                                                          ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid176_pT1_uid161_invPolyEval_cma_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 26    ; Signed Integer                                                                                                                                               ;
; depth          ; 0     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
; Parameter Name                                             ; Value                                           ; Type                                                             ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                       ; Untyped                                                          ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                            ; Untyped                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                           ; Untyped                                                          ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                           ; Untyped                                                          ;
; ADDRESS_ACLR_A                                             ; NONE                                            ; Untyped                                                          ;
; ADDRESS_ACLR_B                                             ; NONE                                            ; Untyped                                                          ;
; ADDRESS_REG_B                                              ; CLOCK1                                          ; Untyped                                                          ;
; BYTE_SIZE                                                  ; 0                                               ; Signed Integer                                                   ;
; BYTEENA_REG_B                                              ; CLOCK1                                          ; Untyped                                                          ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                            ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                          ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                           ; Untyped                                                          ;
; ENABLE_COHERENT_READ                                       ; FALSE                                           ; Untyped                                                          ;
; ENABLE_ECC                                                 ; FALSE                                           ; Untyped                                                          ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                           ; Untyped                                                          ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                           ; Untyped                                                          ;
; ENABLE_RUNTIME_MOD                                         ; NO                                              ; Untyped                                                          ;
; IMPLEMENT_IN_LES                                           ; OFF                                             ; Untyped                                                          ;
; INDATA_REG_B                                               ; CLOCK1                                          ; Untyped                                                          ;
; INIT_FILE                                                  ; div_s_0002_memoryC1_uid151_invTables_lutmem.hex ; Untyped                                                          ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                          ; Untyped                                                          ;
; init_file_restructured                                     ; UNUSED                                          ; Untyped                                                          ;
; INSTANCE_NAME                                              ; UNUSED                                          ; Untyped                                                          ;
; LOW_POWER_MODE                                             ; AUTO                                            ; Untyped                                                          ;
; MAXIMUM_DEPTH                                              ; 0                                               ; Signed Integer                                                   ;
; NUMWORDS_A                                                 ; 512                                             ; Signed Integer                                                   ;
; NUMWORDS_B                                                 ; 0                                               ; Signed Integer                                                   ;
; OPERATION_MODE                                             ; ROM                                             ; Untyped                                                          ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                          ; Untyped                                                          ;
; OUTDATA_ACLR_B                                             ; NONE                                            ; Untyped                                                          ;
; OUTDATA_REG_A                                              ; CLOCK0                                          ; Untyped                                                          ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                    ; Untyped                                                          ;
; OUTDATA_SCLR_A                                             ; NONE                                            ; Untyped                                                          ;
; OUTDATA_SCLR_B                                             ; NONE                                            ; Untyped                                                          ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                           ; Untyped                                                          ;
; RAM_BLOCK_TYPE                                             ; M10K                                            ; Untyped                                                          ;
; RDCONTROL_REG_B                                            ; CLOCK1                                          ; Untyped                                                          ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                              ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                          ;
; WIDTH_A                                                    ; 2                                               ; Signed Integer                                                   ;
; WIDTH_B                                                    ; 1                                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_A                                            ; 1                                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                                            ; 1                                               ; Signed Integer                                                   ;
; WIDTH_ECCENCPARITY                                         ; 8                                               ; Signed Integer                                                   ;
; WIDTH_ECCSTATUS                                            ; 2                                               ; Signed Integer                                                   ;
; WIDTHAD2_A                                                 ; 1                                               ; Signed Integer                                                   ;
; WIDTHAD2_B                                                 ; 1                                               ; Signed Integer                                                   ;
; WIDTHAD_A                                                  ; 9                                               ; Signed Integer                                                   ;
; WIDTHAD_B                                                  ; 1                                               ; Signed Integer                                                   ;
; CBXI_PARAMETER                                             ; altera_syncram_7v44                             ; Untyped                                                          ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid150_invTables_lutmem_dmem ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
; Parameter Name                                             ; Value                                           ; Type                                                             ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                       ; Untyped                                                          ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                            ; Untyped                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                           ; Untyped                                                          ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                           ; Untyped                                                          ;
; ADDRESS_ACLR_A                                             ; NONE                                            ; Untyped                                                          ;
; ADDRESS_ACLR_B                                             ; NONE                                            ; Untyped                                                          ;
; ADDRESS_REG_B                                              ; CLOCK1                                          ; Untyped                                                          ;
; BYTE_SIZE                                                  ; 0                                               ; Signed Integer                                                   ;
; BYTEENA_REG_B                                              ; CLOCK1                                          ; Untyped                                                          ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                            ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                          ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                           ; Untyped                                                          ;
; ENABLE_COHERENT_READ                                       ; FALSE                                           ; Untyped                                                          ;
; ENABLE_ECC                                                 ; FALSE                                           ; Untyped                                                          ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                           ; Untyped                                                          ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                           ; Untyped                                                          ;
; ENABLE_RUNTIME_MOD                                         ; NO                                              ; Untyped                                                          ;
; IMPLEMENT_IN_LES                                           ; OFF                                             ; Untyped                                                          ;
; INDATA_REG_B                                               ; CLOCK1                                          ; Untyped                                                          ;
; INIT_FILE                                                  ; div_s_0002_memoryC1_uid150_invTables_lutmem.hex ; Untyped                                                          ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                          ; Untyped                                                          ;
; init_file_restructured                                     ; UNUSED                                          ; Untyped                                                          ;
; INSTANCE_NAME                                              ; UNUSED                                          ; Untyped                                                          ;
; LOW_POWER_MODE                                             ; AUTO                                            ; Untyped                                                          ;
; MAXIMUM_DEPTH                                              ; 0                                               ; Signed Integer                                                   ;
; NUMWORDS_A                                                 ; 512                                             ; Signed Integer                                                   ;
; NUMWORDS_B                                                 ; 0                                               ; Signed Integer                                                   ;
; OPERATION_MODE                                             ; ROM                                             ; Untyped                                                          ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                          ; Untyped                                                          ;
; OUTDATA_ACLR_B                                             ; NONE                                            ; Untyped                                                          ;
; OUTDATA_REG_A                                              ; CLOCK0                                          ; Untyped                                                          ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                    ; Untyped                                                          ;
; OUTDATA_SCLR_A                                             ; NONE                                            ; Untyped                                                          ;
; OUTDATA_SCLR_B                                             ; NONE                                            ; Untyped                                                          ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                           ; Untyped                                                          ;
; RAM_BLOCK_TYPE                                             ; M10K                                            ; Untyped                                                          ;
; RDCONTROL_REG_B                                            ; CLOCK1                                          ; Untyped                                                          ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                              ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                          ;
; WIDTH_A                                                    ; 20                                              ; Signed Integer                                                   ;
; WIDTH_B                                                    ; 1                                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_A                                            ; 1                                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                                            ; 1                                               ; Signed Integer                                                   ;
; WIDTH_ECCENCPARITY                                         ; 8                                               ; Signed Integer                                                   ;
; WIDTH_ECCSTATUS                                            ; 2                                               ; Signed Integer                                                   ;
; WIDTHAD2_A                                                 ; 1                                               ; Signed Integer                                                   ;
; WIDTHAD2_B                                                 ; 1                                               ; Signed Integer                                                   ;
; WIDTHAD_A                                                  ; 9                                               ; Signed Integer                                                   ;
; WIDTHAD_B                                                  ; 1                                               ; Signed Integer                                                   ;
; CBXI_PARAMETER                                             ; altera_syncram_m054                             ; Untyped                                                          ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist3_lowRangeB_uid162_invPolyEval_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                                                                 ;
; depth          ; 3     ; Signed Integer                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid179_pT2_uid167_invPolyEval_cma_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 38    ; Signed Integer                                                                                                                                               ;
; depth          ; 0     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 25    ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
; Parameter Name                                             ; Value                                           ; Type                                                             ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                       ; Untyped                                                          ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                            ; Untyped                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                           ; Untyped                                                          ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                           ; Untyped                                                          ;
; ADDRESS_ACLR_A                                             ; NONE                                            ; Untyped                                                          ;
; ADDRESS_ACLR_B                                             ; NONE                                            ; Untyped                                                          ;
; ADDRESS_REG_B                                              ; CLOCK1                                          ; Untyped                                                          ;
; BYTE_SIZE                                                  ; 0                                               ; Signed Integer                                                   ;
; BYTEENA_REG_B                                              ; CLOCK1                                          ; Untyped                                                          ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                            ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                          ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                           ; Untyped                                                          ;
; ENABLE_COHERENT_READ                                       ; FALSE                                           ; Untyped                                                          ;
; ENABLE_ECC                                                 ; FALSE                                           ; Untyped                                                          ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                           ; Untyped                                                          ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                           ; Untyped                                                          ;
; ENABLE_RUNTIME_MOD                                         ; NO                                              ; Untyped                                                          ;
; IMPLEMENT_IN_LES                                           ; OFF                                             ; Untyped                                                          ;
; INDATA_REG_B                                               ; CLOCK1                                          ; Untyped                                                          ;
; INIT_FILE                                                  ; div_s_0002_memoryC0_uid147_invTables_lutmem.hex ; Untyped                                                          ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                          ; Untyped                                                          ;
; init_file_restructured                                     ; UNUSED                                          ; Untyped                                                          ;
; INSTANCE_NAME                                              ; UNUSED                                          ; Untyped                                                          ;
; LOW_POWER_MODE                                             ; AUTO                                            ; Untyped                                                          ;
; MAXIMUM_DEPTH                                              ; 0                                               ; Signed Integer                                                   ;
; NUMWORDS_A                                                 ; 512                                             ; Signed Integer                                                   ;
; NUMWORDS_B                                                 ; 0                                               ; Signed Integer                                                   ;
; OPERATION_MODE                                             ; ROM                                             ; Untyped                                                          ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                          ; Untyped                                                          ;
; OUTDATA_ACLR_B                                             ; NONE                                            ; Untyped                                                          ;
; OUTDATA_REG_A                                              ; CLOCK0                                          ; Untyped                                                          ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                    ; Untyped                                                          ;
; OUTDATA_SCLR_A                                             ; NONE                                            ; Untyped                                                          ;
; OUTDATA_SCLR_B                                             ; NONE                                            ; Untyped                                                          ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                           ; Untyped                                                          ;
; RAM_BLOCK_TYPE                                             ; M10K                                            ; Untyped                                                          ;
; RDCONTROL_REG_B                                            ; CLOCK1                                          ; Untyped                                                          ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                              ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                          ;
; WIDTH_A                                                    ; 12                                              ; Signed Integer                                                   ;
; WIDTH_B                                                    ; 1                                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_A                                            ; 1                                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                                            ; 1                                               ; Signed Integer                                                   ;
; WIDTH_ECCENCPARITY                                         ; 8                                               ; Signed Integer                                                   ;
; WIDTH_ECCSTATUS                                            ; 2                                               ; Signed Integer                                                   ;
; WIDTHAD2_A                                                 ; 1                                               ; Signed Integer                                                   ;
; WIDTHAD2_B                                                 ; 1                                               ; Signed Integer                                                   ;
; WIDTHAD_A                                                  ; 9                                               ; Signed Integer                                                   ;
; WIDTHAD_B                                                  ; 1                                               ; Signed Integer                                                   ;
; CBXI_PARAMETER                                             ; altera_syncram_s054                             ; Untyped                                                          ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid146_invTables_lutmem_dmem ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
; Parameter Name                                             ; Value                                           ; Type                                                             ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                       ; Untyped                                                          ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                            ; Untyped                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                           ; Untyped                                                          ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                           ; Untyped                                                          ;
; ADDRESS_ACLR_A                                             ; NONE                                            ; Untyped                                                          ;
; ADDRESS_ACLR_B                                             ; NONE                                            ; Untyped                                                          ;
; ADDRESS_REG_B                                              ; CLOCK1                                          ; Untyped                                                          ;
; BYTE_SIZE                                                  ; 0                                               ; Signed Integer                                                   ;
; BYTEENA_REG_B                                              ; CLOCK1                                          ; Untyped                                                          ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                            ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                          ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                           ; Untyped                                                          ;
; ENABLE_COHERENT_READ                                       ; FALSE                                           ; Untyped                                                          ;
; ENABLE_ECC                                                 ; FALSE                                           ; Untyped                                                          ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                           ; Untyped                                                          ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                           ; Untyped                                                          ;
; ENABLE_RUNTIME_MOD                                         ; NO                                              ; Untyped                                                          ;
; IMPLEMENT_IN_LES                                           ; OFF                                             ; Untyped                                                          ;
; INDATA_REG_B                                               ; CLOCK1                                          ; Untyped                                                          ;
; INIT_FILE                                                  ; div_s_0002_memoryC0_uid146_invTables_lutmem.hex ; Untyped                                                          ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                          ; Untyped                                                          ;
; init_file_restructured                                     ; UNUSED                                          ; Untyped                                                          ;
; INSTANCE_NAME                                              ; UNUSED                                          ; Untyped                                                          ;
; LOW_POWER_MODE                                             ; AUTO                                            ; Untyped                                                          ;
; MAXIMUM_DEPTH                                              ; 0                                               ; Signed Integer                                                   ;
; NUMWORDS_A                                                 ; 512                                             ; Signed Integer                                                   ;
; NUMWORDS_B                                                 ; 0                                               ; Signed Integer                                                   ;
; OPERATION_MODE                                             ; ROM                                             ; Untyped                                                          ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                          ; Untyped                                                          ;
; OUTDATA_ACLR_B                                             ; NONE                                            ; Untyped                                                          ;
; OUTDATA_REG_A                                              ; CLOCK0                                          ; Untyped                                                          ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                    ; Untyped                                                          ;
; OUTDATA_SCLR_A                                             ; NONE                                            ; Untyped                                                          ;
; OUTDATA_SCLR_B                                             ; NONE                                            ; Untyped                                                          ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                           ; Untyped                                                          ;
; RAM_BLOCK_TYPE                                             ; M10K                                            ; Untyped                                                          ;
; RDCONTROL_REG_B                                            ; CLOCK1                                          ; Untyped                                                          ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                              ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                          ;
; WIDTH_A                                                    ; 20                                              ; Signed Integer                                                   ;
; WIDTH_B                                                    ; 1                                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_A                                            ; 1                                               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                                            ; 1                                               ; Signed Integer                                                   ;
; WIDTH_ECCENCPARITY                                         ; 8                                               ; Signed Integer                                                   ;
; WIDTH_ECCSTATUS                                            ; 2                                               ; Signed Integer                                                   ;
; WIDTHAD2_A                                                 ; 1                                               ; Signed Integer                                                   ;
; WIDTHAD2_B                                                 ; 1                                               ; Signed Integer                                                   ;
; WIDTHAD_A                                                  ; 9                                               ; Signed Integer                                                   ;
; WIDTHAD_B                                                  ; 1                                               ; Signed Integer                                                   ;
; CBXI_PARAMETER                                             ; altera_syncram_q054                             ; Untyped                                                          ;
+------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 51    ; Signed Integer                                                                                                                                                      ;
; depth          ; 0     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracYZero_uid15_fpDivTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist16_norm_uid64_fpDivTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist18_invYO_uid55_fpDivTest_b_5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                   ;
; depth          ; 5     ; Signed Integer                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                     ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                  ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                  ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                  ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                  ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                           ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                  ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                  ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                  ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                  ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                  ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                  ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                  ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                  ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                  ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                  ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                  ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                  ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                                                 ; 3                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                                                 ; 3                    ; Signed Integer                                                                                           ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                  ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                  ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                  ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                  ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; WIDTH_A                                                    ; 24                   ; Signed Integer                                                                                           ;
; WIDTH_B                                                    ; 24                   ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                           ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                           ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                           ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                           ;
; WIDTHAD_A                                                  ; 2                    ; Signed Integer                                                                                           ;
; WIDTHAD_B                                                  ; 2                    ; Signed Integer                                                                                           ;
; CBXI_PARAMETER                                             ; altera_syncram_l914  ; Untyped                                                                                                  ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist15_fracPostRndF_uid80_fpDivTest_q_5_outputreg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist36_expX_uid9_fpDivTest_b_17 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                  ;
; depth          ; 4     ; Signed Integer                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist33_fracX_uid10_fpDivTest_b_17_inputreg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist33_fracX_uid10_fpDivTest_b_17 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:qDivProd_uid89_fpDivTest_cma_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 49    ; Signed Integer                                                                                                                                   ;
; depth          ; 0     ; Signed Integer                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist13_qDivProdExp_opA_uid94_fpDivTest_q_3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist11_qDivProdLTX_opA_uid98_fpDivTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist12_qDivProdFracWF_uid97_fpDivTest_b_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:extraUlp_uid103_fpDivTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist8_fracPostRndFT_uid104_fpDivTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist6_ovfIncRnd_uid109_fpDivTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                     ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                  ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                  ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                  ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                  ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                           ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                  ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                  ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                  ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                  ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                  ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                  ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                  ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                  ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                  ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                  ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                  ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                  ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                                                 ; 5                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                                                 ; 5                    ; Signed Integer                                                                                           ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                  ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                  ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                  ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                  ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; WIDTH_A                                                    ; 8                    ; Signed Integer                                                                                           ;
; WIDTH_B                                                    ; 8                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                           ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                           ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                           ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                           ;
; WIDTHAD_A                                                  ; 3                    ; Signed Integer                                                                                           ;
; WIDTHAD_B                                                  ; 3                    ; Signed Integer                                                                                           ;
; CBXI_PARAMETER                                             ; altera_syncram_v614  ; Untyped                                                                                                  ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist14_expPostRndFR_uid81_fpDivTest_b_7_outputreg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist10_extraUlp_uid103_fpDivTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excR_x_uid31_fpDivTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excRInf_uid128_fpDivTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:excRZero_uid123_fpDivTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist5_excREnc_uid133_fpDivTest_q_6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                     ;
; depth          ; 5     ; Signed Integer                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist7_fracPostRndFPostUlp_uid106_fpDivTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist9_fracPostRndFT_uid104_fpDivTest_b_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_ged ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_ofd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 11          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_pfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_qfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_rfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_sfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_sfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_rfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_sfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_tfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_ufd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_vfd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 18          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_0gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 19          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_1gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 20          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_2gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 21          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_3gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_4gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_5gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_6gd ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_aed ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_bed ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_ced ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_ded ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_eed ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_fed ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_ged ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23          ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_5gd ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                              ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                           ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                              ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                           ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                              ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                           ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                              ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 7         ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                           ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_qog  ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_npe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_cpe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_h8f ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_h8f ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_boe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_oeg  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_cpe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_9oe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_i8f ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_k8f ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_qpe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr1 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_heg  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr3 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_oeg  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                              ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6         ; Signed Integer                                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                           ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_ieg  ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                    ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:redist3_xIn_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:excN_y_uid30_fpMaxTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:redist2_xIn_a_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:excN_x_uid16_fpMaxTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:oneNaNOutput_uid44_fpMaxTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:redist0_excN_y_uid30_fpMaxTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:redist1_excN_x_uid16_fpMaxTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:redist3_xIn_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:excN_y_uid30_fpMinTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:redist2_xIn_a_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:excN_x_uid16_fpMinTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:oneNaNOutput_uid44_fpMinTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:redist0_excN_y_uid30_fpMinTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:redist1_excN_x_uid16_fpMinTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist7_excZ_x_uid11_fpToFxPTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist8_frac_x_uid10_fpToFxPTest_b_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_sPostRnd_uid45_fpToFxPTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist4_signX_uid25_fpToFxPTest_b_3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist5_signX_uid25_fpToFxPTest_b_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist2_udf_uid30_fpToFxPTest_n_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist0_sPostRndFullMSBU_uid46_fpToFxPTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist3_ovf_uid27_fpToFxPTest_n_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:negOrOvf_uid28_fpToFxPTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist6_expXIsMax_uid12_fpToFxPTest_q_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:excI_x_uid15_fpToFxPTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:excN_x_uid16_fpToFxPTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:sticky_uid16_fxpToFPTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist5_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                     ;
; depth          ; 5     ; Signed Integer                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                     ;
; depth          ; 4     ; Signed Integer                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist3_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist2_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist1_vCount_uid66_lzcShifterZ1_uid6_fxpToFPTest_q_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:rnd_uid18_fxpToFPTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist9_expFracRnd_uid12_fxpToFPTest_q_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist7_expR_uid22_fxpToFPTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist6_expR_uid34_fxpToFPTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:inIsZero_uid8_fxpToFPTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist10_inIsZero_uid8_fxpToFPTest_q_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist8_fracR_uid21_fxpToFPTest_b_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; SPR            ; 00010 ; Unsigned Binary                                                          ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_data.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_cas1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; de1_text.mif         ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_sft1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0 ;
+--------------------+-------------+----------------------------------------------+
; Parameter Name     ; Value       ; Type                                         ;
+--------------------+-------------+----------------------------------------------+
; BACKGROUND_IMAGE   ; display.mif ; String                                       ;
; C_VERT_NUM_PIXELS  ; 0111100000  ; Unsigned Binary                              ;
; C_VERT_SYNC_START  ; 0111101101  ; Unsigned Binary                              ;
; C_VERT_SYNC_END    ; 0111101110  ; Unsigned Binary                              ;
; C_VERT_TOTAL_COUNT ; 1000001101  ; Unsigned Binary                              ;
; C_HORZ_NUM_PIXELS  ; 1010000000  ; Unsigned Binary                              ;
; C_HORZ_SYNC_START  ; 1010010011  ; Unsigned Binary                              ;
; C_HORZ_SYNC_END    ; 1011110010  ; Unsigned Binary                              ;
; C_HORZ_TOTAL_COUNT ; 1100100000  ; Unsigned Binary                              ;
+--------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                      ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                    ;
; pll_type                             ; General                ; String                                                                    ;
; pll_subtype                          ; General                ; String                                                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                            ;
; operation_mode                       ; direct                 ; String                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                            ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                            ;
; clock_name_0                         ;                        ; String                                                                    ;
; clock_name_1                         ;                        ; String                                                                    ;
; clock_name_2                         ;                        ; String                                                                    ;
; clock_name_3                         ;                        ; String                                                                    ;
; clock_name_4                         ;                        ; String                                                                    ;
; clock_name_5                         ;                        ; String                                                                    ;
; clock_name_6                         ;                        ; String                                                                    ;
; clock_name_7                         ;                        ; String                                                                    ;
; clock_name_8                         ;                        ; String                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; ./VGA/gba.mif        ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_noo2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3 ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                ;
; I2C_Freq       ; 20000    ; Signed Integer                                                ;
; LUT_SIZE       ; 51       ; Signed Integer                                                ;
; Dummy_DATA     ; 0        ; Signed Integer                                                ;
; SET_LIN_L      ; 1        ; Signed Integer                                                ;
; SET_LIN_R      ; 2        ; Signed Integer                                                ;
; SET_HEAD_L     ; 3        ; Signed Integer                                                ;
; SET_HEAD_R     ; 4        ; Signed Integer                                                ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                                ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                                ;
; POWER_ON       ; 7        ; Signed Integer                                                ;
; SET_FORMAT     ; 8        ; Signed Integer                                                ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                                ;
; SET_ACTIVE     ; 10       ; Signed Integer                                                ;
; SET_VIDEO      ; 11       ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioCODEC_Interface:Audio0|audio_clock:u4 ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                              ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                              ;
; DATA_WIDTH     ; 16       ; Signed Integer                                              ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                                                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                                                                                             ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                                                                                                      ;
; WIDTHAD_A                          ; 7                        ; Signed Integer                                                                                                                                      ;
; NUMWORDS_A                         ; 128                      ; Signed Integer                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                                                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                                                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                                                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                                                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                                                             ;
; INIT_FILE                          ; ./Sintetizador/notes.mif ; Untyped                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ehf1          ; Untyped                                                                                                                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                                                                                                                 ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                                                                                                                                              ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                                                                                                                                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                                                                                                                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                                                                                                              ;
; INIT_FILE                          ; ./Sintetizador/sine.mif ; Untyped                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_agf1         ; Untyped                                                                                                                                                                              ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0 ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                      ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                   ;
; WIDTH_A                            ; 2                     ; Untyped                                                   ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                   ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; INIT_FILE                          ; RISC-V.TopDE0.rtl.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_s761       ; Untyped                                                   ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0 ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                      ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                   ;
; WIDTH_A                            ; 2                     ; Untyped                                                   ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                   ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                   ;
; INIT_FILE                          ; RISC-V.TopDE1.rtl.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_t761       ; Untyped                                                   ;
+------------------------------------+-----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE2.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_u761       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE3.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_v761       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE4.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE5.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE6.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0 ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 2                     ; Untyped                                                    ;
; WIDTHAD_A                          ; 9                     ; Untyped                                                    ;
; NUMWORDS_A                         ; 512                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; RISC-V.TopDE7.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_3861       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                  ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                                      ;
; Entity Instance                       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_syncram Parameter Settings by Entity Instance                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                              ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 23                                                                                                                                              ;
;     -- WIDTH_B                            ; 23                                                                                                                                              ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                               ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 7                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 7                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 23                                                                                                                                              ;
;     -- WIDTH_B                            ; 23                                                                                                                                              ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist34_expX_uid9_fpDivTest_b_10_mem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                               ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid154_invTables_lutmem_dmem              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 13                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                               ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 2                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                               ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid150_invTables_lutmem_dmem              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 20                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                               ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 12                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                               ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid146_invTables_lutmem_dmem              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 20                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                               ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 3                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 3                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                                              ;
;     -- WIDTH_B                            ; 24                                                                                                                                              ;
; Entity Instance                           ; CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 5                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 5                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                                                                                                                                     ;
; Entity Instance                           ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component                                                                                                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oSynthVolume ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oSynthInst   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------+
; EN   ; Input ; Info     ; Stuck at VCC                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                         ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; RESET ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" ;
+----------------------+-------+----------+----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                ;
+----------------------+-------+----------+----------------------------------------+
; WAVE[1]              ; Input ; Info     ; Stuck at VCC                           ;
; WAVE[0]              ; Input ; Info     ; Stuck at GND                           ;
; NOISE_EN             ; Input ; Info     ; Stuck at GND                           ;
; FILTER_EN            ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[7..5] ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[1..0] ; Input ; Info     ; Stuck at VCC                           ;
; FILTER_QUALITY[4..2] ; Input ; Info     ; Stuck at GND                           ;
; ATTACK_DURATION      ; Input ; Info     ; Stuck at GND                           ;
; DECAY_DURATION       ; Input ; Info     ; Stuck at GND                           ;
; SUSTAIN_AMPLITUDE    ; Input ; Info     ; Stuck at VCC                           ;
; RELEASE_DURATION     ; Input ; Info     ; Stuck at GND                           ;
+----------------------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TecladoPS2_Interface:TecladoPS20"                                                                                        ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ps2_scan_ready_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; keyboard_interrupt   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0"                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioCODEC_Interface:Audio0"                                                                                                   ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                  ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; audio_clock_flip_flop      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; audio_proc_clock_flip_flop ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                         ;
; wren_a ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" ;
+----------+--------+----------+-------------------------------------------+
; Port     ; Type   ; Severity ; Details                                   ;
+----------+--------+----------+-------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                              ;
; outclk_1 ; Output ; Info     ; Explicitly unconnected                    ;
; locked   ; Output ; Info     ; Explicitly unconnected                    ;
+----------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Interface:VGA0|VgaAdapter:VGA0"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; resetn      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oMem2Reg      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oFPALUControl ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oFPToMem      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oFPIntToFloat ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oFPEscreveReg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oFPFloatToInt ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oFPWriteSrc   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; oData      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oException ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0" ;
+------------+--------+----------+-----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                       ;
+------------+--------+----------+-----------------------------------------------+
; oException ; Output ; Info     ; Explicitly unconnected                        ;
+------------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS1"                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iWriteData     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; oReadData1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; oReadData2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iVGASelect     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iRegDispSelect ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oVGARead       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oRegDisp       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1"                                                                              ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1"                                                                              ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1"                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1"                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|abs_s:abs1"                                                                                            ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; nan_in       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; overflow_in  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; underflow_in ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; zero_in      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1"                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0"                                                                            ;
+-------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type    ; Severity         ; Details                                                                                                  ;
+-------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; oresult     ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oZero       ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; onan        ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ozero       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ooverflow   ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ounderflow  ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oCompResult ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0" ;
+-------+--------+----------+------------------------------------------+
; Port  ; Type   ; Severity ; Details                                  ;
+-------+--------+----------+------------------------------------------+
; oZero ; Output ; Info     ; Explicitly unconnected                   ;
+-------+--------+----------+------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0" ;
+------------+-------+----------+--------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                          ;
+------------+-------+----------+--------------------------------------------------+
; iWriteData ; Input ; Info     ; Stuck at GND                                     ;
+------------+-------+----------+--------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0"                 ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; iInitialPC[31..23] ; Input ; Info     ; Stuck at GND ;
; iInitialPC[21..0]  ; Input ; Info     ; Stuck at GND ;
; iInitialPC[22]     ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCK_Interface:CLOCK0"                                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oCLK_100    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_150    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_200    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_25     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oCLK_27     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; fdiv[7..5]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; CLKAutoFast ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wClk        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                            ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; 0              ; DATA        ; 32    ; 32768 ; Read/Write ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated ;
; 1              ; TEXT        ; 32    ; 16384 ; Read/Write ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated ;
; 2              ; BRK0        ; 32    ; 1     ; Read/Write ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component               ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2208                        ;
;     CLR               ; 310                         ;
;     CLR SCLR          ; 25                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 219                         ;
;     ENA CLR           ; 31                          ;
;     ENA CLR SLD       ; 29                          ;
;     ENA SCLR          ; 138                         ;
;     ENA SLD           ; 232                         ;
;     SCLR              ; 76                          ;
;     SCLR SLD          ; 8                           ;
;     SLD               ; 106                         ;
;     plain             ; 1032                        ;
; arriav_io_obuf        ; 144                         ;
; arriav_lcell_comb     ; 2930                        ;
;     arith             ; 791                         ;
;         1 data inputs ; 517                         ;
;         2 data inputs ; 199                         ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 24                          ;
;         5 data inputs ; 40                          ;
;     extend            ; 58                          ;
;         7 data inputs ; 58                          ;
;     normal            ; 2070                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 92                          ;
;         3 data inputs ; 223                         ;
;         4 data inputs ; 375                         ;
;         5 data inputs ; 444                         ;
;         6 data inputs ; 881                         ;
;     shared            ; 11                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 1                           ;
; arriav_mac            ; 12                          ;
; boundary_port         ; 647                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 335                         ;
;                       ;                             ;
; Max LUT depth         ; 16.70                       ;
; Average LUT depth     ; 4.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Nov 10 18:30:47 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file cpu/sqrt_s.v
    Info (12023): Found entity 1: sqrt_s_alt_sqrt_block_ocb File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 50
    Info (12023): Found entity 2: sqrt_s_altfp_sqrt_i9e File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 1081
    Info (12023): Found entity 3: sqrt_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 1837
Info (12021): Found 2 design units, including 2 entities, in source file cpu/mul_s.v
    Info (12023): Found entity 1: mul_s_altfp_mult_maq File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 46
    Info (12023): Found entity 2: mul_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 554
Info (12021): Found 3 design units, including 3 entities, in source file cpu/cvt_w_s.v
    Info (12023): Found entity 1: cvt_w_s_altbarrel_shift_kof File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 50
    Info (12023): Found entity 2: cvt_w_s_altfp_convert_e1p File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 143
    Info (12023): Found entity 3: cvt_w_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 939
Info (12021): Found 12 design units, including 12 entities, in source file cpu/cvt_s_w.v
    Info (12023): Found entity 1: cvt_s_w_altbarrel_shift_fof File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 50
    Info (12023): Found entity 2: cvt_s_w_altpriority_encoder_3e8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 155
    Info (12023): Found entity 3: cvt_s_w_altpriority_encoder_6e8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 174
    Info (12023): Found entity 4: cvt_s_w_altpriority_encoder_be8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 207
    Info (12023): Found entity 5: cvt_s_w_altpriority_encoder_rf8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 240
    Info (12023): Found entity 6: cvt_s_w_altpriority_encoder_3v7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 289
    Info (12023): Found entity 7: cvt_s_w_altpriority_encoder_6v7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 305
    Info (12023): Found entity 8: cvt_s_w_altpriority_encoder_bv7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 333
    Info (12023): Found entity 9: cvt_s_w_altpriority_encoder_r08 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 361
    Info (12023): Found entity 10: cvt_s_w_altpriority_encoder_qb6 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 389
    Info (12023): Found entity 11: cvt_s_w_altfp_convert_7qm File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 417
    Info (12023): Found entity 12: cvt_s_w File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 828
Info (12021): Found 2 design units, including 2 entities, in source file cpu/c_comp.v
    Info (12023): Found entity 1: c_comp_altfp_compare_mob File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 46
    Info (12023): Found entity 2: c_comp File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 351
Info (12021): Found 2 design units, including 2 entities, in source file cpu/abs_s.v
    Info (12023): Found entity 1: abs_s_altfp_abs_lcg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/abs_s.v Line: 46
    Info (12023): Found entity 2: abs_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/abs_s.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpalu.v
    Info (12023): Found entity 1: FPALU File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 5
Info (12021): Found 22 design units, including 22 entities, in source file cpu/add_sub.v
    Info (12023): Found entity 1: add_sub_altbarrel_shift_ltd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 50
    Info (12023): Found entity 2: add_sub_altbarrel_shift_aeb File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 115
    Info (12023): Found entity 3: add_sub_altpriority_encoder_3e8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 165
    Info (12023): Found entity 4: add_sub_altpriority_encoder_6e8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 184
    Info (12023): Found entity 5: add_sub_altpriority_encoder_be8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 217
    Info (12023): Found entity 6: add_sub_altpriority_encoder_3v7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 262
    Info (12023): Found entity 7: add_sub_altpriority_encoder_6v7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 278
    Info (12023): Found entity 8: add_sub_altpriority_encoder_bv7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 306
    Info (12023): Found entity 9: add_sub_altpriority_encoder_r08 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 334
    Info (12023): Found entity 10: add_sub_altpriority_encoder_rf8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 366
    Info (12023): Found entity 11: add_sub_altpriority_encoder_qb6 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 399
    Info (12023): Found entity 12: add_sub_altpriority_encoder_nh8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 447
    Info (12023): Found entity 13: add_sub_altpriority_encoder_qh8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 466
    Info (12023): Found entity 14: add_sub_altpriority_encoder_vh8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 499
    Info (12023): Found entity 15: add_sub_altpriority_encoder_fj8 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 532
    Info (12023): Found entity 16: add_sub_altpriority_encoder_n28 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 581
    Info (12023): Found entity 17: add_sub_altpriority_encoder_q28 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 597
    Info (12023): Found entity 18: add_sub_altpriority_encoder_v28 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 625
    Info (12023): Found entity 19: add_sub_altpriority_encoder_f48 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 653
    Info (12023): Found entity 20: add_sub_altpriority_encoder_e48 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 681
    Info (12023): Found entity 21: add_sub_altfp_add_sub_dsm File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 709
    Info (12023): Found entity 22: add_sub File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2724
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 36
Info (12021): Found 0 design units, including 0 entities, in source file parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/CPU.v Line: 7
Warning (10275): Verilog HDL Module Instantiation warning at Datapath_UNI.v(203): ignored dangling comma in List of Port Connections File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 203
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v
    Info (12023): Found entity 1: Datapath_UNI File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v
    Info (12023): Found entity 1: Datapath_MULTI File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_MULTI.v Line: 12
Info (12021): Found 0 design units, including 0 entities, in source file cpu/datapath_pipem.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_uni.v
    Info (12023): Found entity 1: Control_UNI File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_multi.v
    Info (12023): Found entity 1: Control_MULTI File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Control_MULTI.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file cpu/control_pipem.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/ALU.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cpu/registers.v
    Info (12023): Found entity 1: Registers File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Registers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branchcontrol.v
    Info (12023): Found entity 1: BranchControl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/BranchControl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/immgen.v
    Info (12023): Found entity 1: ImmGen File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/ImmGen.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v
    Info (12023): Found entity 1: HazardUnitM File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/HazardUnitM.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v
    Info (12023): Found entity 1: ForwardUnitM File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/ForwardUnitM.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file cpu/branch_pipem.v
Info (12021): Found 1 design units, including 1 entities, in source file tempo/clock_interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/break_interface.v
    Info (12023): Found entity 1: Break_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/Break_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/mono.v
    Info (12023): Found entity 1: mono File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/mono.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_kva File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main.v
    Info (12023): Found entity 1: PLL_Main File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/DataMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memory_interface.v
    Info (12023): Found entity 1: Memory_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/Memory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memstore.v
    Info (12023): Found entity 1: MemStore File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/MemStore.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memload.v
    Info (12023): Found entity 1: MemLoad File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/MemLoad.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/userdatablock.v
    Info (12023): Found entity 1: UserDataBlock File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/stopwatch/STOPWATCH_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv
    Info (12023): Found entity 1: SyscallSynthControl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v
    Info (12023): Found entity 1: SynthControl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v
    Info (12023): Found entity 1: SineTable File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv
    Info (12023): Found entity 1: SineCalculator File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/notetable.v
    Info (12023): Found entity 1: NoteTable File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/note.sv
    Info (12023): Found entity 1: NoteController File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv
    Info (12023): Found entity 1: Envelope File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/channel.sv
    Info (12023): Found entity 1: ChannelBank File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2.v
    Info (12023): Found entity 1: tecladoPS2 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyscan.v
    Info (12023): Found entity 1: keyscan File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: LFSR_interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/lfsr/lfsr_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v
    Info (12023): Found entity 1: LFSR_word File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/lfsr/LFSR_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_interface.v
    Info (12023): Found entity 1: IrDA_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file irda/irda_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_clk.v
    Info (12023): Found entity 1: IrDA_clk File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/display7_interface.v
    Info (12023): Found entity 1: Display7_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v
    Info (12023): Found entity 1: AudioVideo_PLL File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/AudioVideo_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_interface.v
    Info (12023): Found entity 1: VGA_Interface File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll.v
    Info (12023): Found entity 1: VgaPll File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgaadapter.v
    Info (12023): Found entity 1: VgaAdapter File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VGA_Audio_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/regdisplay.v
    Info (12023): Found entity 1: RegDisplay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/hexfont.v
    Info (12023): Found entity 1: HexFont File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga.v
    Info (12023): Found entity 1: MemoryVGA File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/MemoryVGA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cvt_wu_s.v
    Info (12023): Found entity 1: cvt_wu_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/cvt_wu_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_wu_s) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/cvt_wu_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/cvt_wu_s/cvt_wu_s_0002.vhd
    Info (12022): Found design unit 1: cvt_wu_s_0002-normal File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/cvt_wu_s_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_wu_s_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/cvt_wu_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cvt_s_wu.v
    Info (12023): Found entity 1: cvt_s_wu File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/cvt_s_wu/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_s_wu) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/cvt_s_wu/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/cvt_s_wu/cvt_s_wu_0002.vhd
    Info (12022): Found design unit 1: cvt_s_wu_0002-normal File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_s_wu_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fmax.v
    Info (12023): Found entity 1: fmax File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fmax/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmax) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fmax/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fmax/fmax_0002.vhd
    Info (12022): Found design unit 1: fmax_0002-normal File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/fmax_0002.vhd Line: 46
    Info (12023): Found entity 1: fmax_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/fmax_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fmin.v
    Info (12023): Found entity 1: fmin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fmin/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmin) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fmin/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fmin/fmin_0002.vhd
    Info (12022): Found design unit 1: fmin_0002-normal File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/fmin_0002.vhd Line: 46
    Info (12023): Found entity 1: fmin_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/fmin_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file div_s.v
    Info (12023): Found entity 1: div_s File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file div_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (div_s) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file div_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/dspba_library.vhd Line: 343
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at div_s/div_s_0002.vhd(402) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 402
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at div_s/div_s_0002.vhd(423) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 423
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at div_s/div_s_0002.vhd(443) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 443
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at div_s/div_s_0002.vhd(463) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 463
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at div_s/div_s_0002.vhd(485) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 485
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at div_s/div_s_0002.vhd(507) File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 507
Info (12021): Found 2 design units, including 1 entities, in source file div_s/div_s_0002.vhd
    Info (12022): Found design unit 1: div_s_0002-normal File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 46
    Info (12023): Found entity 1: div_s_0002 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 36
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(185): created implicit net for "ICLK" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 185
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Info (12128): Elaborating entity "CLOCK_Interface" for hierarchy "CLOCK_Interface:CLOCK0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 289
Info (12128): Elaborating entity "PLL_Main" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/CLOCK_Interface.v Line: 59
Info (12128): Elaborating entity "PLL_Main_0002" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/PLL_Main.v Line: 30
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
Info (12133): Instantiated megafunction "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 100
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "18.461538 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "27.272727 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "mono" for hierarchy "CLOCK_Interface:CLOCK0|mono:Timer10" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/CLOCK_Interface.v Line: 77
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 330
Info (12128): Elaborating entity "Datapath_UNI" for hierarchy "CPU:CPU0|Datapath_UNI:Processor" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/CPU.v Line: 83
Warning (10858): Verilog HDL warning at Datapath_UNI.v(77): object wCFPToMem used but never assigned File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 77
Warning (10858): Verilog HDL warning at Datapath_UNI.v(77): object wCFPIntToFloat used but never assigned File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 77
Warning (10858): Verilog HDL warning at Datapath_UNI.v(79): object wCFPWriteSrc used but never assigned File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 79
Warning (10858): Verilog HDL warning at Datapath_UNI.v(79): object wCFPFloatToInt used but never assigned File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 79
Warning (10030): Net "wCFPToMem" at Datapath_UNI.v(77) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 77
Warning (10030): Net "wCFPIntToFloat" at Datapath_UNI.v(77) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 77
Warning (10030): Net "wCFPWriteSrc.00" at Datapath_UNI.v(79) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 79
Warning (10030): Net "wCFPWriteSrc.01" at Datapath_UNI.v(79) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 79
Warning (10030): Net "wCFPWriteSrc.10" at Datapath_UNI.v(79) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 79
Warning (10030): Net "wCFPFloatToInt.00" at Datapath_UNI.v(79) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 79
Warning (10030): Net "wCFPFloatToInt.01" at Datapath_UNI.v(79) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 79
Warning (10030): Net "wCFPFloatToInt.10" at Datapath_UNI.v(79) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 79
Info (12128): Elaborating entity "Registers" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 162
Info (12128): Elaborating entity "ImmGen" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 169
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 179
Info (12128): Elaborating entity "FPALU" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 190
Warning (10858): Verilog HDL warning at FPALU.v(26): object nandiv used but never assigned File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 26
Warning (10858): Verilog HDL warning at FPALU.v(26): object zerodiv used but never assigned File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 26
Warning (10858): Verilog HDL warning at FPALU.v(26): object overflowdiv used but never assigned File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 26
Warning (10858): Verilog HDL warning at FPALU.v(26): object underflowdiv used but never assigned File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 26
Warning (10030): Net "nandiv" at FPALU.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 26
Warning (10030): Net "zerodiv" at FPALU.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 26
Warning (10030): Net "overflowdiv" at FPALU.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 26
Warning (10030): Net "underflowdiv" at FPALU.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 26
Info (12128): Elaborating entity "add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 275
Info (12128): Elaborating entity "add_sub_altfp_add_sub_dsm" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2765
Info (12128): Elaborating entity "add_sub_altbarrel_shift_ltd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1361
Info (12128): Elaborating entity "add_sub_altbarrel_shift_aeb" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_aeb:rbarrel_shift" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1366
Info (12128): Elaborating entity "add_sub_altpriority_encoder_qb6" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1370
Info (12128): Elaborating entity "add_sub_altpriority_encoder_r08" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 413
Info (12128): Elaborating entity "add_sub_altpriority_encoder_be8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 349
Info (12128): Elaborating entity "add_sub_altpriority_encoder_6e8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10|add_sub_altpriority_encoder_6e8:altpriority_encoder11" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 235
Info (12128): Elaborating entity "add_sub_altpriority_encoder_3e8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10|add_sub_altpriority_encoder_6e8:altpriority_encoder11|add_sub_altpriority_encoder_3e8:altpriority_encoder13" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 202
Info (12128): Elaborating entity "add_sub_altpriority_encoder_bv7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_bv7:altpriority_encoder9" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 353
Info (12128): Elaborating entity "add_sub_altpriority_encoder_6v7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_bv7:altpriority_encoder9|add_sub_altpriority_encoder_6v7:altpriority_encoder15" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 320
Info (12128): Elaborating entity "add_sub_altpriority_encoder_3v7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_bv7:altpriority_encoder9|add_sub_altpriority_encoder_6v7:altpriority_encoder15|add_sub_altpriority_encoder_3v7:altpriority_encoder17" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 292
Info (12128): Elaborating entity "add_sub_altpriority_encoder_rf8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 418
Info (12128): Elaborating entity "add_sub_altpriority_encoder_e48" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1374
Info (12128): Elaborating entity "add_sub_altpriority_encoder_fj8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 696
Info (12128): Elaborating entity "add_sub_altpriority_encoder_vh8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 550
Info (12128): Elaborating entity "add_sub_altpriority_encoder_qh8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 517
Info (12128): Elaborating entity "add_sub_altpriority_encoder_nh8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25|add_sub_altpriority_encoder_nh8:altpriority_encoder27" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 484
Info (12128): Elaborating entity "add_sub_altpriority_encoder_f48" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 700
Info (12128): Elaborating entity "add_sub_altpriority_encoder_v28" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22|add_sub_altpriority_encoder_v28:altpriority_encoder30" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 672
Info (12128): Elaborating entity "add_sub_altpriority_encoder_q28" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22|add_sub_altpriority_encoder_v28:altpriority_encoder30|add_sub_altpriority_encoder_q28:altpriority_encoder32" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 644
Info (12128): Elaborating entity "add_sub_altpriority_encoder_n28" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22|add_sub_altpriority_encoder_v28:altpriority_encoder30|add_sub_altpriority_encoder_q28:altpriority_encoder32|add_sub_altpriority_encoder_n28:altpriority_encoder34" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 616
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1877
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1877
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1877
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf
    Info (12023): Found entity 1: add_sub_soe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_soe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_soe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1927
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1927
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1927
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf
    Info (12023): Found entity 1: add_sub_poe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_poe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_poe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1952
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1952
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1952
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf
    Info (12023): Found entity 1: add_sub_rne File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_rne.tdf Line: 22
Info (12128): Elaborating entity "add_sub_rne" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1977
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1977
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 1977
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf
    Info (12023): Found entity 1: add_sub_pdi File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_pdi.tdf Line: 22
Info (12128): Elaborating entity "add_sub_pdi" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2020
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2020
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2020
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p6i.tdf
    Info (12023): Found entity 1: add_sub_p6i File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_p6i.tdf Line: 25
Info (12128): Elaborating entity "add_sub_p6i" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2037
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2037
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2037
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unh.tdf
    Info (12023): Found entity 1: add_sub_unh File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_unh.tdf Line: 25
Info (12128): Elaborating entity "add_sub_unh" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2054
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2054
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2054
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2130
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2130
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2130
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf
    Info (12023): Found entity 1: add_sub_18f File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_18f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_18f" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2155
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2155
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2155
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf
    Info (12023): Found entity 1: add_sub_agf File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_agf.tdf Line: 22
Info (12128): Elaborating entity "add_sub_agf" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2181
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2181
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/add_sub.v Line: 2181
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf
    Info (12023): Found entity 1: cmpr_e7g File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_e7g.tdf Line: 22
Info (12128): Elaborating entity "cmpr_e7g" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "mul_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 285
Info (12128): Elaborating entity "mul_s_altfp_mult_maq" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 592
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 415
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 415
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 415
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf
    Info (12023): Found entity 1: add_sub_a9e File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_a9e.tdf Line: 22
Info (12128): Elaborating entity "add_sub_a9e" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 439
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 439
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 439
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf
    Info (12023): Found entity 1: add_sub_kka File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_kka.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kka" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 462
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 462
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 462
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf
    Info (12023): Found entity 1: add_sub_idg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_idg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_idg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 488
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 488
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 488
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf
    Info (12023): Found entity 1: add_sub_bmb File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_bmb.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bmb" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 510
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 510
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/mul_s.v Line: 510
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ncs.v
    Info (12023): Found entity 1: mult_ncs File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/mult_ncs.v Line: 28
Info (12128): Elaborating entity "mult_ncs" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "div_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 291
Info (12128): Elaborating entity "div_s_0002" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at div_s_0002.vhd(275): object "qDivProd_uid89_fpDivTest_cma_reset" assigned a value but never read File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 275
Warning (10036): Verilog HDL or VHDL warning at div_s_0002.vhd(294): object "prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_reset" assigned a value but never read File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 294
Warning (10036): Verilog HDL or VHDL warning at div_s_0002.vhd(311): object "prodXY_uid176_pT1_uid161_invPolyEval_cma_reset" assigned a value but never read File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 311
Warning (10036): Verilog HDL or VHDL warning at div_s_0002.vhd(331): object "prodXY_uid179_pT2_uid167_invPolyEval_cma_reset" assigned a value but never read File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 331
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 584
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 584
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 584
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_v914.tdf
    Info (12023): Found entity 1: altera_syncram_v914 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_v914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_v914" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0nb4.tdf
    Info (12023): Found entity 1: altsyncram_0nb4 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_0nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0nb4" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist27_fracY_uid13_fpDivTest_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_v914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist27_fracY_uid13_fpDivTest_b_10_outputreg" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 624
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist28_fracY_uid13_fpDivTest_b_13" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 629
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:fracXIsZero_uid39_fpDivTest_delay" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 638
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 713
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 713
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 713
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_5714.tdf
    Info (12023): Found entity 1: altera_syncram_5714 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_5714.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_5714" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6kb4.tdf
    Info (12023): Found entity 1: altsyncram_6kb4 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_6kb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6kb4" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist29_expY_uid12_fpDivTest_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_5714.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist29_expY_uid12_fpDivTest_b_10_outputreg" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 753
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist30_expY_uid12_fpDivTest_b_13" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 758
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 849
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 849
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 849
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "7"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "7"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_t914.tdf
    Info (12023): Found entity 1: altera_syncram_t914 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_t914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_t914" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_umb4.tdf
    Info (12023): Found entity 1: altsyncram_umb4 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_umb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_umb4" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist31_fracX_uid10_fpDivTest_b_9_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_t914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist24_signR_uid46_fpDivTest_q_15" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1094
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist4_sRPostExc_uid143_fpDivTest_q_6" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1105
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist17_lOAdded_uid57_fpDivTest_q_2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1178
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid154_invTables_lutmem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1195
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid154_invTables_lutmem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1195
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid154_invTables_lutmem_dmem" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1195
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC2_uid154_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_t054.tdf
    Info (12023): Found entity 1: altera_syncram_t054 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_t054.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_t054" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid154_invTables_lutmem_dmem|altera_syncram_t054:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9vc4.tdf
    Info (12023): Found entity 1: altsyncram_9vc4 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_9vc4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9vc4" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC2_uid154_invTables_lutmem_dmem|altera_syncram_t054:auto_generated|altsyncram_9vc4:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_t054.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist20_yPE_uid52_fpDivTest_b_2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1225
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid176_pT1_uid161_invPolyEval_cma_delay" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1264
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist22_yAddr_uid51_fpDivTest_b_2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1276
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1284
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1284
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1284
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC1_uid151_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_7v44.tdf
    Info (12023): Found entity 1: altera_syncram_7v44 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_7v44.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_7v44" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem|altera_syncram_7v44:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jtc4.tdf
    Info (12023): Found entity 1: altsyncram_jtc4 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_jtc4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jtc4" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem|altera_syncram_7v44:auto_generated|altsyncram_jtc4:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_7v44.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid150_invTables_lutmem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1314
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid150_invTables_lutmem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1314
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid150_invTables_lutmem_dmem" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1314
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC1_uid150_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_m054.tdf
    Info (12023): Found entity 1: altera_syncram_m054 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_m054.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_m054" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid150_invTables_lutmem_dmem|altera_syncram_m054:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2vc4.tdf
    Info (12023): Found entity 1: altsyncram_2vc4 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_2vc4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2vc4" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC1_uid150_invTables_lutmem_dmem|altera_syncram_m054:auto_generated|altsyncram_2vc4:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_m054.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist21_yPE_uid52_fpDivTest_b_5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1369
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid179_pT2_uid167_invPolyEval_cma_delay" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1405
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist2_osig_uid180_pT2_uid167_invPolyEval_b_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1414
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist23_yAddr_uid51_fpDivTest_b_5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1422
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1430
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1430
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1430
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC0_uid147_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_s054.tdf
    Info (12023): Found entity 1: altera_syncram_s054 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_s054.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_s054" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem|altera_syncram_s054:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc4.tdf
    Info (12023): Found entity 1: altsyncram_8vc4 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_8vc4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8vc4" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem|altera_syncram_s054:auto_generated|altsyncram_8vc4:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_s054.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist0_memoryC0_uid147_invTables_lutmem_r_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1457
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid146_invTables_lutmem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1465
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid146_invTables_lutmem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1465
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid146_invTables_lutmem_dmem" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1465
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "div_s_0002_memoryC0_uid146_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_q054.tdf
    Info (12023): Found entity 1: altera_syncram_q054 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_q054.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_q054" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid146_invTables_lutmem_dmem|altera_syncram_q054:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6vc4.tdf
    Info (12023): Found entity 1: altsyncram_6vc4 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_6vc4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6vc4" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:memoryC0_uid146_invTables_lutmem_dmem|altera_syncram_q054:auto_generated|altsyncram_6vc4:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_q054.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist1_memoryC0_uid146_invTables_lutmem_r_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1492
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist19_invY_uid54_fpDivTest_b_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1517
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:prodXY_uid173_divValPreNorm_uid59_fpDivTest_cma_delay" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1552
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1702
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1702
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1702
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_l914.tdf
    Info (12023): Found entity 1: altera_syncram_l914 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_l914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_l914" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem|altera_syncram_l914:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mmb4.tdf
    Info (12023): Found entity 1: altsyncram_mmb4 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_mmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mmb4" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist15_fracPostRndF_uid80_fpDivTest_q_5_mem_dmem|altera_syncram_l914:auto_generated|altsyncram_mmb4:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_l914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist15_fracPostRndF_uid80_fpDivTest_q_5_outputreg" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1742
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist36_expX_uid9_fpDivTest_b_17" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1751
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:qDivProd_uid89_fpDivTest_cma_delay" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1805
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist12_qDivProdFracWF_uid97_fpDivTest_b_2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 1900
Info (12128): Elaborating entity "altera_syncram" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 2032
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 2032
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 2032
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "5"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_v614.tdf
    Info (12023): Found entity 1: altera_syncram_v614 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_v614.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_v614" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem|altera_syncram_v614:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0kb4.tdf
    Info (12023): Found entity 1: altsyncram_0kb4 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_0kb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0kb4" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|altera_syncram:redist14_expPostRndFR_uid81_fpDivTest_b_7_mem_dmem|altera_syncram_v614:auto_generated|altsyncram_0kb4:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altera_syncram_v614.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|div_s:div1|div_s_0002:div_s_inst|dspba_delay:redist5_excREnc_uid133_fpDivTest_q_6" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/div_s/div_s_0002.vhd Line: 2207
Info (12128): Elaborating entity "sqrt_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 299
Info (12128): Elaborating entity "sqrt_s_altfp_sqrt_i9e" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 1867
Info (12128): Elaborating entity "sqrt_s_alt_sqrt_block_ocb" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 1200
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 392
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 392
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 392
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ged.tdf
    Info (12023): Found entity 1: add_sub_ged File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_ged.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ged" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_ged:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 417
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 417
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 417
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ofd.tdf
    Info (12023): Found entity 1: add_sub_ofd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_ofd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ofd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_ofd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 442
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 442
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 442
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pfd.tdf
    Info (12023): Found entity 1: add_sub_pfd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_pfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_pfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_pfd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 467
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 467
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 467
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qfd.tdf
    Info (12023): Found entity 1: add_sub_qfd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_qfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_qfd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 492
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 492
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 492
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rfd.tdf
    Info (12023): Found entity 1: add_sub_rfd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_rfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_rfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_rfd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 517
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 517
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 517
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sfd.tdf
    Info (12023): Found entity 1: add_sub_sfd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_sfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_sfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_sfd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 617
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 617
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 617
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tfd.tdf
    Info (12023): Found entity 1: add_sub_tfd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_tfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_tfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_tfd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 642
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 642
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 642
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ufd.tdf
    Info (12023): Found entity 1: add_sub_ufd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_ufd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ufd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_ufd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 667
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 667
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 667
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vfd.tdf
    Info (12023): Found entity 1: add_sub_vfd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_vfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_vfd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_vfd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 692
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 692
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 692
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0gd.tdf
    Info (12023): Found entity 1: add_sub_0gd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_0gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_0gd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 717
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 717
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 717
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "19"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1gd.tdf
    Info (12023): Found entity 1: add_sub_1gd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_1gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_1gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_1gd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 742
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 742
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 742
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2gd.tdf
    Info (12023): Found entity 1: add_sub_2gd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_2gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_2gd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 767
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 767
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 767
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3gd.tdf
    Info (12023): Found entity 1: add_sub_3gd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_3gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_3gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_3gd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 792
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 792
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 792
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4gd.tdf
    Info (12023): Found entity 1: add_sub_4gd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_4gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_4gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_4gd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 817
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 817
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 817
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5gd.tdf
    Info (12023): Found entity 1: add_sub_5gd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_5gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_5gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_5gd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 842
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 842
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 842
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6gd.tdf
    Info (12023): Found entity 1: add_sub_6gd File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_6gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_6gd" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_6gd:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 867
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 867
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 867
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_aed.tdf
    Info (12023): Found entity 1: add_sub_aed File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_aed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_aed" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4|add_sub_aed:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 892
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 892
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 892
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bed.tdf
    Info (12023): Found entity 1: add_sub_bed File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_bed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bed" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_bed:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 917
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 917
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 917
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ced.tdf
    Info (12023): Found entity 1: add_sub_ced File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_ced.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ced" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_ced:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 942
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 942
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 942
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ded.tdf
    Info (12023): Found entity 1: add_sub_ded File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_ded.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ded" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_ded:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 967
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 967
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 967
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eed.tdf
    Info (12023): Found entity 1: add_sub_eed File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_eed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_eed" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_eed:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 992
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 992
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/sqrt_s.v Line: 992
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fed.tdf
    Info (12023): Found entity 1: add_sub_fed File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_fed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_fed" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_fed:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "abs_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|abs_s:abs1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 307
Info (12128): Elaborating entity "abs_s_altfp_abs_lcg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|abs_s:abs1|abs_s_altfp_abs_lcg:abs_s_altfp_abs_lcg_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/abs_s.v Line: 141
Info (12128): Elaborating entity "c_comp" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 315
Info (12128): Elaborating entity "c_comp_altfp_compare_mob" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 379
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 187
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 187
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 187
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rog.tdf
    Info (12023): Found entity 1: cmpr_rog File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_rog.tdf Line: 22
Info (12128): Elaborating entity "cmpr_rog" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 262
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 262
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/c_comp.v Line: 262
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qog.tdf
    Info (12023): Found entity 1: cmpr_qog File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_qog.tdf Line: 22
Info (12128): Elaborating entity "cmpr_qog" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr4|cmpr_qog:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "cvt_s_w" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 320
Info (12128): Elaborating entity "cvt_s_w_altfp_convert_7qm" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 843
Info (12128): Elaborating entity "cvt_s_w_altbarrel_shift_fof" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 500
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_qb6" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 504
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_rf8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 404
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_be8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 258
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_6e8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder13" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 225
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_3e8" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder13|cvt_s_w_altpriority_encoder_3e8:altpriority_encoder15" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 192
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_r08" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 408
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_bv7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 375
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_6v7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|cvt_s_w_altpriority_encoder_6v7:altpriority_encoder19" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 347
Info (12128): Elaborating entity "cvt_s_w_altpriority_encoder_3v7" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|cvt_s_w_altpriority_encoder_6v7:altpriority_encoder19|cvt_s_w_altpriority_encoder_3v7:altpriority_encoder21" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 319
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 650
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 650
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 650
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_npe.tdf
    Info (12023): Found entity 1: add_sub_npe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_npe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_npe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 675
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 675
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 675
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpe.tdf
    Info (12023): Found entity 1: add_sub_cpe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_cpe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_cpe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub3|add_sub_cpe:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 700
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 700
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 700
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h8f.tdf
    Info (12023): Found entity 1: add_sub_h8f File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_h8f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_h8f" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6|add_sub_h8f:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 750
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 750
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 750
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_boe.tdf
    Info (12023): Found entity 1: add_sub_boe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_boe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_boe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8|add_sub_boe:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 776
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 776
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_w.v Line: 776
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_oeg.tdf
    Info (12023): Found entity 1: cmpr_oeg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_oeg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_oeg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4|cmpr_oeg:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "cvt_w_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 328
Info (12128): Elaborating entity "cvt_w_s_altfp_convert_e1p" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 969
Info (12128): Elaborating entity "cvt_w_s_altbarrel_shift_kof" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 299
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 673
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 673
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 673
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9oe.tdf
    Info (12023): Found entity 1: add_sub_9oe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_9oe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_9oe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5|add_sub_9oe:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 698
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 698
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 698
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i8f.tdf
    Info (12023): Found entity 1: add_sub_i8f File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_i8f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_i8f" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7|add_sub_i8f:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 723
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 723
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 723
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k8f.tdf
    Info (12023): Found entity 1: add_sub_k8f File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_k8f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_k8f" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8|add_sub_k8f:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 748
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 748
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 748
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qpe.tdf
    Info (12023): Found entity 1: add_sub_qpe File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/add_sub_qpe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qpe" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9|add_sub_qpe:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 799
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 799
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 799
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_heg.tdf
    Info (12023): Found entity 1: cmpr_heg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_heg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_heg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2|cmpr_heg:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 849
Info (12130): Elaborated megafunction instantiation "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 849
Info (12133): Instantiated megafunction "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_w_s.v Line: 849
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ieg.tdf
    Info (12023): Found entity 1: cmpr_ieg File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/cmpr_ieg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ieg" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare|cmpr_ieg:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "fmax" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 334
Info (12128): Elaborating entity "fmax_0002" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at fmax_0002.vhd(52): object "VCC_q" assigned a value but never read File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/fmax_0002.vhd Line: 52
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:redist3_xIn_b_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/fmax_0002.vhd Line: 109
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmax:fmax1|fmax_0002:fmax_inst|dspba_delay:excN_y_uid30_fpMaxTest_delay" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmax/fmax_0002.vhd Line: 136
Info (12128): Elaborating entity "fmin" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 341
Info (12128): Elaborating entity "fmin_0002" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at fmin_0002.vhd(52): object "VCC_q" assigned a value but never read File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/fmin_0002.vhd Line: 52
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:redist3_xIn_b_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/fmin_0002.vhd Line: 109
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|fmin:fmin1|fmin_0002:fmin_inst|dspba_delay:excN_y_uid30_fpMinTest_delay" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/fmin/fmin_0002.vhd Line: 136
Info (12128): Elaborating entity "cvt_wu_s" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 346
Info (12128): Elaborating entity "cvt_wu_s_0002" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s.v Line: 20
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:excZ_x_uid11_fpToFxPTest_delay" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/cvt_wu_s_0002.vhd Line: 242
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist8_frac_x_uid10_fpToFxPTest_b_2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/cvt_wu_s_0002.vhd Line: 258
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist1_sPostRnd_uid45_fpToFxPTest_b_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/cvt_wu_s_0002.vhd Line: 377
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist4_signX_uid25_fpToFxPTest_b_3" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/cvt_wu_s_0002.vhd Line: 385
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_wu_s:cvt_wu_s1|cvt_wu_s_0002:cvt_wu_s_inst|dspba_delay:redist3_ovf_uid27_fpToFxPTest_n_3" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_wu_s/cvt_wu_s_0002.vhd Line: 441
Info (12128): Elaborating entity "cvt_s_wu" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/FPALU.v Line: 351
Info (12128): Elaborating entity "cvt_s_wu_0002" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at cvt_s_wu_0002.vhd(51): object "VCC_q" assigned a value but never read File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 51
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:sticky_uid16_fxpToFPTest_delay" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 326
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist5_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 337
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist4_vCount_uid45_lzcShifterZ1_uid6_fxpToFPTest_q_4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 342
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist3_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_3" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 347
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist2_vCount_uid59_lzcShifterZ1_uid6_fxpToFPTest_q_2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 352
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 395
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist9_expFracRnd_uid12_fxpToFPTest_q_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 414
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist7_expR_uid22_fxpToFPTest_b_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 428
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist6_expR_uid34_fxpToFPTest_b_1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 437
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|FPALU:fpalu0|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst|dspba_delay:redist8_fracR_uid21_fxpToFPTest_b_2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/cvt_s_wu/cvt_s_wu_0002.vhd Line: 508
Info (12128): Elaborating entity "MemStore" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 220
Info (12128): Elaborating entity "MemLoad" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 240
Info (12128): Elaborating entity "Control_UNI" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 264
Info (12128): Elaborating entity "BranchControl" for hierarchy "CPU:CPU0|Datapath_UNI:Processor|BranchControl:BC0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 273
Info (12128): Elaborating entity "DataMemory_Interface" for hierarchy "DataMemory_Interface:MEMDATA" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 363
Info (12128): Elaborating entity "UserDataBlock" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/DataMemory_Interface.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserDataBlock.v Line: 91
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserDataBlock.v Line: 91
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserDataBlock.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cas1.tdf
    Info (12023): Found entity 1: altsyncram_cas1 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_cas1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cas1" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_npj2.tdf
    Info (12023): Found entity 1: altsyncram_npj2 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_npj2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_npj2" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_cas1.tdf Line: 38
Warning (113028): 31744 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/de1_data.mif Line: 1
    Warning (113027): Addresses ranging from 1024 to 32767 are not initialized File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/de1_data.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_npj2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_11a.tdf Line: 22
Info (12128): Elaborating entity "decode_11a" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_npj2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_npj2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_cas1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_cas1.tdf Line: 39
Info (12133): Instantiated megafunction "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_cas1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145132097"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: e:/intelfpga/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: e:/intelfpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: e:/intelfpga/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CodeMemory_Interface" for hierarchy "CodeMemory_Interface:MEMCODE" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 375
Info (12128): Elaborating entity "UserCodeBlock" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserCodeBlock.v Line: 91
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserCodeBlock.v Line: 91
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/UserCodeBlock.v Line: 91
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sft1.tdf
    Info (12023): Found entity 1: altsyncram_sft1 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_sft1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sft1" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oqj2.tdf
    Info (12023): Found entity 1: altsyncram_oqj2 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_oqj2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_oqj2" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_sft1.tdf Line: 38
Warning (113028): 15162 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/de1_text.mif Line: 1
    Warning (113027): Addresses ranging from 1222 to 16383 are not initialized File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/de1_text.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_oqj2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_u0a:rden_decode_b" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_oqj2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|mux_2hb:mux6" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_oqj2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_sft1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_sft1.tdf Line: 39
Info (12133): Instantiated megafunction "CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_sft1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1413830740"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "STOPWATCH_Interface" for hierarchy "STOPWATCH_Interface:stopwatch0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 400
Info (12128): Elaborating entity "Stopwatch_divider_clk" for hierarchy "STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/stopwatch/STOPWATCH_Interface.v Line: 22
Info (12128): Elaborating entity "LFSR_interface" for hierarchy "LFSR_interface:lfsr0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 414
Info (12128): Elaborating entity "LFSR_word" for hierarchy "LFSR_interface:lfsr0|LFSR_word:lfsr" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/lfsr/lfsr_interface.v Line: 21
Info (12128): Elaborating entity "Display7_Interface" for hierarchy "Display7_Interface:Display70" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 433
Info (12128): Elaborating entity "Decoder7" for hierarchy "Display7_Interface:Display70|Decoder7:Dec0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Display7/Display7_Interface.v Line: 10
Info (12128): Elaborating entity "Break_Interface" for hierarchy "Break_Interface:break0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 451
Info (12128): Elaborating entity "breaker" for hierarchy "Break_Interface:break0|breaker:brk0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/Break_Interface.v Line: 22
Info (12128): Elaborating entity "breaker_lpm_constant_kva" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/breaker.v Line: 83
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/breaker.v Line: 55
Info (12130): Elaborated megafunction instantiation "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/breaker.v Line: 55
Info (12133): Instantiated megafunction "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/breaker.v Line: 55
    Info (12134): Parameter "cvalue" = "00000000000000000000000000000000"
    Info (12134): Parameter "is_data_in_ram" = "0"
    Info (12134): Parameter "is_readable" = "0"
    Info (12134): Parameter "node_name" = "1112689456"
    Info (12134): Parameter "numwords" = "1"
    Info (12134): Parameter "shift_count_bits" = "6"
    Info (12134): Parameter "width_word" = "32"
    Info (12134): Parameter "widthad" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: e:/intelfpga/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "VGA_Interface" for hierarchy "VGA_Interface:VGA0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 484
Info (12128): Elaborating entity "VgaAdapter" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VGA_Interface.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at VgaAdapter.v(39): object "MemWritten1" assigned a value but never read File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaAdapter.v Line: 39
Warning (10036): Verilog HDL or VHDL warning at VgaAdapter.v(51): object "writeEnable1" assigned a value but never read File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaAdapter.v Line: 51
Info (12128): Elaborating entity "VgaPll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaAdapter.v Line: 74
Info (12128): Elaborating entity "VgaPll_0002" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaPll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaPll/VgaPll_0002.v Line: 88
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaPll/VgaPll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MemoryVGA" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaAdapter.v Line: 138
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/MemoryVGA.v Line: 102
Info (12130): Elaborated megafunction instantiation "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/MemoryVGA.v Line: 102
Info (12133): Instantiated megafunction "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/MemoryVGA.v Line: 102
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./VGA/gba.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_noo2.tdf
    Info (12023): Found entity 1: altsyncram_noo2 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_noo2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_noo2" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode2" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_noo2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_noo2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|mux_4hb:mux4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_noo2.tdf Line: 56
Info (12128): Elaborating entity "RegDisplay" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/VgaAdapter.v Line: 176
Info (12128): Elaborating entity "HexFont" for hierarchy "VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/VGA/RegDisplay.v Line: 65
Info (12128): Elaborating entity "AudioCODEC_Interface" for hierarchy "AudioCODEC_Interface:Audio0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 518
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "AudioCODEC_Interface:Audio0|Reset_Delay:r0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/AudioCODEC_Interface.v Line: 32
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/AudioCODEC_Interface.v Line: 64
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/I2C_AV_Config.v Line: 71
Info (12128): Elaborating entity "audio_clock" for hierarchy "AudioCODEC_Interface:Audio0|audio_clock:u4" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/AudioCODEC_Interface.v Line: 76
Info (12128): Elaborating entity "audio_converter" for hierarchy "AudioCODEC_Interface:Audio0|audio_converter:u5" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/AudioCODEC_Interface.v Line: 94
Info (12128): Elaborating entity "TecladoPS2_Interface" for hierarchy "TecladoPS2_Interface:TecladoPS20" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 540
Info (12128): Elaborating entity "oneshot" for hierarchy "TecladoPS2_Interface:TecladoPS20|oneshot:pulser" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/TecladoPS2_Interface.v Line: 28
Info (12128): Elaborating entity "keyboard" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyboard:kbd" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/TecladoPS2_Interface.v Line: 38
Info (12128): Elaborating entity "scan2ascii" for hierarchy "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/TecladoPS2_Interface.v Line: 124
Info (12128): Elaborating entity "keyscan" for hierarchy "TecladoPS2_Interface:TecladoPS20|keyscan:keys1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/PS2/TecladoPS2_Interface.v Line: 130
Info (12128): Elaborating entity "Sintetizador_Interface" for hierarchy "Sintetizador_Interface:Sintetizador0" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 562
Info (12128): Elaborating entity "Sintetizador" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Sintetizador_Interface.v Line: 43
Info (12128): Elaborating entity "PolyphonicSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Sintetizador.v Line: 76
Info (12128): Elaborating entity "ChannelBank" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 88
Info (12128): Elaborating entity "NoteController" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 101
Info (12128): Elaborating entity "NoteInfoDatabase" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 111
Info (12128): Elaborating entity "NoteTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Note.sv Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/NoteTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/NoteTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/NoteTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/notes.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf
    Info (12023): Found entity 1: altsyncram_ehf1 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_ehf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ehf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SampleSynthesizer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 121
Info (12128): Elaborating entity "Oscillator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 22
Info (12128): Elaborating entity "DigitalFilter" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 36
Info (12128): Elaborating entity "Envelope" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 49
Info (12128): Elaborating entity "SineCalculator" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 68
Info (12128): Elaborating entity "SineTable" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SineCalculator.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SineTable.v Line: 81
Info (12130): Elaborated megafunction instantiation "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SineTable.v Line: 81
Info (12133): Instantiated megafunction "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/SineTable.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sintetizador/sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_agf1.tdf
    Info (12023): Found entity 1: altsyncram_agf1 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_agf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_agf1" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated" File: e:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Mixer" for hierarchy "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Synthesizer.sv Line: 130
Info (12128): Elaborating entity "SyscallSynthControl" for hierarchy "Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Sintetizador/Sintetizador_Interface.v Line: 124
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "CPU:CPU0|Datapath_UNI:Processor|ICLK" is missing source, defaulting to GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 185
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.11.10.18:32:09 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|q_a[0]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_agf1.tdf Line: 34
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: e:/intelfpga/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: e:/intelfpga/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: e:/intelfpga/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[5]" File: e:/intelfpga/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/CLOCK_Interface.v Line: 4
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|CLK~0 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/CLOCK_Interface.v Line: 4
    Warning (19017): Found clock multiplexer CLOCK_Interface:CLOCK0|oCLK_50 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Tempo/CLOCK_Interface.v Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/AudioCODEC/I2C_AV_Config.v Line: 117
Info (19000): Inferred 8 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux9_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux12_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE4.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux13_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE5.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux14_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE6.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|Mux15_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to RISC-V.TopDE7.rtl.mif
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s761.tdf
    Info (12023): Found entity 1: altsyncram_s761 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_s761.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t761.tdf
    Info (12023): Found entity 1: altsyncram_t761 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_t761.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u761.tdf
    Info (12023): Found entity 1: altsyncram_u761 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_u761.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v761.tdf
    Info (12023): Found entity 1: altsyncram_v761 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_v761.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0861.tdf
    Info (12023): Found entity 1: altsyncram_0861 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_0861.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE5.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1861.tdf
    Info (12023): Found entity 1: altsyncram_1861 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_1861.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE6.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2861.tdf
    Info (12023): Found entity 1: altsyncram_2861 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_2861.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0"
Info (12133): Instantiated megafunction "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "RISC-V.TopDE7.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3861.tdf
    Info (12023): Found entity 1: altsyncram_3861 File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_3861.tdf Line: 27
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver. File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 45
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 46
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 48
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 156
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 158
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 78
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 79
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 157
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 159
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[0]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|oMemRead" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[1]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|oMemRead" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[2]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|oMem2Reg[0]" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[3]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|oMemRead" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[4]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|oMemRead" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[5]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|oMemRead" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[6]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|oMemRead" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[7]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[8]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[9]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[10]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[11]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][10]" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[12]" to the node "CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0|Decoder1" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[13]" to the node "CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0|Decoder1" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[14]" to the node "CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0|Decoder1" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[15]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux29" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[16]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux29" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[17]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux29" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[18]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux29" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[19]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux29" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[20]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux61" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[21]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux61" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[22]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux61" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[23]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux61" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[24]" to the node "CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|Mux61" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[25]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|Equal0" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[26]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|Equal0" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[27]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|Equal0" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[28]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|Equal0" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[29]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|Equal0" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[30]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|Equal0" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
    Warning (13047): Converted the fan-out from the tri-state buffer "CodeMemory_Interface:MEMCODE|wReadData[31]" to the node "CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0|Equal0" into an OR gate File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/Memoria/CodeMemory_Interface.v Line: 12
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_BCLK" is moved to its source File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 46
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 48
Info (13000): Registers with preset signals will power-up high File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/CPU/Datapath_UNI.v Line: 360
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 45
    Warning (13010): Node "AUD_BCLK~synth" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 46
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 48
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 153
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 153
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 153
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 153
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 153
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 153
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 153
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 168
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 178
    Warning (13410): Pin "BR_Leitura1[0]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[1]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[16]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[18]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[19]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[20]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[21]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[22]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[23]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[24]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[25]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[26]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[27]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[29]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[30]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura1[31]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Warning (13410): Pin "BR_Leitura2[0]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[1]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[16]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[18]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[19]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[20]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[21]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[22]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[23]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[24]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[25]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[26]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[27]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[29]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[30]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Leitura2[31]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Warning (13410): Pin "BR_Escrita[0]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[1]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[2]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[3]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[4]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[5]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[6]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[7]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[8]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[9]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[10]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[11]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[12]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[13]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[14]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[15]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[16]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[17]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[18]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[19]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[20]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[21]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[22]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[23]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[24]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[25]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[26]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[27]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[28]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[29]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[30]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "BR_Escrita[31]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Warning (13410): Pin "RegDisp[0]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[1]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[16]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[18]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[19]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[20]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[21]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[22]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[23]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[24]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[25]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[26]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[27]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[29]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[30]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "RegDisp[31]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Warning (13410): Pin "MemD_DadoEscrita[0]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Warning (13410): Pin "MemD_DadoEscrita[1]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Warning (13410): Pin "MemD_DadoEscrita[16]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Warning (13410): Pin "Estado[0]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Warning (13410): Pin "Estado[1]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Warning (13410): Pin "Estado[2]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Warning (13410): Pin "Estado[3]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Warning (13410): Pin "Estado[4]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Warning (13410): Pin "Estado[5]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Warning (13410): Pin "Debug[0]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[1]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[2]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[3]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[4]" is stuck at VCC File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[5]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[6]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[7]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[8]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[9]" is stuck at VCC File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[10]" is stuck at VCC File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[11]" is stuck at VCC File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[12]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[13]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[14]" is stuck at VCC File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[15]" is stuck at VCC File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[16]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[17]" is stuck at VCC File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[18]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[19]" is stuck at VCC File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[20]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[21]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[22]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[23]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[24]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[25]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[26]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[27]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[28]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[29]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[30]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Warning (13410): Pin "Debug[31]" is stuck at GND File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
Info (17049): 646 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated|ALTSYNCRAM" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_3861.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated|ALTSYNCRAM" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_2861.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated|ALTSYNCRAM" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_1861.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated|ALTSYNCRAM" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_0861.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated|ALTSYNCRAM" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_v761.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated|ALTSYNCRAM" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_u761.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated|ALTSYNCRAM" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_t761.tdf Line: 55
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated|ALTSYNCRAM" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/db/altsyncram_s761.tdf Line: 55
Info (144001): Generated suppressed messages file C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/output_files/TopDE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: e:/intelfpga/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: e:/intelfpga/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (15717): Design contains 306 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "MClock2" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 183
    Info (15719): Pin "PC[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[4]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[5]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[6]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[7]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[8]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[9]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[10]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[11]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[12]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[13]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[14]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[15]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[16]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[17]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[18]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[19]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[20]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[21]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[22]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[23]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[24]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[25]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[26]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[27]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[28]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[29]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[30]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "PC[31]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 184
    Info (15719): Pin "BR_Leitura1[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[4]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[5]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[6]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[7]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[8]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[9]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[10]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[11]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[12]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[13]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[14]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[15]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[16]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[17]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[18]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[19]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[20]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[21]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[22]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[23]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[24]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[25]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[26]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[27]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[28]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[29]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[30]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura1[31]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 186
    Info (15719): Pin "BR_Leitura2[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[4]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[5]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[6]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[7]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[8]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[9]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[10]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[11]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[12]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[13]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[14]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[15]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[16]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[17]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[18]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[19]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[20]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[21]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[22]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[23]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[24]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[25]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[26]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[27]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[28]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[29]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[30]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Leitura2[31]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 187
    Info (15719): Pin "BR_Escrita[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[4]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[5]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[6]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[7]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[8]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[9]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[10]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[11]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[12]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[13]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[14]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[15]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[16]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[17]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[18]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[19]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[20]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[21]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[22]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[23]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[24]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[25]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[26]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[27]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[28]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[29]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[30]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "BR_Escrita[31]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 188
    Info (15719): Pin "Saida_ULA[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[4]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[5]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[6]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[7]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[8]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[9]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[10]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[11]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[12]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[13]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[14]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[15]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[16]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[17]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[18]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[19]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[20]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[21]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[22]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[23]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[24]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[25]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[26]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[27]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[28]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[29]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[30]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "Saida_ULA[31]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 189
    Info (15719): Pin "RegDisp[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[4]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[5]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[6]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[7]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[8]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[9]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[10]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[11]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[12]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[13]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[14]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[15]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[16]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[17]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[18]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[19]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[20]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[21]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[22]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[23]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[24]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[25]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[26]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[27]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[28]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[29]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[30]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "RegDisp[31]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 191
    Info (15719): Pin "MemD_Endereco[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[4]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[5]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[6]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[7]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[8]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[9]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[10]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[11]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[12]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[13]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[14]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[15]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[16]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[17]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[18]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[19]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[20]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[21]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[22]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[23]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[24]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[25]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[26]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[27]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[28]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[29]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[30]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_Endereco[31]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 192
    Info (15719): Pin "MemD_DadoEscrita[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[4]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[5]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[6]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[7]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[8]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[9]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[10]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[11]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[12]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[13]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[14]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[15]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[16]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[17]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[18]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[19]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[20]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[21]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[22]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[23]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[24]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[25]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[26]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[27]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[28]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[29]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[30]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_DadoEscrita[31]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 193
    Info (15719): Pin "MemD_ByteEnable[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 195
    Info (15719): Pin "MemD_ByteEnable[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 195
    Info (15719): Pin "MemD_ByteEnable[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 195
    Info (15719): Pin "MemD_ByteEnable[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 195
    Info (15719): Pin "Estado[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Info (15719): Pin "Estado[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Info (15719): Pin "Estado[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Info (15719): Pin "Estado[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Info (15719): Pin "Estado[4]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Info (15719): Pin "Estado[5]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 196
    Info (15719): Pin "Debug[0]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[1]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[2]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[3]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[4]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[5]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[6]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[7]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[8]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[9]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[10]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[11]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[12]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[13]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[14]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[15]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[16]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[17]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[18]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[19]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[20]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[21]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[22]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[23]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[24]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[25]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[26]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[27]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[28]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[29]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[30]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "Debug[31]" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 197
    Info (15719): Pin "LeMem2" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 198
    Info (15719): Pin "EscreveMem2" is virtual output pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 199
    Info (15718): Pin "RegDispSelect[0]" is virtual input pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 190
    Info (15718): Pin "RegDispSelect[1]" is virtual input pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 190
    Info (15718): Pin "RegDispSelect[2]" is virtual input pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 190
    Info (15718): Pin "RegDispSelect[3]" is virtual input pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 190
    Info (15718): Pin "RegDispSelect[4]" is virtual input pin File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 190
Warning (15752): Ignored 64 Virtual Pin logic option assignments
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[1]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[2]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[3]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[4]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[5]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[6]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[7]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[8]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[9]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[10]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[11]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[12]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[13]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[14]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[15]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[16]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[17]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[18]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[19]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[20]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[21]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[22]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[23]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[24]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[25]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[26]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[27]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[28]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[29]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[30]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "Instrucao[31]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[0]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[1]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[2]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[3]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[4]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[5]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[6]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[7]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[8]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[9]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[10]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[11]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[12]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[13]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[14]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[15]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[16]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[17]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[18]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[19]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[20]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[21]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[22]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[23]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[24]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[25]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[26]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[27]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[28]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[29]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[30]"
    Warning (15728): Ignored Virtual Pin assignment on output enabled pin "MemD_DadoLeitura[31]"
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 162
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 162
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 165
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 166
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 167
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/TopDE.v Line: 169
Info (21057): Implemented 5278 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 153 output pins
    Info (21060): Implemented 80 bidirectional pins
    Info (21061): Implemented 4662 logic cells
    Info (21064): Implemented 335 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 387 warnings
    Info: Peak virtual memory: 5119 megabytes
    Info: Processing ended: Sat Nov 10 18:33:08 2018
    Info: Elapsed time: 00:02:21
    Info: Total CPU time (on all processors): 00:02:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Admin/Desktop/Livros UnB/OAC/Lab 3/Core/output_files/TopDE.map.smsg.


