Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 10 17:02:24 2022
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hydro_spartan_7_timing_summary_routed.rpt -pb hydro_spartan_7_timing_summary_routed.pb -rpx hydro_spartan_7_timing_summary_routed.rpx -warn_on_violation
| Design       : hydro_spartan_7
| Device       : 7s50-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.492        0.000                      0                22196        0.033        0.000                      0                22170        2.633        0.000                       0                 12732  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_mb_system_clk_wiz_0_0_1                                       {0.000 19.531}       39.062          25.600          
  clkfbout_mb_system_clk_wiz_0_0_1                                       {0.000 25.000}       50.000          20.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_in                                                                   {0.000 41.666}       83.333          12.000          
  clk_out1_mb_system_clk_wiz_1_1                                         {0.000 5.000}        10.000          100.000         
  clk_out2_mb_system_clk_wiz_1_1                                         {0.000 10.000}       20.000          50.000          
  clk_out3_mb_system_clk_wiz_1_1                                         {0.000 50.000}       100.000         10.000          
  clkfbout_mb_system_clk_wiz_1_1                                         {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_0_0_1                                            35.430        0.000                      0                   16        0.251        0.000                      0                   16       19.031        0.000                       0                    10  
  clkfbout_mb_system_clk_wiz_0_0_1                                                                                                                                                                                         2.633        0.000                       0                     3  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.281        0.000                      0                  239        0.102        0.000                      0                  239       15.812        0.000                       0                   246  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.032        0.000                      0                   46        0.286        0.000                      0                   46       16.166        0.000                       0                    40  
clk_in                                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_1_1                                               1.492        0.000                      0                 8077        0.064        0.000                      0                 8077        3.870        0.000                       0                  2646  
  clk_out2_mb_system_clk_wiz_1_1                                              12.137        0.000                      0                  824        0.073        0.000                      0                  824        8.870        0.000                       0                   404  
  clk_out3_mb_system_clk_wiz_1_1                                              25.472        0.000                      0                12697        0.033        0.000                      0                12697       49.146        0.000                       0                  9378  
  clkfbout_mb_system_clk_wiz_1_1                                                                                                                                                                                          16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1       18.872        0.000                      0                   18                                                                        
clk_out3_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1        6.286        0.000                      0                  145        0.109        0.000                      0                  145  
clk_out1_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1        8.974        0.000                      0                    8                                                                        
clk_out3_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1       13.592        0.000                      0                   16        0.514        0.000                      0                   16  
clk_out1_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1        2.372        0.000                      0                  519        0.165        0.000                      0                  519  
clk_out2_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       14.524        0.000                      0                    1        0.487        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out3_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       98.261        0.000                      0                    4        0.434        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
  To Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_0_0_1
  To Clock:  clk_out1_mb_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.430ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.925ns (31.815%)  route 1.982ns (68.185%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 40.388 - 39.062 ) 
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.434     1.434    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.398     1.832 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.687     2.518    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I2_O)        0.242     2.760 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.702     3.463    Clock_device/clk_256k_i_3_n_0
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.285     3.748 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.594     4.341    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.326    40.388    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism              0.108    40.496    
                         clock uncertainty           -0.141    40.356    
    SLICE_X60Y36         FDRE (Setup_fdre_C_R)       -0.585    39.771    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.771    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                 35.430    

Slack (MET) :             35.430ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.925ns (31.815%)  route 1.982ns (68.185%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 40.388 - 39.062 ) 
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.434     1.434    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.398     1.832 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.687     2.518    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I2_O)        0.242     2.760 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.702     3.463    Clock_device/clk_256k_i_3_n_0
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.285     3.748 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.594     4.341    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.326    40.388    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism              0.108    40.496    
                         clock uncertainty           -0.141    40.356    
    SLICE_X60Y36         FDRE (Setup_fdre_C_R)       -0.585    39.771    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.771    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                 35.430    

Slack (MET) :             35.430ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.925ns (31.815%)  route 1.982ns (68.185%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 40.388 - 39.062 ) 
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.434     1.434    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.398     1.832 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.687     2.518    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I2_O)        0.242     2.760 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.702     3.463    Clock_device/clk_256k_i_3_n_0
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.285     3.748 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.594     4.341    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.326    40.388    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism              0.108    40.496    
                         clock uncertainty           -0.141    40.356    
    SLICE_X60Y36         FDRE (Setup_fdre_C_R)       -0.585    39.771    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.771    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                 35.430    

Slack (MET) :             35.430ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.925ns (31.815%)  route 1.982ns (68.185%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 40.388 - 39.062 ) 
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.434     1.434    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.398     1.832 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.687     2.518    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I2_O)        0.242     2.760 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.702     3.463    Clock_device/clk_256k_i_3_n_0
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.285     3.748 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.594     4.341    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.326    40.388    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism              0.108    40.496    
                         clock uncertainty           -0.141    40.356    
    SLICE_X60Y36         FDRE (Setup_fdre_C_R)       -0.585    39.771    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         39.771    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                 35.430    

Slack (MET) :             35.430ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.925ns (31.815%)  route 1.982ns (68.185%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 40.388 - 39.062 ) 
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.434     1.434    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.398     1.832 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.687     2.518    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I2_O)        0.242     2.760 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.702     3.463    Clock_device/clk_256k_i_3_n_0
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.285     3.748 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.594     4.341    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.326    40.388    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism              0.108    40.496    
                         clock uncertainty           -0.141    40.356    
    SLICE_X60Y36         FDRE (Setup_fdre_C_R)       -0.585    39.771    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.771    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                 35.430    

Slack (MET) :             35.595ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.925ns (34.063%)  route 1.791ns (65.937%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 40.389 - 39.062 ) 
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.434     1.434    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.398     1.832 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.687     2.518    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I2_O)        0.242     2.760 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.702     3.463    Clock_device/clk_256k_i_3_n_0
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.285     3.748 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.402     4.149    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.327    40.389    Clock_device/clk_25M6_in
    SLICE_X60Y37         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism              0.081    40.470    
                         clock uncertainty           -0.141    40.330    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.585    39.745    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.745    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                 35.595    

Slack (MET) :             35.595ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.925ns (34.063%)  route 1.791ns (65.937%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 40.389 - 39.062 ) 
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.434     1.434    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.398     1.832 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.687     2.518    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I2_O)        0.242     2.760 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.702     3.463    Clock_device/clk_256k_i_3_n_0
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.285     3.748 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.402     4.149    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.327    40.389    Clock_device/clk_25M6_in
    SLICE_X60Y37         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism              0.081    40.470    
                         clock uncertainty           -0.141    40.330    
    SLICE_X60Y37         FDRE (Setup_fdre_C_R)       -0.585    39.745    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.745    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                 35.595    

Slack (MET) :             36.048ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.904ns (33.732%)  route 1.776ns (66.268%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 40.389 - 39.062 ) 
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.434     1.434    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.398     1.832 f  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.687     2.518    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X60Y37         LUT5 (Prop_lut5_I2_O)        0.242     2.760 r  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.693     3.454    Clock_device/clk_256k_i_3_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.264     3.718 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.396     4.114    Clock_device/clk_256k_i_1_n_0
    SLICE_X59Y37         FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.327    40.389    Clock_device/clk_25M6_in
    SLICE_X59Y37         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism              0.081    40.470    
                         clock uncertainty           -0.141    40.330    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.168    40.162    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         40.162    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 36.048    

Slack (MET) :             37.230ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.538ns (33.228%)  route 1.081ns (66.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 40.389 - 39.062 ) 
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.434     1.434    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.433     1.867 f  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.701     2.568    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X60Y37         LUT6 (Prop_lut6_I2_O)        0.105     2.673 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.380     3.053    Clock_device/clk_256k_i_2_n_0
    SLICE_X59Y37         FDRE                                         r  Clock_device/clk_256k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.327    40.389    Clock_device/clk_25M6_in
    SLICE_X59Y37         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism              0.081    40.470    
                         clock uncertainty           -0.141    40.330    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)       -0.047    40.283    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         40.283    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                 37.230    

Slack (MET) :             37.334ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.561ns (39.845%)  route 0.847ns (60.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 40.388 - 39.062 ) 
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.434     1.434    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.433     1.867 r  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.448     2.315    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.128     2.443 r  Clock_device/clk_256k_s.count[1]_i_1/O
                         net (fo=1, routed)           0.399     2.842    Clock_device/p_0_in[1]
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.326    40.388    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism              0.108    40.496    
                         clock uncertainty           -0.141    40.356    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)       -0.180    40.176    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.176    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                 37.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.945%)  route 0.178ns (46.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.590     0.590    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.178     0.932    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X60Y37         LUT5 (Prop_lut5_I0_O)        0.045     0.977 r  Clock_device/clk_256k_s.count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.977    Clock_device/p_0_in[4]
    SLICE_X60Y37         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.860     0.860    Clock_device/clk_25M6_in
    SLICE_X60Y37         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism             -0.254     0.606    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.120     0.726    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.394%)  route 0.182ns (46.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.590     0.590    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.182     0.936    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X60Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.981 r  Clock_device/clk_256k_s.count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.981    Clock_device/p_0_in[5]
    SLICE_X60Y37         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.860     0.860    Clock_device/clk_25M6_in
    SLICE_X60Y37         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism             -0.254     0.606    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.121     0.727    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.136%)  route 0.170ns (44.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.590     0.590    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.754 f  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.170     0.924    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X60Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  Clock_device/clk_256k_s.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.969    Clock_device/p_0_in[0]
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859     0.859    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.121     0.711    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.061%)  route 0.171ns (44.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.590     0.590    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.171     0.924    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.969 r  Clock_device/clk_256k_s.count[6]_i_3/O
                         net (fo=1, routed)           0.000     0.969    Clock_device/p_0_in[6]
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859     0.859    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.121     0.711    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.590     0.590    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.184     0.938    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X60Y36         LUT4 (Prop_lut4_I2_O)        0.043     0.981 r  Clock_device/clk_256k_s.count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.981    Clock_device/p_0_in[3]
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859     0.859    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.131     0.721    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.590     0.590    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.184     0.938    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X60Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.983 r  Clock_device/clk_256k_s.count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.983    Clock_device/clk_256k_s.count[2]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859     0.859    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.120     0.710    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.209ns (36.851%)  route 0.358ns (63.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.590     0.590    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.754 f  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.194     0.948    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X60Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.993 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.164     1.157    Clock_device/clk_256k_i_2_n_0
    SLICE_X59Y37         FDRE                                         r  Clock_device/clk_256k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.860     0.860    Clock_device/clk_25M6_in
    SLICE_X59Y37         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.254     0.606    
    SLICE_X59Y37         FDRE (Hold_fdre_C_D)         0.070     0.676    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.251ns (46.741%)  route 0.286ns (53.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.590     0.590    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.148     0.738 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.117     0.855    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X60Y36         LUT2 (Prop_lut2_I1_O)        0.103     0.958 r  Clock_device/clk_256k_s.count[1]_i_1/O
                         net (fo=1, routed)           0.169     1.127    Clock_device/p_0_in[1]
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.859     0.859    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)        -0.015     0.575    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.484%)  route 0.349ns (62.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.590     0.590    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.754 f  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.192     0.946    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.045     0.991 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.156     1.147    Clock_device/clk_256k_i_1_n_0
    SLICE_X59Y37         FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.860     0.860    Clock_device/clk_25M6_in
    SLICE_X59Y37         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.254     0.606    
    SLICE_X59Y37         FDRE (Hold_fdre_C_CE)       -0.039     0.567    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.206ns (32.690%)  route 0.424ns (67.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.590     0.590    Clock_device/clk_25M6_in
    SLICE_X60Y36         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.236     0.989    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X61Y36         LUT4 (Prop_lut4_I2_O)        0.042     1.031 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.189     1.220    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.860     0.860    Clock_device/clk_25M6_in
    SLICE_X60Y37         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism             -0.254     0.606    
    SLICE_X60Y37         FDRE (Hold_fdre_C_R)        -0.053     0.553    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.667    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.531 }
Period(ns):         39.062
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         39.062      37.470     BUFGCTRL_X0Y5   FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.062      37.813     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X59Y37    Clock_device/clk_256k_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X60Y37    Clock_device/clk_256k_s.count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X60Y37    Clock_device/clk_256k_s.count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.062      120.938    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X59Y37    Clock_device/clk_256k_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X59Y37    Clock_device/clk_256k_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y37    Clock_device/clk_256k_s.count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y37    Clock_device/clk_256k_s.count_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y37    Clock_device/clk_256k_s.count_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X59Y37    Clock_device/clk_256k_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y36    Clock_device/clk_256k_s.count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X60Y37    Clock_device/clk_256k_s.count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_0_0_1
  To Clock:  clkfbout_mb_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y6   FPGA_system/mb_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.281ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.107ns  (logic 0.607ns (19.535%)  route 2.500ns (80.465%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 35.894 - 33.333 ) 
    Source Clock Delay      (SCD):    2.871ns = ( 19.538 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.343    19.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.384    19.922 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.874    20.796    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.901 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.222    22.123    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y91         LUT2 (Prop_lut2_I0_O)        0.118    22.241 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.404    22.645    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X40Y91         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.244    35.894    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y91         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.277    36.171    
                         clock uncertainty           -0.035    36.136    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)       -0.210    35.926    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         35.926    
                         arrival time                         -22.645    
  -------------------------------------------------------------------
                         slack                                 13.281    

Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.095ns  (logic 0.604ns (19.515%)  route 2.491ns (80.485%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.891 - 33.333 ) 
    Source Clock Delay      (SCD):    2.871ns = ( 19.538 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.343    19.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.384    19.922 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.874    20.796    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.901 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.617    22.518    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y88         LUT3 (Prop_lut3_I2_O)        0.115    22.633 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.633    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.241    35.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.277    36.168    
                         clock uncertainty           -0.035    36.133    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.045    36.178    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -22.633    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.739ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.888ns  (logic 0.594ns (20.567%)  route 2.294ns (79.433%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.891 - 33.333 ) 
    Source Clock Delay      (SCD):    2.871ns = ( 19.538 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.343    19.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.384    19.922 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.874    20.796    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.901 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.420    22.321    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.105    22.426 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.426    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.241    35.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.277    36.168    
                         clock uncertainty           -0.035    36.133    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.032    36.165    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.165    
                         arrival time                         -22.426    
  -------------------------------------------------------------------
                         slack                                 13.739    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.909ns  (logic 0.615ns (21.140%)  route 2.294ns (78.860%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.891 - 33.333 ) 
    Source Clock Delay      (SCD):    2.871ns = ( 19.538 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.343    19.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.384    19.922 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.874    20.796    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.901 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.420    22.321    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y88         LUT5 (Prop_lut5_I3_O)        0.126    22.447 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.447    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.241    35.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.277    36.168    
                         clock uncertainty           -0.035    36.133    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.069    36.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.202    
                         arrival time                         -22.447    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.874ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.755ns  (logic 0.594ns (21.563%)  route 2.161ns (78.437%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.871ns = ( 19.538 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.343    19.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.384    19.922 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.874    20.796    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.901 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.286    22.187    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.105    22.292 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.292    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.032    36.167    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.167    
                         arrival time                         -22.292    
  -------------------------------------------------------------------
                         slack                                 13.874    

Slack (MET) :             13.890ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.776ns  (logic 0.615ns (22.157%)  route 2.161ns (77.843%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.871ns = ( 19.538 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.343    19.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.384    19.922 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.874    20.796    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.901 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.286    22.187    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.126    22.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.069    36.204    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.204    
                         arrival time                         -22.313    
  -------------------------------------------------------------------
                         slack                                 13.890    

Slack (MET) :             13.970ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.657ns  (logic 0.594ns (22.355%)  route 2.063ns (77.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.891 - 33.333 ) 
    Source Clock Delay      (SCD):    2.871ns = ( 19.538 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.343    19.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.384    19.922 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.874    20.796    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.901 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.189    22.090    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.105    22.195 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.195    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.241    35.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.277    36.168    
                         clock uncertainty           -0.035    36.133    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.032    36.165    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.165    
                         arrival time                         -22.195    
  -------------------------------------------------------------------
                         slack                                 13.970    

Slack (MET) :             13.979ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.643ns (26.291%)  route 1.803ns (73.709%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 19.219 - 16.667 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447     1.447    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.528 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.344     2.872    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.433     3.305 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.923     4.228    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_5
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.105     4.333 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.399     4.732    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I0_O)        0.105     4.837 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.480     5.318    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    17.906    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.983 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.236    19.219    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.277    19.497    
                         clock uncertainty           -0.035    19.461    
    SLICE_X45Y79         FDRE (Setup_fdre_C_CE)      -0.164    19.297    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.297    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                 13.979    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.541ns  (logic 0.594ns (23.374%)  route 1.947ns (76.626%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.891 - 33.333 ) 
    Source Clock Delay      (SCD):    2.871ns = ( 19.538 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.343    19.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.384    19.922 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.045    20.967    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X50Y81         LUT6 (Prop_lut6_I4_O)        0.105    21.072 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.902    21.974    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X51Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.079 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.079    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X51Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.241    35.891    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.277    36.168    
                         clock uncertainty           -0.035    36.133    
    SLICE_X51Y81         FDRE (Setup_fdre_C_D)        0.032    36.165    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.165    
                         arrival time                         -22.079    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.097ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.531ns  (logic 0.594ns (23.473%)  route 1.937ns (76.527%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.871ns = ( 19.538 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.343    19.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X45Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.384    19.922 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.874    20.796    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X48Y80         LUT6 (Prop_lut6_I0_O)        0.105    20.901 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.062    21.963    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.105    22.068 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.068    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.030    36.165    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.165    
                         arrival time                         -22.068    
  -------------------------------------------------------------------
                         slack                                 14.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.023%)  route 0.260ns (66.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.553     1.264    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.128     1.392 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.260     1.652    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X32Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.821     1.646    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                         clock pessimism             -0.118     1.528    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.022     1.550    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.561     1.272    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X57Y83         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.413 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.108     1.522    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X56Y82         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.826     1.651    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X56Y82         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/CLK
                         clock pessimism             -0.366     1.285    
    SLICE_X56Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.402    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.560     1.271    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X57Y82         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.412 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.110     1.523    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X56Y82         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.826     1.651    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X56Y82         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34/CLK
                         clock pessimism             -0.367     1.284    
    SLICE_X56Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.399    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.807%)  route 0.294ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.555     1.266    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.294     1.724    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X40Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.821     1.645    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.118     1.527    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.066     1.593    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.106%)  route 0.303ns (64.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.555     1.266    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.303     1.734    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X39Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.819     1.644    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                         clock pessimism             -0.118     1.526    
    SLICE_X39Y80         FDRE (Hold_fdre_C_D)         0.071     1.597    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.279%)  route 0.325ns (69.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.556     1.267    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     1.408 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.325     1.733    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X28Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.824     1.648    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y83         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                         clock pessimism             -0.118     1.530    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.046     1.576    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.899%)  route 0.331ns (70.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.552     1.263    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y80         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.404 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.331     1.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X39Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.820     1.645    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.118     1.527    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.047     1.574    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.315%)  route 0.114ns (44.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.560     1.271    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X33Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.114     1.526    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X34Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.826     1.651    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.347     1.304    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.059     1.363    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.327%)  route 0.071ns (35.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.555     1.266    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.128     1.394 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.071     1.465    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X33Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.821     1.646    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.367     1.279    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.022     1.301    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.558     1.269    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X33Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.410 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X33Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.827     1.652    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.366     1.286    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.070     1.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X45Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X57Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X57Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y90   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y91   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X50Y90   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X50Y92   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X50Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X50Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X50Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X50Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X56Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X56Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X56Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X56Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_34/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y88   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y88   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y88   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y88   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X50Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X50Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X50Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X50Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.327ns  (logic 0.699ns (16.155%)  route 3.628ns (83.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 35.776 - 33.333 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 19.418 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.347    19.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.384    19.802 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.831    20.633    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.105    20.738 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.686    21.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.105    21.529 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           1.014    22.543    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.648 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.096    23.745    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.236    35.776    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.204    35.980    
                         clock uncertainty           -0.035    35.945    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.168    35.777    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.777    
                         arrival time                         -23.745    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.327ns  (logic 0.699ns (16.155%)  route 3.628ns (83.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 35.776 - 33.333 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 19.418 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.347    19.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.384    19.802 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.831    20.633    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.105    20.738 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.686    21.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.105    21.529 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           1.014    22.543    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.648 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.096    23.745    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.236    35.776    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.204    35.980    
                         clock uncertainty           -0.035    35.945    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.168    35.777    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.777    
                         arrival time                         -23.745    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.058ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.303ns  (logic 0.699ns (16.244%)  route 3.604ns (83.756%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 35.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 19.418 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.347    19.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.384    19.802 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.831    20.633    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.105    20.738 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.686    21.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.105    21.529 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           1.014    22.543    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.648 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.073    23.721    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y83         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.238    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y83         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.204    35.982    
                         clock uncertainty           -0.035    35.947    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.168    35.779    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.779    
                         arrival time                         -23.721    
  -------------------------------------------------------------------
                         slack                                 12.058    

Slack (MET) :             12.072ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.287ns  (logic 0.699ns (16.304%)  route 3.588ns (83.696%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 35.776 - 33.333 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 19.418 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.347    19.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.384    19.802 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.831    20.633    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.105    20.738 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.686    21.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.105    21.529 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           1.014    22.543    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.648 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.057    23.705    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.236    35.776    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.204    35.980    
                         clock uncertainty           -0.035    35.945    
    SLICE_X31Y81         FDCE (Setup_fdce_C_CE)      -0.168    35.777    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.777    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                 12.072    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.156ns  (logic 0.699ns (16.819%)  route 3.457ns (83.181%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 35.774 - 33.333 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 19.418 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.347    19.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.384    19.802 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.831    20.633    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.105    20.738 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.686    21.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.105    21.529 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           1.014    22.543    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.648 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.925    23.574    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y82         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.234    35.774    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y82         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.204    35.978    
                         clock uncertainty           -0.035    35.943    
    SLICE_X35Y82         FDCE (Setup_fdce_C_CE)      -0.168    35.775    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.775    
                         arrival time                         -23.574    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.406ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.013ns  (logic 0.699ns (17.420%)  route 3.314ns (82.580%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 35.777 - 33.333 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 19.418 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.347    19.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.384    19.802 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.831    20.633    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.105    20.738 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.686    21.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.105    21.529 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           1.014    22.543    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.648 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.782    23.430    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.237    35.777    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.263    36.040    
                         clock uncertainty           -0.035    36.005    
    SLICE_X37Y82         FDRE (Setup_fdre_C_CE)      -0.168    35.837    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.837    
                         arrival time                         -23.430    
  -------------------------------------------------------------------
                         slack                                 12.406    

Slack (MET) :             12.406ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.013ns  (logic 0.699ns (17.420%)  route 3.314ns (82.580%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 35.777 - 33.333 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 19.418 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.347    19.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.384    19.802 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.831    20.633    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.105    20.738 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.686    21.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.105    21.529 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           1.014    22.543    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.648 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.782    23.430    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.237    35.777    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y82         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.263    36.040    
                         clock uncertainty           -0.035    36.005    
    SLICE_X37Y82         FDRE (Setup_fdre_C_CE)      -0.168    35.837    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.837    
                         arrival time                         -23.430    
  -------------------------------------------------------------------
                         slack                                 12.406    

Slack (MET) :             12.661ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.792ns  (logic 0.699ns (18.436%)  route 3.093ns (81.564%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 35.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 19.418 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.347    19.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.384    19.802 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.831    20.633    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.105    20.738 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.686    21.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.105    21.529 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.811    22.340    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.445 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.764    23.209    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X46Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.238    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.263    36.041    
                         clock uncertainty           -0.035    36.006    
    SLICE_X46Y81         FDCE (Setup_fdce_C_CE)      -0.136    35.870    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.870    
                         arrival time                         -23.209    
  -------------------------------------------------------------------
                         slack                                 12.661    

Slack (MET) :             12.661ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.792ns  (logic 0.699ns (18.436%)  route 3.093ns (81.564%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 35.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 19.418 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.347    19.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.384    19.802 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.831    20.633    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.105    20.738 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.686    21.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.105    21.529 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.811    22.340    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.445 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.764    23.209    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X46Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.238    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y81         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.263    36.041    
                         clock uncertainty           -0.035    36.006    
    SLICE_X46Y81         FDCE (Setup_fdce_C_CE)      -0.136    35.870    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.870    
                         arrival time                         -23.209    
  -------------------------------------------------------------------
                         slack                                 12.661    

Slack (MET) :             12.785ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.632ns  (logic 0.699ns (19.247%)  route 2.933ns (80.753%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 35.775 - 33.333 ) 
    Source Clock Delay      (SCD):    2.751ns = ( 19.418 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.347    19.418    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.384    19.802 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.831    20.633    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.105    20.738 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.686    21.424    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.105    21.529 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           1.014    22.543    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.105    22.648 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.401    23.050    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y79         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.235    35.775    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y79         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.263    36.038    
                         clock uncertainty           -0.035    36.003    
    SLICE_X40Y79         FDCE (Setup_fdce_C_CE)      -0.168    35.835    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.835    
                         arrival time                         -23.050    
  -------------------------------------------------------------------
                         slack                                 12.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.384%)  route 0.191ns (50.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.554     1.179    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.191     1.510    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X48Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.555 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.555    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X48Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.820     1.552    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y77         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.374     1.179    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.091     1.270    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.777%)  route 0.220ns (54.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.181    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.220     1.542    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.587 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.587    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X48Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.555    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.375     1.181    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)         0.091     1.272    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.389%)  route 0.232ns (52.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.181    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.232     1.577    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X50Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.622 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.622    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X50Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.824     1.556    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.376     1.181    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.121     1.302    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.945%)  route 0.326ns (63.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.180ns = ( 17.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555    17.846    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.146    17.992 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.174    18.167    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.045    18.212 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.152    18.363    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.221    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.846    
    SLICE_X49Y79         FDCE (Hold_fdce_C_D)         0.077    17.923    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.923    
                         arrival time                          18.363    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.547ns  (logic 0.212ns (38.786%)  route 0.335ns (61.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.180ns = ( 17.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555    17.846    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.167    18.013 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.164    18.177    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X51Y79         LUT5 (Prop_lut5_I2_O)        0.045    18.222 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171    18.393    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.221    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.880    
    SLICE_X48Y79         FDRE (Hold_fdre_C_CE)       -0.032    17.848    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.848    
                         arrival time                          18.393    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.547ns  (logic 0.212ns (38.786%)  route 0.335ns (61.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.180ns = ( 17.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555    17.846    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.167    18.013 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.164    18.177    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X51Y79         LUT5 (Prop_lut5_I2_O)        0.045    18.222 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.171    18.393    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.221    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.880    
    SLICE_X48Y79         FDRE (Hold_fdre_C_CE)       -0.032    17.848    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.848    
                         arrival time                          18.393    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.598ns  (logic 0.212ns (35.425%)  route 0.386ns (64.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.180ns = ( 17.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555    17.846    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.167    18.013 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.164    18.177    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X51Y79         LUT5 (Prop_lut5_I2_O)        0.045    18.222 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.223    18.445    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.220    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.879    
    SLICE_X49Y78         FDRE (Hold_fdre_C_CE)       -0.032    17.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.847    
                         arrival time                          18.445    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.598ns  (logic 0.212ns (35.425%)  route 0.386ns (64.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.180ns = ( 17.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555    17.846    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.167    18.013 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.164    18.177    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X51Y79         LUT5 (Prop_lut5_I2_O)        0.045    18.222 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.223    18.445    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.220    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.879    
    SLICE_X49Y78         FDRE (Hold_fdre_C_CE)       -0.032    17.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.847    
                         arrival time                          18.445    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.598ns  (logic 0.212ns (35.425%)  route 0.386ns (64.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.180ns = ( 17.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555    17.846    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.167    18.013 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.164    18.177    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X51Y79         LUT5 (Prop_lut5_I2_O)        0.045    18.222 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.223    18.445    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.220    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.879    
    SLICE_X49Y78         FDRE (Hold_fdre_C_CE)       -0.032    17.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.847    
                         arrival time                          18.445    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.598ns  (logic 0.212ns (35.425%)  route 0.386ns (64.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.180ns = ( 17.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555    17.846    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X52Y79         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDCE (Prop_fdce_C_Q)         0.167    18.013 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.164    18.177    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X51Y79         LUT5 (Prop_lut5_I2_O)        0.045    18.222 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.223    18.445    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X49Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822    18.220    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y78         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.879    
    SLICE_X49Y78         FDRE (Hold_fdre_C_CE)       -0.032    17.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.847    
                         arrival time                          18.445    
  -------------------------------------------------------------------
                         slack                                  0.597    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y4  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X48Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X48Y77   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X49Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X48Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X49Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X48Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X49Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X49Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X49Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X48Y77   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X48Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X48Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X49Y77   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X49Y77   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X52Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X52Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X52Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X52Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X48Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X49Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X49Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X49Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X49Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X49Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X49Y78   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X49Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X49Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X50Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 2.386ns (30.539%)  route 5.427ns (69.461%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.353    -0.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X47Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.818     0.594    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.105     0.699 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.699    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.156 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.156    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.254 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.254    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.352 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.352    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.450 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.922     2.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.105     2.477 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.344     2.821    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.105     2.926 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.500     3.426    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.105     3.531 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.516     4.047    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.778 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.362     5.140    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.105     5.245 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.965     7.209    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.287     8.995    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.335     9.331    
                         clock uncertainty           -0.243     9.088    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.701    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 2.386ns (30.490%)  route 5.439ns (69.510%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 9.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.353    -0.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X47Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.818     0.594    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.105     0.699 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.699    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.156 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.156    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.254 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.254    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.352 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.352    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.450 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.922     2.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.105     2.477 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.344     2.821    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.105     2.926 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.500     3.426    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.105     3.531 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.516     4.047    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.778 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.362     5.140    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.105     5.245 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.977     7.222    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y8          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.302     9.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.335     9.346    
                         clock uncertainty           -0.243     9.103    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.716    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.386ns (30.726%)  route 5.380ns (69.274%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 9.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.353    -0.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X47Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.818     0.594    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.105     0.699 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.699    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.156 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.156    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.254 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.254    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.352 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.352    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.450 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.922     2.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.105     2.477 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.344     2.821    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.105     2.926 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.500     3.426    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.105     3.531 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.516     4.047    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.778 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.362     5.140    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.105     5.245 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.917     7.162    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.302     9.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.335     9.346    
                         clock uncertainty           -0.243     9.103    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.716    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 2.386ns (31.617%)  route 5.161ns (68.383%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 9.009 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.353    -0.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X47Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.818     0.594    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.105     0.699 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.699    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.156 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.156    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.254 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.254    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.352 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.352    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.450 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.922     2.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.105     2.477 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.344     2.821    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.105     2.926 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.500     3.426    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.105     3.531 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.516     4.047    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.778 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.362     5.140    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.105     5.245 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.698     6.943    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.301     9.009    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.335     9.345    
                         clock uncertainty           -0.243     9.102    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.715    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 2.386ns (31.714%)  route 5.138ns (68.286%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 8.996 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.353    -0.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X47Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.818     0.594    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.105     0.699 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.699    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.156 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.156    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.254 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.254    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.352 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.352    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.450 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.922     2.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.105     2.477 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.344     2.821    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.105     2.926 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.500     3.426    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.105     3.531 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.516     4.047    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.778 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.362     5.140    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.105     5.245 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.675     6.920    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.288     8.996    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.397    
                         clock uncertainty           -0.243     9.155    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.768    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 1.693ns (23.435%)  route 5.531ns (76.565%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 8.997 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.358    -0.599    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X54Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.398    -0.201 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[20]/Q
                         net (fo=1, routed)           1.378     1.177    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[9]
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.232     1.409 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.409    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.849 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.849    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.947 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.947    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.163 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          0.914     3.078    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X46Y90         LUT3 (Prop_lut3_I1_O)        0.309     3.387 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          3.239     6.626    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.289     8.997    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.335     9.333    
                         clock uncertainty           -0.243     9.090    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490     8.600    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 2.386ns (31.971%)  route 5.077ns (68.029%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 9.145 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.353    -0.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X47Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.818     0.594    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.105     0.699 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.699    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.156 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.156    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.254 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.254    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.352 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.352    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.450 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.922     2.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.105     2.477 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.344     2.821    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.105     2.926 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.500     3.426    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.105     3.531 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.516     4.047    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.778 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.362     5.140    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.105     5.245 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.615     6.859    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y22         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.438     9.145    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.488    
                         clock uncertainty           -0.243     9.245    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.858    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.386ns (32.858%)  route 4.875ns (67.142%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.353    -0.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X47Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.818     0.594    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.105     0.699 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.699    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.156 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.156    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.254 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.254    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.352 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.352    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.450 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.922     2.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.105     2.477 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.344     2.821    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.105     2.926 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.500     3.426    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.105     3.531 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.516     4.047    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.778 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.362     5.140    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.105     5.245 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.413     6.658    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.287     8.995    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.337    
                         clock uncertainty           -0.243     9.094    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.707    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 2.386ns (32.625%)  route 4.927ns (67.375%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 8.996 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.353    -0.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X47Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.379    -0.225 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.818     0.594    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.105     0.699 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.699    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.156 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.156    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.254 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.254    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.352 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.352    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.450 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.922     2.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.105     2.477 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.344     2.821    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X42Y83         LUT6 (Prop_lut6_I1_O)        0.105     2.926 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.500     3.426    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.105     3.531 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.516     4.047    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X35Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.778 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=7, routed)           0.362     5.140    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.105     5.245 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.465     6.710    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.288     8.996    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.397    
                         clock uncertainty           -0.243     9.155    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.768    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 1.715ns (24.882%)  route 5.178ns (75.118%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 8.997 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.358    -0.599    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X54Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.398    -0.201 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[20]/Q
                         net (fo=1, routed)           1.378     1.177    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[9]
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.232     1.409 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.409    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.849 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.849    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.947 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.947    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.163 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          0.760     2.923    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X46Y88         LUT3 (Prop_lut3_I1_O)        0.331     3.254 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=33, routed)          3.040     6.294    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.289     8.997    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.335     9.333    
                         clock uncertainty           -0.243     9.090    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.671     8.419    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.419    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  2.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.239%)  route 0.215ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.550    -0.624    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y77         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.215    -0.245    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[8]
    SLICE_X38Y78         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.817    -0.863    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y78         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[23]/C
                         clock pessimism              0.502    -0.361    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.052    -0.309    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.497%)  route 0.252ns (57.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=2, routed)           0.252    -0.227    FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awaddr[0]
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.182 r  FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1_n_0
    SLICE_X32Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.814    -0.866    FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.502    -0.364    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.092    -0.272    FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.559%)  route 0.141ns (52.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.562    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y94         FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDSE (Prop_fdse_C_Q)         0.128    -0.484 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.141    -0.343    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X42Y94         SRL16E                                       r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.831    -0.850    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y94         SRL16E                                       r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.274    -0.577    
    SLICE_X42Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.447    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.550    -0.624    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y77         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.053    -0.429    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[11]
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.384 r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.384    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X34Y77         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.815    -0.865    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y77         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.121    -0.490    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.360%)  route 0.275ns (59.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.549    -0.625    FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=2, routed)           0.275    -0.209    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[7]
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.045    -0.164 r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.814    -0.866    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y76         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism              0.502    -0.364    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.091    -0.273    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.551    -0.623    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y79         FDRE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.223    -0.259    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/lpf_int
    SLICE_X39Y79         FDSE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.818    -0.862    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y79         FDSE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/C
                         clock pessimism              0.502    -0.360    
    SLICE_X39Y79         FDSE (Hold_fdse_C_S)        -0.018    -0.378    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.551    -0.623    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y79         FDRE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.223    -0.259    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/lpf_int
    SLICE_X39Y79         FDSE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.818    -0.862    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y79         FDSE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
                         clock pessimism              0.502    -0.360    
    SLICE_X39Y79         FDSE (Hold_fdse_C_S)        -0.018    -0.378    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.551    -0.623    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y79         FDRE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.223    -0.259    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/lpf_int
    SLICE_X39Y79         FDSE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.818    -0.862    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y79         FDSE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.502    -0.360    
    SLICE_X39Y79         FDSE (Hold_fdse_C_S)        -0.018    -0.378    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.551    -0.623    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y79         FDRE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.223    -0.259    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/lpf_int
    SLICE_X39Y79         FDSE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.818    -0.862    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y79         FDSE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/C
                         clock pessimism              0.502    -0.360    
    SLICE_X39Y79         FDSE (Hold_fdse_C_S)        -0.018    -0.378    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.551    -0.623    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y79         FDRE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.223    -0.259    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/lpf_int
    SLICE_X39Y79         FDRE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.818    -0.862    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y79         FDRE                                         r  FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.502    -0.360    
    SLICE_X39Y79         FDRE (Hold_fdre_C_R)        -0.018    -0.378    FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y14     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y14     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y10     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y10     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y21     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y21     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y11     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y11     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y95     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y95     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y95     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y95     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y95     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y95     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y95     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y95     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y91     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y91     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y87     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y87     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y87     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y87     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y87     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y87     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y87     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X54Y87     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y89     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y89     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       12.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.137ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 2.731ns (37.013%)  route 4.647ns (62.987%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 19.016 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.723     3.274    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X63Y80         LUT5 (Prop_lut5_I3_O)        0.119     3.393 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_16/O
                         net (fo=2, routed)           0.710     4.103    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock1__3
    SLICE_X62Y80         LUT6 (Prop_lut6_I4_O)        0.267     4.370 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.694     5.064    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.105     5.169 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_8/O
                         net (fo=18, routed)          0.845     6.014    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int1__0
    SLICE_X59Y79         LUT3 (Prop_lut3_I1_O)        0.115     6.129 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[7]_i_1/O
                         net (fo=2, routed)           0.675     6.805    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[7]
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.308    19.016    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.401    19.417    
                         clock uncertainty           -0.264    19.154    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)       -0.212    18.942    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                 12.137    

Slack (MET) :             12.146ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 2.545ns (34.334%)  route 4.868ns (65.666%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 19.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.723     3.274    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X63Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_15/O
                         net (fo=2, routed)           0.668     4.047    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock134_out__3
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.105     4.152 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.981     5.133    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.105     5.238 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_3/O
                         net (fo=8, routed)           0.956     6.194    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.299 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.540     6.839    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X61Y80         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.307    19.015    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X61Y80         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]/C
                         clock pessimism              0.401    19.416    
                         clock uncertainty           -0.264    19.153    
    SLICE_X61Y80         FDRE (Setup_fdre_C_CE)      -0.168    18.985    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                 12.146    

Slack (MET) :             12.146ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 2.545ns (34.334%)  route 4.868ns (65.666%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 19.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.723     3.274    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X63Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_15/O
                         net (fo=2, routed)           0.668     4.047    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock134_out__3
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.105     4.152 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.981     5.133    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.105     5.238 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_3/O
                         net (fo=8, routed)           0.956     6.194    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.299 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.540     6.839    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X61Y80         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.307    19.015    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X61Y80         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/C
                         clock pessimism              0.401    19.416    
                         clock uncertainty           -0.264    19.153    
    SLICE_X61Y80         FDRE (Setup_fdre_C_CE)      -0.168    18.985    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                 12.146    

Slack (MET) :             12.297ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 2.545ns (35.040%)  route 4.718ns (64.960%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 19.016 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.723     3.274    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X63Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_15/O
                         net (fo=2, routed)           0.668     4.047    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock134_out__3
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.105     4.152 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.981     5.133    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.105     5.238 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_3/O
                         net (fo=8, routed)           0.956     6.194    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.299 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.390     6.689    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.308    19.016    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X61Y81         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]/C
                         clock pessimism              0.401    19.417    
                         clock uncertainty           -0.264    19.154    
    SLICE_X61Y81         FDRE (Setup_fdre_C_CE)      -0.168    18.986    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                 12.297    

Slack (MET) :             12.297ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 2.545ns (35.040%)  route 4.718ns (64.960%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 19.016 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.723     3.274    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X63Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_15/O
                         net (fo=2, routed)           0.668     4.047    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock134_out__3
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.105     4.152 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.981     5.133    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.105     5.238 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_3/O
                         net (fo=8, routed)           0.956     6.194    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.299 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.390     6.689    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.308    19.016    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X61Y81         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/C
                         clock pessimism              0.401    19.417    
                         clock uncertainty           -0.264    19.154    
    SLICE_X61Y81         FDRE (Setup_fdre_C_CE)      -0.168    18.986    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                 12.297    

Slack (MET) :             12.388ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 2.545ns (35.484%)  route 4.627ns (64.516%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 19.017 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.723     3.274    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X63Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_15/O
                         net (fo=2, routed)           0.668     4.047    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock134_out__3
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.105     4.152 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.981     5.133    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.105     5.238 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_3/O
                         net (fo=8, routed)           0.956     6.194    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.299 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.299     6.598    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X61Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.309    19.017    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X61Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]/C
                         clock pessimism              0.401    19.418    
                         clock uncertainty           -0.264    19.155    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.168    18.987    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.987    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                 12.388    

Slack (MET) :             12.388ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 2.545ns (35.484%)  route 4.627ns (64.516%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 19.017 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.723     3.274    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X63Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_15/O
                         net (fo=2, routed)           0.668     4.047    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock134_out__3
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.105     4.152 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.981     5.133    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.105     5.238 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_3/O
                         net (fo=8, routed)           0.956     6.194    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.299 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.299     6.598    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X61Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.309    19.017    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X61Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/C
                         clock pessimism              0.401    19.418    
                         clock uncertainty           -0.264    19.155    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.168    18.987    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.987    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                 12.388    

Slack (MET) :             12.394ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_3_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 2.545ns (35.525%)  route 4.619ns (64.475%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 19.014 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.723     3.274    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X63Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_15/O
                         net (fo=2, routed)           0.668     4.047    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock134_out__3
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.105     4.152 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.981     5.133    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.105     5.238 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_3/O
                         net (fo=8, routed)           0.741     5.979    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X63Y81         LUT5 (Prop_lut5_I4_O)        0.105     6.084 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_3_i_1/O
                         net (fo=1, routed)           0.506     6.590    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_30_out
    SLICE_X61Y79         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_3_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.306    19.014    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X61Y79         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_3_reg/C
                         clock pessimism              0.401    19.415    
                         clock uncertainty           -0.264    19.152    
    SLICE_X61Y79         FDRE (Setup_fdre_C_CE)      -0.168    18.984    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_3_reg
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 12.394    

Slack (MET) :             12.420ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 2.545ns (35.484%)  route 4.627ns (64.516%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 19.017 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.723     3.274    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X63Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_15/O
                         net (fo=2, routed)           0.668     4.047    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock134_out__3
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.105     4.152 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.981     5.133    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.105     5.238 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_3/O
                         net (fo=8, routed)           0.956     6.194    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.299 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.299     6.598    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.309    19.017    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X60Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/C
                         clock pessimism              0.401    19.418    
                         clock uncertainty           -0.264    19.155    
    SLICE_X60Y82         FDRE (Setup_fdre_C_CE)      -0.136    19.019    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.019    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                 12.420    

Slack (MET) :             12.420ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 2.545ns (35.484%)  route 4.627ns (64.516%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 19.017 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.383    -0.574    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y28         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.551 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.723     3.274    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X63Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_15/O
                         net (fo=2, routed)           0.668     4.047    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock134_out__3
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.105     4.152 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_9/O
                         net (fo=3, routed)           0.981     5.133    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.105     5.238 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_3/O
                         net (fo=8, routed)           0.956     6.194    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.299 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.299     6.598    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.309    19.017    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X60Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/C
                         clock pessimism              0.401    19.418    
                         clock uncertainty           -0.264    19.155    
    SLICE_X60Y82         FDRE (Setup_fdre_C_CE)      -0.136    19.019    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.019    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                 12.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ADC_ch1/samples_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[0]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.681%)  route 0.260ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.561    -0.613    ADC_ch1/clk
    SLICE_X8Y33          FDRE                                         r  ADC_ch1/samples_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  ADC_ch1/samples_reg_reg[8]/Q
                         net (fo=2, routed)           0.260    -0.189    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/din[0]
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.869    -0.812    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.253    -0.558    
    RAMB36_X0Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[0])
                                                      0.296    -0.262    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.297%)  route 0.270ns (65.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.554    -0.620    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.270    -0.209    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.821    -0.859    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.298    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.297%)  route 0.270ns (65.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.554    -0.620    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.270    -0.209    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.821    -0.859    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.298    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.297%)  route 0.270ns (65.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.554    -0.620    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.270    -0.209    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.821    -0.859    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.298    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.297%)  route 0.270ns (65.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.554    -0.620    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.270    -0.209    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.821    -0.859    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.298    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.297%)  route 0.270ns (65.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.554    -0.620    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.270    -0.209    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.821    -0.859    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.298    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.297%)  route 0.270ns (65.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.554    -0.620    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.270    -0.209    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.821    -0.859    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.298    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.297%)  route 0.270ns (65.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.554    -0.620    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.270    -0.209    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X52Y77         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.821    -0.859    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y77         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y77         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.298    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.297%)  route 0.270ns (65.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.554    -0.620    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.270    -0.209    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD1
    SLICE_X52Y77         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.821    -0.859    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y77         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y77         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.298    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.755%)  route 0.277ns (66.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.554    -0.620    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X53Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=23, routed)          0.277    -0.202    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD0
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.821    -0.859    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y77         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.253    -0.607    
    SLICE_X52Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.297    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y6      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y6      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y7      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y8      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y2      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y0      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y2      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y1      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X2Y3      FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X2Y6      FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y75     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y75     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y75     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y75     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y75     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y75     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y75     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y75     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X52Y77     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       25.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.472ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        74.209ns  (logic 32.854ns (44.272%)  route 41.355ns (55.728%))
  Logic Levels:           191  (CARRY4=155 LUT1=2 LUT2=5 LUT3=1 LUT4=4 LUT5=21 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 98.945 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X48Y61         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/Q
                         net (fo=6, routed)           1.321     1.068    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Q[7]
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.240     1.308 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37/O
                         net (fo=1, routed)           0.000     1.308    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.640 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.640    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.738    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.954 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           2.140     4.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.309     4.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.532     4.935    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.040 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          3.507     8.547    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     8.652 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.888     9.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.105     9.645 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.255     9.900    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.394 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.394    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.651 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/O[1]
                         net (fo=30, routed)          1.960    12.611    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_6
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.245    12.856 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_64/O
                         net (fo=1, routed)           0.000    12.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_101_0[2]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.384 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.384    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.555    14.130    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.261    14.391 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    14.391    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.835 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.835    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.935 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.935    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.035 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.135 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.995    16.229    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.105    16.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    16.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.791 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.791    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.889 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.889    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.987 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.987    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.952    18.135    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.105    18.240 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_113/O
                         net (fo=1, routed)           0.000    18.240    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_110[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.980    19.944    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    20.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    20.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          0.834    21.731    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.105    21.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107/O
                         net (fo=1, routed)           0.000    21.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79/CO[3]
                         net (fo=1, routed)           0.000    22.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.480 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          1.040    23.720    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.105    23.825 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    23.825    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.282 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.478 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.478    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.576 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.576    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.908    25.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.105    25.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    25.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          0.920    27.457    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.105    27.562 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32/O
                         net (fo=1, routed)           0.000    27.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.215    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.411 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          0.976    29.387    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.105    29.492 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    29.492    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.336 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.962    31.298    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.105    31.403 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    31.403    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.056    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.154 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.154    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.956    33.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.105    33.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    33.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.356    35.519    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.105    35.624 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    35.624    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.081 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          0.942    37.415    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.105    37.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    37.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.977 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.075    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.173 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.173    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.271 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.271    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.369 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.818    39.187    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.105    39.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    39.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.942    41.078    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.105    41.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    41.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.640 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.640    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.738 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.738    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.934 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.934    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.032 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.810    42.842    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.105    42.947 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    42.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.502 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.502    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.154    44.949    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    45.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.527 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.527    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.625    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.821 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          1.210    47.031    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.105    47.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    47.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.680    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.780 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.780    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.880 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.880    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.126    49.106    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    49.211 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    49.211    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.668 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.668    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.766 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.766    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.864 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.962 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.060 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.073    51.133    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105    51.238 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    51.238    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.891    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.893    52.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X52Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    53.474 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.474    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.574    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.674    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.774 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.774    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.874 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.049    54.923    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.105    55.028 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193/O
                         net (fo=1, routed)           0.000    55.028    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150/CO[3]
                         net (fo=1, routed)           0.000    55.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          0.959    56.836    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.105    56.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.941    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.496 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    57.496    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.594 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.594    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.692 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.692    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.790 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.825    58.615    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X56Y60         LUT2 (Prop_lut2_I1_O)        0.105    58.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    58.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.264 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    59.264    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    59.542 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/O[0]
                         net (fo=2, routed)           0.940    60.481    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_52[1]
    SLICE_X56Y68         LUT5 (Prop_lut5_I4_O)        0.238    60.719 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_98/O
                         net (fo=1, routed)           0.000    60.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_94[1]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.163 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.163    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.263 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          0.997    62.261    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.105    62.366 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    62.366    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    62.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.921    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    63.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          1.094    64.309    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.105    64.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    64.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.858 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    64.858    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    64.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    65.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.158 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.158    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.258 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          0.959    66.217    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.105    66.322 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_216/O
                         net (fo=1, routed)           0.000    66.322    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_0[0]
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    66.877    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.975 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    66.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.073 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.073    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.263 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.258    67.521    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X50Y68         LUT1 (Prop_lut1_I0_O)        0.261    67.782 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.511    68.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    68.772 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.870 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.870    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.066 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.262 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.262    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.522 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.913    70.435    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I3_O)        0.278    70.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.890    71.603    PhaseHydrophones/u_SNR_Check/u_Division/Multiply_Accumulate_out1_reg[26]_0
    SLICE_X53Y70         LUT5 (Prop_lut5_I2_O)        0.283    71.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_1/O
                         net (fo=3, routed)           0.472    72.358    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[2]
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.105    72.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_3/O
                         net (fo=1, routed)           0.485    72.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_3_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    73.377 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    73.377    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.477 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    73.477    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    73.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000    73.608    PhaseHydrophones/u_SNR_Check/u_Division/Relational_Operator_relop1
    SLICE_X50Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.237    98.945    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X50Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/C
                         clock pessimism              0.401    99.346    
                         clock uncertainty           -0.354    98.992    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)        0.089    99.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         99.081    
                         arrival time                         -73.608    
  -------------------------------------------------------------------
                         slack                                 25.472    

Slack (MET) :             26.502ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        73.117ns  (logic 32.193ns (44.029%)  route 40.924ns (55.971%))
  Logic Levels:           188  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=21 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 98.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X48Y61         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/Q
                         net (fo=6, routed)           1.321     1.068    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Q[7]
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.240     1.308 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37/O
                         net (fo=1, routed)           0.000     1.308    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.640 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.640    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.738    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.954 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           2.140     4.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.309     4.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.532     4.935    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.040 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          3.507     8.547    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     8.652 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.888     9.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.105     9.645 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.255     9.900    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.394 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.394    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.651 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/O[1]
                         net (fo=30, routed)          1.960    12.611    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_6
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.245    12.856 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_64/O
                         net (fo=1, routed)           0.000    12.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_101_0[2]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.384 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.384    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.555    14.130    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.261    14.391 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    14.391    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.835 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.835    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.935 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.935    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.035 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.135 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.995    16.229    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.105    16.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    16.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.791 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.791    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.889 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.889    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.987 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.987    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.952    18.135    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.105    18.240 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_113/O
                         net (fo=1, routed)           0.000    18.240    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_110[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.980    19.944    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    20.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    20.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          0.834    21.731    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.105    21.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107/O
                         net (fo=1, routed)           0.000    21.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79/CO[3]
                         net (fo=1, routed)           0.000    22.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.480 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          1.040    23.720    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.105    23.825 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    23.825    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.282 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.478 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.478    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.576 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.576    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.908    25.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.105    25.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    25.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          0.920    27.457    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.105    27.562 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32/O
                         net (fo=1, routed)           0.000    27.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.215    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.411 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          0.976    29.387    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.105    29.492 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    29.492    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.336 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.962    31.298    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.105    31.403 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    31.403    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.056    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.154 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.154    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.956    33.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.105    33.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    33.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.356    35.519    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.105    35.624 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    35.624    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.081 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          0.942    37.415    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.105    37.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    37.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.977 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.075    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.173 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.173    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.271 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.271    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.369 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.818    39.187    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.105    39.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    39.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.942    41.078    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.105    41.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    41.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.640 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.640    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.738 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.738    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.934 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.934    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.032 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.810    42.842    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.105    42.947 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    42.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.502 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.502    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.154    44.949    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    45.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.527 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.527    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.625    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.821 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          1.210    47.031    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.105    47.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    47.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.680    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.780 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.780    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.880 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.880    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.126    49.106    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    49.211 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    49.211    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.668 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.668    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.766 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.766    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.864 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.962 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.060 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.073    51.133    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105    51.238 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    51.238    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.891    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.893    52.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X52Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    53.474 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.474    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.574    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.674    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.774 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.774    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.874 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.049    54.923    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.105    55.028 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193/O
                         net (fo=1, routed)           0.000    55.028    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150/CO[3]
                         net (fo=1, routed)           0.000    55.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          0.959    56.836    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.105    56.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.941    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.496 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    57.496    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.594 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.594    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.692 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.692    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.790 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.825    58.615    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X56Y60         LUT2 (Prop_lut2_I1_O)        0.105    58.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    58.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.264 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    59.264    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    59.542 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/O[0]
                         net (fo=2, routed)           0.940    60.481    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_52[1]
    SLICE_X56Y68         LUT5 (Prop_lut5_I4_O)        0.238    60.719 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_98/O
                         net (fo=1, routed)           0.000    60.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_94[1]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.163 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.163    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.263 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          0.997    62.261    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.105    62.366 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    62.366    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    62.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.921    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    63.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          1.094    64.309    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.105    64.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    64.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.858 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    64.858    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    64.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    65.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.158 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.158    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.258 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          0.959    66.217    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.105    66.322 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_216/O
                         net (fo=1, routed)           0.000    66.322    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_0[0]
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    66.877    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.975 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    66.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.073 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.073    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.263 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.258    67.521    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X50Y68         LUT1 (Prop_lut1_I0_O)        0.261    67.782 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.511    68.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    68.772 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.870 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.870    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.066 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.262 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.262    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.522 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.913    70.435    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I3_O)        0.278    70.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.442    71.155    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/p_1_in
    SLICE_X53Y69         LUT5 (Prop_lut5_I3_O)        0.283    71.438 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_3/O
                         net (fo=38, routed)          0.974    72.412    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]
    SLICE_X47Y72         LUT3 (Prop_lut3_I1_O)        0.105    72.517 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[14]_i_1/O
                         net (fo=1, routed)           0.000    72.517    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[10]
    SLICE_X47Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.234    98.942    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]/C
                         clock pessimism              0.401    99.343    
                         clock uncertainty           -0.354    98.989    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.030    99.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]
  -------------------------------------------------------------------
                         required time                         99.019    
                         arrival time                         -72.517    
  -------------------------------------------------------------------
                         slack                                 26.502    

Slack (MET) :             26.520ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        73.138ns  (logic 32.214ns (44.045%)  route 40.924ns (55.955%))
  Logic Levels:           188  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=21 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 98.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X48Y61         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/Q
                         net (fo=6, routed)           1.321     1.068    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Q[7]
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.240     1.308 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37/O
                         net (fo=1, routed)           0.000     1.308    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.640 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.640    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.738    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.954 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           2.140     4.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.309     4.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.532     4.935    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.040 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          3.507     8.547    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     8.652 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.888     9.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.105     9.645 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.255     9.900    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.394 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.394    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.651 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/O[1]
                         net (fo=30, routed)          1.960    12.611    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_6
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.245    12.856 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_64/O
                         net (fo=1, routed)           0.000    12.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_101_0[2]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.384 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.384    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.555    14.130    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.261    14.391 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    14.391    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.835 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.835    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.935 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.935    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.035 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.135 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.995    16.229    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.105    16.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    16.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.791 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.791    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.889 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.889    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.987 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.987    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.952    18.135    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.105    18.240 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_113/O
                         net (fo=1, routed)           0.000    18.240    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_110[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.980    19.944    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    20.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    20.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          0.834    21.731    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.105    21.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107/O
                         net (fo=1, routed)           0.000    21.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79/CO[3]
                         net (fo=1, routed)           0.000    22.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.480 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          1.040    23.720    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.105    23.825 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    23.825    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.282 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.478 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.478    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.576 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.576    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.908    25.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.105    25.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    25.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          0.920    27.457    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.105    27.562 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32/O
                         net (fo=1, routed)           0.000    27.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.215    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.411 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          0.976    29.387    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.105    29.492 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    29.492    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.336 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.962    31.298    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.105    31.403 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    31.403    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.056    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.154 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.154    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.956    33.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.105    33.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    33.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.356    35.519    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.105    35.624 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    35.624    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.081 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          0.942    37.415    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.105    37.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    37.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.977 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.075    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.173 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.173    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.271 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.271    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.369 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.818    39.187    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.105    39.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    39.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.942    41.078    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.105    41.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    41.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.640 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.640    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.738 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.738    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.934 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.934    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.032 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.810    42.842    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.105    42.947 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    42.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.502 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.502    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.154    44.949    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    45.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.527 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.527    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.625    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.821 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          1.210    47.031    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.105    47.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    47.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.680    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.780 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.780    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.880 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.880    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.126    49.106    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    49.211 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    49.211    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.668 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.668    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.766 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.766    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.864 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.962 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.060 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.073    51.133    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105    51.238 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    51.238    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.891    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.893    52.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X52Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    53.474 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.474    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.574    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.674    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.774 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.774    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.874 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.049    54.923    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.105    55.028 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193/O
                         net (fo=1, routed)           0.000    55.028    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150/CO[3]
                         net (fo=1, routed)           0.000    55.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          0.959    56.836    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.105    56.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.941    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.496 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    57.496    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.594 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.594    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.692 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.692    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.790 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.825    58.615    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X56Y60         LUT2 (Prop_lut2_I1_O)        0.105    58.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    58.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.264 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    59.264    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    59.542 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/O[0]
                         net (fo=2, routed)           0.940    60.481    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_52[1]
    SLICE_X56Y68         LUT5 (Prop_lut5_I4_O)        0.238    60.719 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_98/O
                         net (fo=1, routed)           0.000    60.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_94[1]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.163 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.163    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.263 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          0.997    62.261    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.105    62.366 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    62.366    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    62.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.921    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    63.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          1.094    64.309    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.105    64.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    64.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.858 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    64.858    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    64.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    65.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.158 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.158    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.258 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          0.959    66.217    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.105    66.322 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_216/O
                         net (fo=1, routed)           0.000    66.322    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_0[0]
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    66.877    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.975 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    66.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.073 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.073    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.263 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.258    67.521    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X50Y68         LUT1 (Prop_lut1_I0_O)        0.261    67.782 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.511    68.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    68.772 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.870 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.870    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.066 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.262 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.262    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.522 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.913    70.435    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I3_O)        0.278    70.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.442    71.155    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/p_1_in
    SLICE_X53Y69         LUT5 (Prop_lut5_I3_O)        0.283    71.438 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_3/O
                         net (fo=38, routed)          0.974    72.412    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]
    SLICE_X47Y72         LUT3 (Prop_lut3_I1_O)        0.126    72.538 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_1/O
                         net (fo=1, routed)           0.000    72.538    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[11]
    SLICE_X47Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.234    98.942    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]/C
                         clock pessimism              0.401    99.343    
                         clock uncertainty           -0.354    98.989    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.069    99.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]
  -------------------------------------------------------------------
                         required time                         99.058    
                         arrival time                         -72.538    
  -------------------------------------------------------------------
                         slack                                 26.520    

Slack (MET) :             26.556ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        73.065ns  (logic 32.193ns (44.061%)  route 40.872ns (55.939%))
  Logic Levels:           188  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=21 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 98.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X48Y61         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/Q
                         net (fo=6, routed)           1.321     1.068    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Q[7]
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.240     1.308 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37/O
                         net (fo=1, routed)           0.000     1.308    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.640 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.640    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.738    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.954 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           2.140     4.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.309     4.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.532     4.935    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.040 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          3.507     8.547    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     8.652 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.888     9.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.105     9.645 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.255     9.900    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.394 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.394    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.651 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/O[1]
                         net (fo=30, routed)          1.960    12.611    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_6
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.245    12.856 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_64/O
                         net (fo=1, routed)           0.000    12.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_101_0[2]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.384 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.384    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.555    14.130    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.261    14.391 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    14.391    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.835 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.835    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.935 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.935    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.035 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.135 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.995    16.229    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.105    16.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    16.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.791 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.791    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.889 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.889    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.987 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.987    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.952    18.135    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.105    18.240 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_113/O
                         net (fo=1, routed)           0.000    18.240    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_110[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.980    19.944    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    20.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    20.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          0.834    21.731    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.105    21.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107/O
                         net (fo=1, routed)           0.000    21.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79/CO[3]
                         net (fo=1, routed)           0.000    22.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.480 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          1.040    23.720    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.105    23.825 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    23.825    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.282 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.478 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.478    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.576 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.576    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.908    25.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.105    25.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    25.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          0.920    27.457    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.105    27.562 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32/O
                         net (fo=1, routed)           0.000    27.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.215    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.411 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          0.976    29.387    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.105    29.492 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    29.492    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.336 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.962    31.298    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.105    31.403 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    31.403    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.056    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.154 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.154    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.956    33.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.105    33.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    33.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.356    35.519    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.105    35.624 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    35.624    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.081 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          0.942    37.415    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.105    37.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    37.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.977 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.075    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.173 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.173    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.271 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.271    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.369 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.818    39.187    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.105    39.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    39.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.942    41.078    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.105    41.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    41.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.640 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.640    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.738 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.738    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.934 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.934    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.032 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.810    42.842    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.105    42.947 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    42.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.502 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.502    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.154    44.949    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    45.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.527 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.527    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.625    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.821 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          1.210    47.031    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.105    47.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    47.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.680    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.780 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.780    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.880 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.880    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.126    49.106    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    49.211 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    49.211    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.668 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.668    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.766 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.766    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.864 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.962 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.060 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.073    51.133    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105    51.238 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    51.238    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.891    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.893    52.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X52Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    53.474 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.474    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.574    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.674    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.774 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.774    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.874 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.049    54.923    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.105    55.028 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193/O
                         net (fo=1, routed)           0.000    55.028    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150/CO[3]
                         net (fo=1, routed)           0.000    55.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          0.959    56.836    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.105    56.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.941    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.496 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    57.496    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.594 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.594    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.692 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.692    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.790 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.825    58.615    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X56Y60         LUT2 (Prop_lut2_I1_O)        0.105    58.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    58.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.264 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    59.264    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    59.542 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/O[0]
                         net (fo=2, routed)           0.940    60.481    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_52[1]
    SLICE_X56Y68         LUT5 (Prop_lut5_I4_O)        0.238    60.719 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_98/O
                         net (fo=1, routed)           0.000    60.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_94[1]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.163 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.163    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.263 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          0.997    62.261    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.105    62.366 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    62.366    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    62.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.921    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    63.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          1.094    64.309    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.105    64.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    64.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.858 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    64.858    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    64.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    65.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.158 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.158    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.258 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          0.959    66.217    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.105    66.322 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_216/O
                         net (fo=1, routed)           0.000    66.322    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_0[0]
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    66.877    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.975 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    66.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.073 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.073    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.263 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.258    67.521    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X50Y68         LUT1 (Prop_lut1_I0_O)        0.261    67.782 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.511    68.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    68.772 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.870 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.870    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.066 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.262 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.262    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.522 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.913    70.435    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I3_O)        0.278    70.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.442    71.155    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/p_1_in
    SLICE_X53Y69         LUT5 (Prop_lut5_I3_O)        0.283    71.438 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_3/O
                         net (fo=38, routed)          0.922    72.360    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]
    SLICE_X47Y71         LUT3 (Prop_lut3_I1_O)        0.105    72.465 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_1/O
                         net (fo=1, routed)           0.000    72.465    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[8]
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.234    98.942    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/C
                         clock pessimism              0.401    99.343    
                         clock uncertainty           -0.354    98.989    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)        0.032    99.021    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]
  -------------------------------------------------------------------
                         required time                         99.021    
                         arrival time                         -72.465    
  -------------------------------------------------------------------
                         slack                                 26.556    

Slack (MET) :             26.558ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        73.061ns  (logic 32.193ns (44.063%)  route 40.868ns (55.937%))
  Logic Levels:           188  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=21 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 98.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X48Y61         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/Q
                         net (fo=6, routed)           1.321     1.068    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Q[7]
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.240     1.308 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37/O
                         net (fo=1, routed)           0.000     1.308    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.640 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.640    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.738    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.954 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           2.140     4.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.309     4.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.532     4.935    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.040 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          3.507     8.547    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     8.652 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.888     9.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.105     9.645 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.255     9.900    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.394 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.394    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.651 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/O[1]
                         net (fo=30, routed)          1.960    12.611    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_6
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.245    12.856 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_64/O
                         net (fo=1, routed)           0.000    12.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_101_0[2]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.384 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.384    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.555    14.130    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.261    14.391 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    14.391    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.835 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.835    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.935 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.935    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.035 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.135 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.995    16.229    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.105    16.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    16.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.791 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.791    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.889 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.889    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.987 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.987    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.952    18.135    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.105    18.240 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_113/O
                         net (fo=1, routed)           0.000    18.240    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_110[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.980    19.944    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    20.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    20.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          0.834    21.731    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.105    21.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107/O
                         net (fo=1, routed)           0.000    21.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79/CO[3]
                         net (fo=1, routed)           0.000    22.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.480 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          1.040    23.720    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.105    23.825 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    23.825    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.282 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.478 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.478    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.576 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.576    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.908    25.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.105    25.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    25.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          0.920    27.457    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.105    27.562 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32/O
                         net (fo=1, routed)           0.000    27.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.215    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.411 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          0.976    29.387    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.105    29.492 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    29.492    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.336 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.962    31.298    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.105    31.403 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    31.403    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.056    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.154 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.154    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.956    33.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.105    33.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    33.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.356    35.519    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.105    35.624 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    35.624    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.081 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          0.942    37.415    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.105    37.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    37.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.977 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.075    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.173 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.173    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.271 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.271    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.369 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.818    39.187    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.105    39.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    39.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.942    41.078    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.105    41.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    41.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.640 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.640    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.738 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.738    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.934 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.934    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.032 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.810    42.842    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.105    42.947 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    42.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.502 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.502    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.154    44.949    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    45.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.527 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.527    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.625    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.821 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          1.210    47.031    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.105    47.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    47.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.680    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.780 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.780    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.880 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.880    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.126    49.106    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    49.211 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    49.211    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.668 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.668    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.766 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.766    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.864 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.962 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.060 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.073    51.133    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105    51.238 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    51.238    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.891    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.893    52.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X52Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    53.474 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.474    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.574    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.674    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.774 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.774    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.874 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.049    54.923    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.105    55.028 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193/O
                         net (fo=1, routed)           0.000    55.028    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150/CO[3]
                         net (fo=1, routed)           0.000    55.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          0.959    56.836    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.105    56.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.941    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.496 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    57.496    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.594 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.594    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.692 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.692    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.790 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.825    58.615    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X56Y60         LUT2 (Prop_lut2_I1_O)        0.105    58.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    58.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.264 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    59.264    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    59.542 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/O[0]
                         net (fo=2, routed)           0.940    60.481    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_52[1]
    SLICE_X56Y68         LUT5 (Prop_lut5_I4_O)        0.238    60.719 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_98/O
                         net (fo=1, routed)           0.000    60.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_94[1]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.163 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.163    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.263 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          0.997    62.261    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.105    62.366 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    62.366    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    62.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.921    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    63.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          1.094    64.309    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.105    64.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    64.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.858 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    64.858    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    64.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    65.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.158 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.158    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.258 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          0.959    66.217    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.105    66.322 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_216/O
                         net (fo=1, routed)           0.000    66.322    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_0[0]
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    66.877    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.975 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    66.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.073 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.073    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.263 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.258    67.521    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X50Y68         LUT1 (Prop_lut1_I0_O)        0.261    67.782 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.511    68.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    68.772 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.870 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.870    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.066 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.262 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.262    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.522 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.913    70.435    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I3_O)        0.278    70.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.442    71.155    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/p_1_in
    SLICE_X53Y69         LUT5 (Prop_lut5_I3_O)        0.283    71.438 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_3/O
                         net (fo=38, routed)          0.918    72.356    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]
    SLICE_X47Y71         LUT3 (Prop_lut3_I1_O)        0.105    72.461 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[10]_i_1/O
                         net (fo=1, routed)           0.000    72.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[6]
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.234    98.942    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/C
                         clock pessimism              0.401    99.343    
                         clock uncertainty           -0.354    98.989    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)        0.030    99.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         99.019    
                         arrival time                         -72.461    
  -------------------------------------------------------------------
                         slack                                 26.558    

Slack (MET) :             26.573ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        73.085ns  (logic 32.213ns (44.076%)  route 40.872ns (55.924%))
  Logic Levels:           188  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=21 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 98.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X48Y61         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/Q
                         net (fo=6, routed)           1.321     1.068    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Q[7]
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.240     1.308 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37/O
                         net (fo=1, routed)           0.000     1.308    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.640 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.640    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.738    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.954 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           2.140     4.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.309     4.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.532     4.935    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.040 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          3.507     8.547    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     8.652 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.888     9.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.105     9.645 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.255     9.900    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.394 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.394    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.651 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/O[1]
                         net (fo=30, routed)          1.960    12.611    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_6
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.245    12.856 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_64/O
                         net (fo=1, routed)           0.000    12.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_101_0[2]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.384 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.384    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.555    14.130    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.261    14.391 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    14.391    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.835 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.835    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.935 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.935    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.035 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.135 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.995    16.229    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.105    16.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    16.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.791 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.791    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.889 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.889    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.987 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.987    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.952    18.135    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.105    18.240 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_113/O
                         net (fo=1, routed)           0.000    18.240    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_110[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.980    19.944    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    20.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    20.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          0.834    21.731    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.105    21.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107/O
                         net (fo=1, routed)           0.000    21.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79/CO[3]
                         net (fo=1, routed)           0.000    22.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.480 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          1.040    23.720    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.105    23.825 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    23.825    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.282 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.478 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.478    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.576 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.576    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.908    25.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.105    25.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    25.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          0.920    27.457    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.105    27.562 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32/O
                         net (fo=1, routed)           0.000    27.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.215    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.411 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          0.976    29.387    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.105    29.492 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    29.492    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.336 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.962    31.298    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.105    31.403 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    31.403    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.056    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.154 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.154    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.956    33.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.105    33.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    33.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.356    35.519    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.105    35.624 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    35.624    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.081 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          0.942    37.415    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.105    37.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    37.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.977 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.075    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.173 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.173    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.271 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.271    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.369 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.818    39.187    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.105    39.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    39.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.942    41.078    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.105    41.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    41.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.640 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.640    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.738 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.738    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.934 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.934    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.032 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.810    42.842    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.105    42.947 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    42.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.502 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.502    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.154    44.949    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    45.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.527 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.527    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.625    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.821 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          1.210    47.031    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.105    47.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    47.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.680    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.780 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.780    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.880 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.880    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.126    49.106    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    49.211 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    49.211    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.668 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.668    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.766 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.766    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.864 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.962 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.060 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.073    51.133    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105    51.238 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    51.238    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.891    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.893    52.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X52Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    53.474 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.474    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.574    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.674    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.774 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.774    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.874 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.049    54.923    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.105    55.028 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193/O
                         net (fo=1, routed)           0.000    55.028    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150/CO[3]
                         net (fo=1, routed)           0.000    55.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          0.959    56.836    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.105    56.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.941    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.496 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    57.496    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.594 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.594    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.692 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.692    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.790 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.825    58.615    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X56Y60         LUT2 (Prop_lut2_I1_O)        0.105    58.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    58.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.264 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    59.264    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    59.542 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/O[0]
                         net (fo=2, routed)           0.940    60.481    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_52[1]
    SLICE_X56Y68         LUT5 (Prop_lut5_I4_O)        0.238    60.719 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_98/O
                         net (fo=1, routed)           0.000    60.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_94[1]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.163 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.163    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.263 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          0.997    62.261    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.105    62.366 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    62.366    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    62.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.921    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    63.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          1.094    64.309    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.105    64.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    64.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.858 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    64.858    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    64.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    65.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.158 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.158    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.258 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          0.959    66.217    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.105    66.322 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_216/O
                         net (fo=1, routed)           0.000    66.322    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_0[0]
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    66.877    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.975 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    66.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.073 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.073    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.263 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.258    67.521    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X50Y68         LUT1 (Prop_lut1_I0_O)        0.261    67.782 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.511    68.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    68.772 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.870 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.870    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.066 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.262 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.262    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.522 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.913    70.435    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I3_O)        0.278    70.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.442    71.155    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/p_1_in
    SLICE_X53Y69         LUT5 (Prop_lut5_I3_O)        0.283    71.438 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_3/O
                         net (fo=38, routed)          0.922    72.360    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]
    SLICE_X47Y71         LUT3 (Prop_lut3_I1_O)        0.125    72.485 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[13]_i_1/O
                         net (fo=1, routed)           0.000    72.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[9]
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.234    98.942    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]/C
                         clock pessimism              0.401    99.343    
                         clock uncertainty           -0.354    98.989    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)        0.069    99.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]
  -------------------------------------------------------------------
                         required time                         99.058    
                         arrival time                         -72.485    
  -------------------------------------------------------------------
                         slack                                 26.573    

Slack (MET) :             26.578ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        73.080ns  (logic 32.212ns (44.077%)  route 40.868ns (55.923%))
  Logic Levels:           188  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=21 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 98.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X48Y61         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/Q
                         net (fo=6, routed)           1.321     1.068    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Q[7]
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.240     1.308 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37/O
                         net (fo=1, routed)           0.000     1.308    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.640 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.640    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.738    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.954 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           2.140     4.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.309     4.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.532     4.935    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.040 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          3.507     8.547    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     8.652 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.888     9.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.105     9.645 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.255     9.900    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.394 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.394    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.651 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/O[1]
                         net (fo=30, routed)          1.960    12.611    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_6
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.245    12.856 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_64/O
                         net (fo=1, routed)           0.000    12.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_101_0[2]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.384 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.384    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.555    14.130    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.261    14.391 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    14.391    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.835 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.835    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.935 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.935    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.035 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.135 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.995    16.229    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.105    16.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    16.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.791 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.791    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.889 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.889    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.987 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.987    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.952    18.135    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.105    18.240 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_113/O
                         net (fo=1, routed)           0.000    18.240    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_110[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.980    19.944    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    20.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    20.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          0.834    21.731    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.105    21.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107/O
                         net (fo=1, routed)           0.000    21.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79/CO[3]
                         net (fo=1, routed)           0.000    22.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.480 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          1.040    23.720    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.105    23.825 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    23.825    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.282 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.478 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.478    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.576 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.576    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.908    25.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.105    25.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    25.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          0.920    27.457    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.105    27.562 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32/O
                         net (fo=1, routed)           0.000    27.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.215    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.411 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          0.976    29.387    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.105    29.492 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    29.492    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.336 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.962    31.298    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.105    31.403 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    31.403    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.056    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.154 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.154    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.956    33.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.105    33.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    33.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.356    35.519    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.105    35.624 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    35.624    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.081 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          0.942    37.415    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.105    37.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    37.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.977 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.075    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.173 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.173    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.271 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.271    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.369 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.818    39.187    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.105    39.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    39.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.942    41.078    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.105    41.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    41.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.640 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.640    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.738 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.738    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.934 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.934    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.032 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.810    42.842    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.105    42.947 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    42.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.502 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.502    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.154    44.949    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    45.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.527 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.527    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.625    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.821 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          1.210    47.031    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.105    47.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    47.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.680    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.780 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.780    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.880 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.880    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.126    49.106    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    49.211 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    49.211    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.668 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.668    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.766 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.766    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.864 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.962 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.060 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.073    51.133    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105    51.238 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    51.238    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.891    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.893    52.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X52Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    53.474 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.474    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.574    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.674    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.774 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.774    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.874 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.049    54.923    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.105    55.028 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193/O
                         net (fo=1, routed)           0.000    55.028    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150/CO[3]
                         net (fo=1, routed)           0.000    55.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          0.959    56.836    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.105    56.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.941    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.496 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    57.496    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.594 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.594    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.692 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.692    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.790 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.825    58.615    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X56Y60         LUT2 (Prop_lut2_I1_O)        0.105    58.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    58.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.264 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    59.264    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    59.542 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/O[0]
                         net (fo=2, routed)           0.940    60.481    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_52[1]
    SLICE_X56Y68         LUT5 (Prop_lut5_I4_O)        0.238    60.719 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_98/O
                         net (fo=1, routed)           0.000    60.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_94[1]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.163 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.163    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.263 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          0.997    62.261    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.105    62.366 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    62.366    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    62.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.921    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    63.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          1.094    64.309    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.105    64.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    64.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.858 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    64.858    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    64.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    65.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.158 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.158    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.258 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          0.959    66.217    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.105    66.322 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_216/O
                         net (fo=1, routed)           0.000    66.322    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_0[0]
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    66.877    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.975 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    66.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.073 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.073    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.263 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.258    67.521    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X50Y68         LUT1 (Prop_lut1_I0_O)        0.261    67.782 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.511    68.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    68.772 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.870 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.870    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.066 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.262 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.262    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.522 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.913    70.435    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I3_O)        0.278    70.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.442    71.155    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/p_1_in
    SLICE_X53Y69         LUT5 (Prop_lut5_I3_O)        0.283    71.438 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_3/O
                         net (fo=38, routed)          0.918    72.356    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Multiply_Accumulate_out1_reg[26]
    SLICE_X47Y71         LUT3 (Prop_lut3_I1_O)        0.124    72.480 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[11]_i_1/O
                         net (fo=1, routed)           0.000    72.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[7]
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.234    98.942    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]/C
                         clock pessimism              0.401    99.343    
                         clock uncertainty           -0.354    98.989    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)        0.069    99.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         99.058    
                         arrival time                         -72.480    
  -------------------------------------------------------------------
                         slack                                 26.578    

Slack (MET) :             26.597ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        73.025ns  (logic 32.193ns (44.085%)  route 40.832ns (55.915%))
  Logic Levels:           188  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=20 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 98.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X48Y61         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/Q
                         net (fo=6, routed)           1.321     1.068    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Q[7]
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.240     1.308 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37/O
                         net (fo=1, routed)           0.000     1.308    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.640 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.640    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.738    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.954 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           2.140     4.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.309     4.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.532     4.935    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.040 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          3.507     8.547    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     8.652 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.888     9.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.105     9.645 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.255     9.900    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.394 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.394    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.651 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/O[1]
                         net (fo=30, routed)          1.960    12.611    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_6
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.245    12.856 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_64/O
                         net (fo=1, routed)           0.000    12.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_101_0[2]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.384 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.384    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.555    14.130    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.261    14.391 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    14.391    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.835 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.835    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.935 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.935    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.035 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.135 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.995    16.229    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.105    16.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    16.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.791 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.791    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.889 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.889    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.987 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.987    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.952    18.135    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.105    18.240 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_113/O
                         net (fo=1, routed)           0.000    18.240    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_110[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.980    19.944    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    20.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    20.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          0.834    21.731    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.105    21.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107/O
                         net (fo=1, routed)           0.000    21.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79/CO[3]
                         net (fo=1, routed)           0.000    22.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.480 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          1.040    23.720    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.105    23.825 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    23.825    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.282 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.478 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.478    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.576 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.576    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.908    25.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.105    25.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    25.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          0.920    27.457    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.105    27.562 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32/O
                         net (fo=1, routed)           0.000    27.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.215    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.411 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          0.976    29.387    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.105    29.492 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    29.492    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.336 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.962    31.298    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.105    31.403 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    31.403    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.056    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.154 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.154    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.956    33.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.105    33.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    33.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.356    35.519    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.105    35.624 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    35.624    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.081 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          0.942    37.415    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.105    37.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    37.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.977 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.075    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.173 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.173    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.271 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.271    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.369 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.818    39.187    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.105    39.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    39.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.942    41.078    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.105    41.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    41.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.640 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.640    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.738 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.738    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.934 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.934    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.032 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.810    42.842    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.105    42.947 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    42.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.502 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.502    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.154    44.949    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    45.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.527 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.527    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.625    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.821 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          1.210    47.031    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.105    47.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    47.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.680    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.780 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.780    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.880 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.880    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.126    49.106    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    49.211 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    49.211    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.668 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.668    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.766 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.766    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.864 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.962 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.060 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.073    51.133    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105    51.238 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    51.238    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.891    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.893    52.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X52Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    53.474 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.474    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.574    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.674    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.774 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.774    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.874 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.049    54.923    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.105    55.028 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193/O
                         net (fo=1, routed)           0.000    55.028    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150/CO[3]
                         net (fo=1, routed)           0.000    55.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          0.959    56.836    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.105    56.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.941    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.496 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    57.496    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.594 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.594    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.692 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.692    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.790 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.825    58.615    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X56Y60         LUT2 (Prop_lut2_I1_O)        0.105    58.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    58.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.264 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    59.264    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    59.542 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/O[0]
                         net (fo=2, routed)           0.940    60.481    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_52[1]
    SLICE_X56Y68         LUT5 (Prop_lut5_I4_O)        0.238    60.719 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_98/O
                         net (fo=1, routed)           0.000    60.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_94[1]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.163 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.163    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.263 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          0.997    62.261    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.105    62.366 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    62.366    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    62.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.921    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    63.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          1.094    64.309    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.105    64.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    64.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.858 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    64.858    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    64.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    65.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.158 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.158    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.258 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          0.959    66.217    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.105    66.322 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_216/O
                         net (fo=1, routed)           0.000    66.322    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_0[0]
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    66.877    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.975 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    66.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.073 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.073    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.263 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.258    67.521    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X50Y68         LUT1 (Prop_lut1_I0_O)        0.261    67.782 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.511    68.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    68.772 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.870 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.870    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.066 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.262 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.262    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.522 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.913    70.435    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I3_O)        0.278    70.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.368    71.081    PhaseHydrophones/u_SNR_Check/u_Division/Multiply_Accumulate_out1_reg[26]_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.283    71.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=38, routed)          0.955    72.319    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[1]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.105    72.424 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_1/O
                         net (fo=1, routed)           0.000    72.424    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[4]
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.234    98.942    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]/C
                         clock pessimism              0.401    99.343    
                         clock uncertainty           -0.354    98.989    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)        0.032    99.021    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         99.021    
                         arrival time                         -72.424    
  -------------------------------------------------------------------
                         slack                                 26.597    

Slack (MET) :             26.618ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        73.041ns  (logic 32.209ns (44.097%)  route 40.832ns (55.903%))
  Logic Levels:           188  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=20 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 98.942 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X48Y61         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/Q
                         net (fo=6, routed)           1.321     1.068    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Q[7]
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.240     1.308 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37/O
                         net (fo=1, routed)           0.000     1.308    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.640 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.640    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.738    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.954 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           2.140     4.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.309     4.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.532     4.935    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.040 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          3.507     8.547    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     8.652 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.888     9.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.105     9.645 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.255     9.900    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.394 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.394    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.651 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/O[1]
                         net (fo=30, routed)          1.960    12.611    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_6
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.245    12.856 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_64/O
                         net (fo=1, routed)           0.000    12.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_101_0[2]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.384 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.384    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.555    14.130    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.261    14.391 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    14.391    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.835 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.835    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.935 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.935    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.035 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.135 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.995    16.229    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.105    16.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    16.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.791 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.791    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.889 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.889    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.987 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.987    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.952    18.135    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.105    18.240 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_113/O
                         net (fo=1, routed)           0.000    18.240    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_110[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.980    19.944    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    20.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    20.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          0.834    21.731    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.105    21.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107/O
                         net (fo=1, routed)           0.000    21.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79/CO[3]
                         net (fo=1, routed)           0.000    22.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.480 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          1.040    23.720    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.105    23.825 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    23.825    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.282 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.478 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.478    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.576 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.576    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.908    25.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.105    25.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    25.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          0.920    27.457    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.105    27.562 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32/O
                         net (fo=1, routed)           0.000    27.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.215    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.411 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          0.976    29.387    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.105    29.492 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    29.492    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.336 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.962    31.298    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.105    31.403 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    31.403    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.056    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.154 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.154    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.956    33.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.105    33.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    33.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.356    35.519    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.105    35.624 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    35.624    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.081 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          0.942    37.415    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.105    37.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    37.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.977 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.075    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.173 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.173    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.271 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.271    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.369 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.818    39.187    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.105    39.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    39.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.942    41.078    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.105    41.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    41.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.640 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.640    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.738 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.738    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.934 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.934    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.032 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.810    42.842    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.105    42.947 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    42.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.502 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.502    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.154    44.949    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    45.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.527 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.527    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.625    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.821 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          1.210    47.031    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.105    47.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    47.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.680    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.780 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.780    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.880 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.880    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.126    49.106    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    49.211 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    49.211    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.668 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.668    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.766 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.766    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.864 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.962 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.060 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.073    51.133    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105    51.238 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    51.238    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.891    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.893    52.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X52Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    53.474 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.474    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.574    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.674    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.774 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.774    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.874 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.049    54.923    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.105    55.028 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193/O
                         net (fo=1, routed)           0.000    55.028    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150/CO[3]
                         net (fo=1, routed)           0.000    55.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          0.959    56.836    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.105    56.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.941    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.496 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    57.496    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.594 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.594    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.692 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.692    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.790 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.825    58.615    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X56Y60         LUT2 (Prop_lut2_I1_O)        0.105    58.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    58.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.264 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    59.264    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    59.542 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/O[0]
                         net (fo=2, routed)           0.940    60.481    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_52[1]
    SLICE_X56Y68         LUT5 (Prop_lut5_I4_O)        0.238    60.719 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_98/O
                         net (fo=1, routed)           0.000    60.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_94[1]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.163 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.163    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.263 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          0.997    62.261    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.105    62.366 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    62.366    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    62.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.921    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    63.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          1.094    64.309    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.105    64.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    64.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.858 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    64.858    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    64.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    65.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.158 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.158    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.258 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          0.959    66.217    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.105    66.322 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_216/O
                         net (fo=1, routed)           0.000    66.322    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_0[0]
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    66.877    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.975 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    66.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.073 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.073    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.263 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.258    67.521    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X50Y68         LUT1 (Prop_lut1_I0_O)        0.261    67.782 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.511    68.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    68.772 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.870 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.870    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.066 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.262 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.262    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.522 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.913    70.435    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I3_O)        0.278    70.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.368    71.081    PhaseHydrophones/u_SNR_Check/u_Division/Multiply_Accumulate_out1_reg[26]_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.283    71.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=38, routed)          0.955    72.319    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[1]
    SLICE_X47Y71         LUT3 (Prop_lut3_I2_O)        0.121    72.440 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[9]_i_1/O
                         net (fo=1, routed)           0.000    72.440    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_1[5]
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.234    98.942    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X47Y71         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]/C
                         clock pessimism              0.401    99.343    
                         clock uncertainty           -0.354    98.989    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)        0.069    99.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         99.058    
                         arrival time                         -72.440    
  -------------------------------------------------------------------
                         slack                                 26.618    

Slack (MET) :             26.663ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        72.887ns  (logic 32.088ns (44.024%)  route 40.799ns (55.976%))
  Logic Levels:           187  (CARRY4=152 LUT1=2 LUT2=5 LUT3=1 LUT4=4 LUT5=21 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 98.945 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X48Y61         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[7]/Q
                         net (fo=6, routed)           1.321     1.068    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Q[7]
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.240     1.308 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37/O
                         net (fo=1, routed)           0.000     1.308    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_37_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.640 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.640    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_15_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.738 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.738    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.954 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[0]
                         net (fo=1, routed)           2.140     4.095    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X32Y16         LUT5 (Prop_lut5_I2_O)        0.309     4.404 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.532     4.935    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.040 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=97, routed)          3.507     8.547    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[14]_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     8.652 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.888     9.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_1[0]
    SLICE_X55Y66         LUT1 (Prop_lut1_I0_O)        0.105     9.645 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_85/O
                         net (fo=1, routed)           0.255     9.900    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_74_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.394 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.394    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_80_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.651 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67/O[1]
                         net (fo=30, routed)          1.960    12.611    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_67_n_6
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.245    12.856 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_64/O
                         net (fo=1, routed)           0.000    12.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_101_0[2]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.188 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.188    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_43_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_28_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.384 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.384    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/CO[2]
                         net (fo=32, routed)          0.555    14.130    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X34Y64         LUT4 (Prop_lut4_I0_O)        0.261    14.391 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123/O
                         net (fo=1, routed)           0.000    14.391    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_123_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.835 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.835    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_95_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.935 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    14.935    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_70_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.035 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_45_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.135 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.135    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_24_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.235 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_12/CO[3]
                         net (fo=26, routed)          0.995    16.229    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X33Y63         LUT4 (Prop_lut4_I0_O)        0.105    16.334 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119/O
                         net (fo=1, routed)           0.000    16.334    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_119_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.791 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.791    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_90_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.889 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.889    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.987 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.987    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_44_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.085 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.085    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_23_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=25, routed)          0.952    18.135    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y63         LUT5 (Prop_lut5_I3_O)        0.105    18.240 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_113/O
                         net (fo=1, routed)           0.000    18.240    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_110[1]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    18.572 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.572    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_85_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.670 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.670    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.768 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.768    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_39_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_19_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.964 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_9/CO[3]
                         net (fo=23, routed)          0.980    19.944    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111/O
                         net (fo=1, routed)           0.000    20.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_111_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.506 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    20.506    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.604 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.604    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_55_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.702 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.702    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_34_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_18_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=23, routed)          0.834    21.731    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.105    21.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107/O
                         net (fo=1, routed)           0.000    21.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_107_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79/CO[3]
                         net (fo=1, routed)           0.000    22.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_79_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_54_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.480 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.480    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_33_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_17_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=23, routed)          1.040    23.720    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.105    23.825 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27/O
                         net (fo=1, routed)           0.000    23.825    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_27_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.282 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_19_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_14_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.478 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.478    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.576 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.576    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_3/CO[3]
                         net (fo=23, routed)          0.908    25.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y68         LUT5 (Prop_lut5_I0_O)        0.105    25.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27/O
                         net (fo=1, routed)           0.000    25.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_27_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_14_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=23, routed)          0.920    27.457    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.105    27.562 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32/O
                         net (fo=1, routed)           0.000    27.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_32_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_24_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_19_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.215    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_14_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_9_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.411 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=23, routed)          0.976    29.387    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.105    29.492 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27/O
                         net (fo=1, routed)           0.000    29.492    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[11]_i_27_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_19_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_14_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.236 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.236    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.336 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.962    31.298    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.105    31.403 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27/O
                         net (fo=1, routed)           0.000    31.403    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_27_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    31.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_19_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.056 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.056    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.154 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.154    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.252 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=23, routed)          0.956    33.208    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[17]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.105    33.313 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27/O
                         net (fo=1, routed)           0.000    33.313    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[9]_i_27_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.770 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_19_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_14_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_9_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          1.356    35.519    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.105    35.624 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32/O
                         net (fo=1, routed)           0.000    35.624    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_32_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.081 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_24_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_19_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_14_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_9_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=23, routed)          0.942    37.415    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.105    37.520 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27/O
                         net (fo=1, routed)           0.000    37.520    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_27_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.977 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.977    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_19_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.075    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_14_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.173 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.173    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_9_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.271 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.271    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.369 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[3]
                         net (fo=23, routed)          0.818    39.187    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.105    39.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37/O
                         net (fo=1, routed)           0.000    39.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_37_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_29_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_24_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.936 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.936    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_19_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.036 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.036    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_13_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=23, routed)          0.942    41.078    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.105    41.183 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    41.183    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.640 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.640    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.738 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.738    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.836 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.836    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.934 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.934    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.032 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.810    42.842    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.105    42.947 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32/O
                         net (fo=1, routed)           0.000    42.947    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_32_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_24_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.502 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.502    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_19_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.600 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.600    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_14_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_9_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.154    44.949    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X45Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    45.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_19_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.527 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.527    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_14_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.625 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.625    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_9_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.821 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          1.210    47.031    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.105    47.136 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27/O
                         net (fo=1, routed)           0.000    47.136    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_27_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    47.580 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.580    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_19_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.680 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.680    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_14_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.780 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.780    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_9_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.880 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.880    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=23, routed)          1.126    49.106    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[9]
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.105    49.211 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27/O
                         net (fo=1, routed)           0.000    49.211    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_27_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.668 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.668    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_19_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.766 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.766    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.864 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_9_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.962 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    49.962    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.060 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.073    51.133    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105    51.238 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    51.238    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.891    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.989 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.989    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.087 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=23, routed)          0.893    52.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X52Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    53.474 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    53.474    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.574 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    53.574    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.674 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.674    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.774 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.774    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    53.874 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          1.049    54.923    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.105    55.028 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193/O
                         net (fo=1, routed)           0.000    55.028    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_193_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150/CO[3]
                         net (fo=1, routed)           0.000    55.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_150_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    55.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_110_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_70_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_26_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=24, routed)          0.959    56.836    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.105    56.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.941    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.496 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    57.496    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.594 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    57.594    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.692 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    57.692    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.790 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.825    58.615    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X56Y60         LUT2 (Prop_lut2_I1_O)        0.105    58.720 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    58.720    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_160_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.264 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120/CO[3]
                         net (fo=1, routed)           0.000    59.264    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_120_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_80_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    59.542 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_41/O[0]
                         net (fo=2, routed)           0.940    60.481    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_52[1]
    SLICE_X56Y68         LUT5 (Prop_lut5_I4_O)        0.238    60.719 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_98/O
                         net (fo=1, routed)           0.000    60.719    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_94[1]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.163 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.163    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.263 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_23/CO[3]
                         net (fo=24, routed)          0.997    62.261    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.105    62.366 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    62.366    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.823 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170/CO[3]
                         net (fo=1, routed)           0.000    62.823    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_170_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    62.921 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.921    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_130_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.019 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90/CO[3]
                         net (fo=1, routed)           0.000    63.019    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_90_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.117 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    63.117    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_51_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.215 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=24, routed)          1.094    64.309    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.105    64.414 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221/O
                         net (fo=1, routed)           0.000    64.414    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_221_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    64.858 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185/CO[3]
                         net (fo=1, routed)           0.000    64.858    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_185_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.958 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145/CO[3]
                         net (fo=1, routed)           0.000    64.958    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_145_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105/CO[3]
                         net (fo=1, routed)           0.000    65.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_105_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.158 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.158    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_65_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    65.258 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_25/CO[3]
                         net (fo=24, routed)          0.959    66.217    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.105    66.322 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_216/O
                         net (fo=1, routed)           0.000    66.322    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_0[0]
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180/CO[3]
                         net (fo=1, routed)           0.000    66.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_180_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.877 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140/CO[3]
                         net (fo=1, routed)           0.000    66.877    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_140_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.975 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100/CO[3]
                         net (fo=1, routed)           0.000    66.975    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_100_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    67.073 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.073    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    67.263 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_24/CO[2]
                         net (fo=2, routed)           0.258    67.521    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X50Y68         LUT1 (Prop_lut1_I0_O)        0.261    67.782 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36/O
                         net (fo=1, routed)           0.511    68.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_36_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    68.772 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.772    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.870 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.870    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.968 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.968    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.066 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.066    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.164 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.164    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    69.262 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    69.262    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.522 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/O[3]
                         net (fo=10, routed)          0.913    70.435    PhaseHydrophones/u_SNR_Check/u_Division/O[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I3_O)        0.278    70.713 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_4/O
                         net (fo=7, routed)           0.890    71.603    PhaseHydrophones/u_SNR_Check/u_Division/Multiply_Accumulate_out1_reg[26]_0
    SLICE_X53Y70         LUT5 (Prop_lut5_I2_O)        0.283    71.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_1/O
                         net (fo=3, routed)           0.401    72.287    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[2]
    SLICE_X49Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.237    98.945    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X49Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]/C
                         clock pessimism              0.418    99.363    
                         clock uncertainty           -0.354    99.009    
    SLICE_X49Y72         FDRE (Setup_fdre_C_D)       -0.059    98.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         98.950    
                         arrival time                         -72.287    
  -------------------------------------------------------------------
                         slack                                 26.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.996%)  route 0.154ns (38.004%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.564    -0.610    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X32Y48         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[1]/Q
                         net (fo=2, routed)           0.154    -0.315    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg_n_0_[1]
    SLICE_X33Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13[3]_i_4__2/O
                         net (fo=1, routed)           0.000    -0.270    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13[3]_i_4__2_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.205 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13_reg[3]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.205    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout12[1]
    SLICE_X33Y50         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.830    -0.850    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X33Y50         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13_reg[1]/C
                         clock pessimism              0.507    -0.343    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.238    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13_reg[1]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.227ns (57.263%)  route 0.169ns (42.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.596    -0.578    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X65Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg1_reg[1]/Q
                         net (fo=7, routed)           0.169    -0.281    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg1_reg[1]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.099    -0.182 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg1[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/p_0_in__0__0[2]
    SLICE_X65Y50         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.864    -0.816    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X65Y50         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg1_reg[2]/C
                         clock pessimism              0.507    -0.309    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.091    -0.218    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddrReg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/In1Register_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/u_QuadrantMapper/xAbsReg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.312ns (68.723%)  route 0.142ns (31.277%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.565    -0.609    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X8Y51          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/In1Register_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/In1Register_reg[9]/Q
                         net (fo=1, routed)           0.142    -0.319    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/u_QuadrantMapper/xAbsReg_reg[3]_0[9]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.098    -0.221 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/u_QuadrantMapper/xAbsReg[11]_i_4__2/O
                         net (fo=1, routed)           0.000    -0.221    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/u_QuadrantMapper/xAbsReg[11]_i_4__2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.155 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/u_QuadrantMapper/xAbsReg_reg[11]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.155    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/u_QuadrantMapper/xAbsReg_reg[11]_i_1__2_n_6
    SLICE_X8Y49          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/u_QuadrantMapper/xAbsReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.837    -0.844    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/u_QuadrantMapper/clk
    SLICE_X8Y49          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/u_QuadrantMapper/xAbsReg_reg[9]/C
                         clock pessimism              0.507    -0.337    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.134    -0.203    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/u_QuadrantMapper/xAbsReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold5/u_Sample_and_Hold/In_last_value_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold6/u_Sample_and_Hold/In_last_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.706%)  route 0.221ns (54.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold5/u_Sample_and_Hold/clk
    SLICE_X33Y30         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold5/u_Sample_and_Hold/In_last_value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold5/u_Sample_and_Hold/In_last_value_reg[16]/Q
                         net (fo=3, routed)           0.221    -0.257    PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold6/u_Sample_and_Hold/In_last_value_reg[19]_1[16]
    SLICE_X37Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold6/u_Sample_and_Hold/In_last_value[16]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.212    PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold6/u_Sample_and_Hold/In_last_value[16]_i_1__1_n_0
    SLICE_X37Y27         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold6/u_Sample_and_Hold/In_last_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.819    -0.862    PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold6/u_Sample_and_Hold/clk
    SLICE_X37Y27         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold6/u_Sample_and_Hold/In_last_value_reg[16]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.091    -0.269    PhaseHydrophones/u_Maximum_Hydro_1/u_SampleHold6/u_Sample_and_Hold/In_last_value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.290ns (63.467%)  route 0.167ns (36.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.562    -0.612    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y44         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[9]/Q
                         net (fo=2, routed)           0.167    -0.304    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg_n_0_[9]
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.155 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[11]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.155    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout4[10]
    SLICE_X38Y43         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.832    -0.849    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y43         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[10]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134    -0.213    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[10]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.290ns (63.467%)  route 0.167ns (36.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.562    -0.612    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y45         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[13]/Q
                         net (fo=2, routed)           0.167    -0.304    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg_n_0_[13]
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.155 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[15]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.155    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout4[14]
    SLICE_X38Y44         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.832    -0.849    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y44         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[14]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.134    -0.213    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[14]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.290ns (63.460%)  route 0.167ns (36.540%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.561    -0.613    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y42         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.305    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg_n_0_[1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.156 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[3]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.156    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout4[2]
    SLICE_X38Y41         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.831    -0.850    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y41         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[2]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.214    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.290ns (63.467%)  route 0.167ns (36.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.562    -0.612    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y43         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[5]/Q
                         net (fo=2, routed)           0.167    -0.304    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg_n_0_[5]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.155 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[7]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.155    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout4[6]
    SLICE_X38Y42         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.831    -0.850    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y42         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[6]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.214    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[6]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.696%)  route 0.183ns (42.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.564    -0.610    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X32Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[7]/Q
                         net (fo=2, routed)           0.183    -0.286    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg_n_0_[7]
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.178 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13_reg[7]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.178    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout12[7]
    SLICE_X33Y51         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.830    -0.850    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X33Y51         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13_reg[7]/C
                         clock pessimism              0.507    -0.343    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105    -0.238    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin13_reg[7]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin13_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.308ns (70.938%)  route 0.126ns (29.062%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.564    -0.610    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X41Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.344    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin12_reg_n_0_[15]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.231 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin13_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.230    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin13_reg[15]_i_1__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.176 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin13_reg[17]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.176    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout12[16]
    SLICE_X44Y50         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin13_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.833    -0.848    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X44Y50         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin13_reg[16]/C
                         clock pessimism              0.507    -0.341    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105    -0.236    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin13_reg[16]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y10     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y14     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y11     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y6      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y18     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y10     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y29     PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y7      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y16     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y8      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y5      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_5_reg[7]_srl9___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X46Y10     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[5][13]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X46Y10     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[5][14]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X46Y10     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[5][3]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X46Y10     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[5][4]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y31     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X2Y55      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y48     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y48     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X6Y35      PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y25     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y25     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y13     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X2Y55      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X2Y9       FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y48     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y48     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y33     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X6Y35      PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X56Y75     FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_1_1
  To Clock:  clkfbout_mb_system_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         83.333      81.741     BUFGCTRL_X0Y7    FPGA_system/mb_system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       18.872ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.872ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.916ns  (logic 0.348ns (37.975%)  route 0.568ns (62.025%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.568     0.916    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X47Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)       -0.212    19.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 18.872    

Slack (MET) :             18.877ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.960ns  (logic 0.348ns (36.263%)  route 0.612ns (63.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.612     0.960    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y73         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)       -0.163    19.837    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.837    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 18.877    

Slack (MET) :             18.895ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.898ns  (logic 0.348ns (38.756%)  route 0.550ns (61.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.550     0.898    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X47Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)       -0.207    19.793    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 18.895    

Slack (MET) :             18.931ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.899ns  (logic 0.348ns (38.691%)  route 0.551ns (61.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.551     0.899    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X60Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)       -0.170    19.830    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                 18.931    

Slack (MET) :             18.951ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.016ns  (logic 0.379ns (37.319%)  route 0.637ns (62.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.637     1.016    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[0]
    SLICE_X56Y76         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)       -0.033    19.967    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 18.951    

Slack (MET) :             18.981ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.817ns  (logic 0.398ns (48.716%)  route 0.419ns (51.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.419     0.817    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X48Y74         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y74         FDRE (Setup_fdre_C_D)       -0.202    19.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 18.981    

Slack (MET) :             18.982ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.985ns  (logic 0.379ns (38.467%)  route 0.606ns (61.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.606     0.985    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X46Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X46Y78         FDRE (Setup_fdre_C_D)       -0.033    19.967    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                 18.982    

Slack (MET) :             18.986ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.129%)  route 0.459ns (56.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.459     0.807    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[3]
    SLICE_X55Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)       -0.207    19.793    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                 18.986    

Slack (MET) :             18.991ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.976ns  (logic 0.379ns (38.820%)  route 0.597ns (61.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.597     0.976    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X46Y73         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)       -0.033    19.967    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                 18.991    

Slack (MET) :             19.011ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.914ns  (logic 0.379ns (41.464%)  route 0.535ns (58.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.535     0.914    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X48Y74         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y74         FDRE (Setup_fdre_C_D)       -0.075    19.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 19.011    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 Automatic_Gain_Control/error_agc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.498ns (18.066%)  route 2.259ns (81.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 8.949 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.416    -0.541    Automatic_Gain_Control/clk
    SLICE_X62Y68         FDRE                                         r  Automatic_Gain_Control/error_agc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  Automatic_Gain_Control/error_agc_reg/Q
                         net (fo=8, routed)           1.350     1.188    Automatic_Gain_Control/error
    SLICE_X61Y68         LUT2 (Prop_lut2_I1_O)        0.119     1.307 r  Automatic_Gain_Control/agc_on_INST_0/O
                         net (fo=3, routed)           0.909     2.216    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[1]
    SLICE_X53Y68         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.241     8.949    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X53Y68         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/C
                         clock pessimism              0.264     9.213    
                         clock uncertainty           -0.474     8.739    
    SLICE_X53Y68         FDRE (Setup_fdre_C_D)       -0.237     8.502    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 z_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.433ns (16.895%)  route 2.130ns (83.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 8.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    u_clk_10mhz
    SLICE_X50Y26         FDRE                                         r  z_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.433    -0.168 r  z_reg[14]/Q
                         net (fo=1, routed)           2.130     1.962    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[14]
    SLICE_X40Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.250     8.958    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X40Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]/C
                         clock pessimism              0.264     9.222    
                         clock uncertainty           -0.474     8.747    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)       -0.084     8.663    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 x_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.379ns (15.072%)  route 2.136ns (84.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 8.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.351    -0.606    u_clk_10mhz
    SLICE_X40Y26         FDRE                                         r  x_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.379    -0.227 r  x_reg[17]/Q
                         net (fo=1, routed)           2.136     1.908    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[17]
    SLICE_X40Y25         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.244     8.952    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X40Y25         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[17]/C
                         clock pessimism              0.264     9.216    
                         clock uncertainty           -0.474     8.741    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)       -0.074     8.667    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[17]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 z_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.398ns (16.904%)  route 1.956ns (83.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.358    -0.599    u_clk_10mhz
    SLICE_X54Y26         FDRE                                         r  z_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.398    -0.201 r  z_reg[1]/Q
                         net (fo=1, routed)           1.956     1.755    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[1]
    SLICE_X47Y28         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.248     8.956    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X47Y28         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/C
                         clock pessimism              0.264     9.220    
                         clock uncertainty           -0.474     8.745    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)       -0.202     8.543    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 z_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.433ns (17.664%)  route 2.018ns (82.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 8.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.428    -0.529    u_clk_10mhz
    SLICE_X60Y31         FDRE                                         r  z_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.096 r  z_reg[24]/Q
                         net (fo=1, routed)           2.018     1.922    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[24]
    SLICE_X42Y29         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.249     8.957    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X42Y29         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[24]/C
                         clock pessimism              0.264     9.221    
                         clock uncertainty           -0.474     8.746    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)       -0.030     8.716    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[24]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 z_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.348ns (15.109%)  route 1.955ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 8.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.430    -0.527    u_clk_10mhz
    SLICE_X59Y33         FDRE                                         r  z_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.348    -0.179 r  z_reg[6]/Q
                         net (fo=1, routed)           1.955     1.776    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[6]
    SLICE_X50Y31         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.255     8.963    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X50Y31         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/C
                         clock pessimism              0.264     9.227    
                         clock uncertainty           -0.474     8.752    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)       -0.165     8.587    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.379ns (15.441%)  route 2.076ns (84.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    u_clk_10mhz
    SLICE_X35Y32         FDRE                                         r  x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.379    -0.222 r  x_reg[10]/Q
                         net (fo=1, routed)           2.076     1.853    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[10]
    SLICE_X34Y32         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.248     8.956    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X34Y32         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]/C
                         clock pessimism              0.264     9.220    
                         clock uncertainty           -0.474     8.745    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)       -0.027     8.718    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 z_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.398ns (17.313%)  route 1.901ns (82.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 8.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.356    -0.601    u_clk_10mhz
    SLICE_X50Y26         FDRE                                         r  z_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.398    -0.203 r  z_reg[30]/Q
                         net (fo=1, routed)           1.901     1.698    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[30]
    SLICE_X43Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.250     8.958    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X43Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[30]/C
                         clock pessimism              0.264     9.222    
                         clock uncertainty           -0.474     8.747    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)       -0.174     8.573    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[30]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 frequency_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.379ns (15.621%)  route 2.047ns (84.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 8.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.361    -0.596    u_clk_10mhz
    SLICE_X15Y30         FDRE                                         r  frequency_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.379    -0.217 r  frequency_reg[2]/Q
                         net (fo=1, routed)           2.047     1.830    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/GPI1[2]
    SLICE_X15Y29         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.252     8.960    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X15Y29         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[2]/C
                         clock pessimism              0.264     9.224    
                         clock uncertainty           -0.474     8.749    
    SLICE_X15Y29         FDRE (Setup_fdre_C_D)       -0.042     8.707    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[2]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.379ns (15.747%)  route 2.028ns (84.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 8.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.359    -0.598    u_clk_10mhz
    SLICE_X40Y32         FDRE                                         r  x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.379    -0.219 r  x_reg[14]/Q
                         net (fo=1, routed)           2.028     1.809    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[14]
    SLICE_X41Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.250     8.958    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X41Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[14]/C
                         clock pessimism              0.264     9.222    
                         clock uncertainty           -0.474     8.747    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)       -0.059     8.688    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[14]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                  6.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 z_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.682%)  route 0.819ns (85.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.589    -0.585    u_clk_10mhz
    SLICE_X59Y33         FDRE                                         r  z_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  z_reg[13]/Q
                         net (fo=1, routed)           0.819     0.375    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[13]
    SLICE_X50Y34         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.831    -0.850    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X50Y34         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[13]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.087     0.266    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 y_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.141ns (14.210%)  route 0.851ns (85.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.554    -0.620    u_clk_10mhz
    SLICE_X37Y29         FDRE                                         r  y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  y_reg[14]/Q
                         net (fo=1, routed)           0.851     0.372    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[14]
    SLICE_X38Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822    -0.859    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X38Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[14]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.474     0.170    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.089     0.259    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 frequency_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.141ns (14.612%)  route 0.824ns (85.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.559    -0.615    u_clk_10mhz
    SLICE_X29Y34         FDRE                                         r  frequency_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frequency_reg[12]/Q
                         net (fo=1, routed)           0.824     0.350    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/GPI1[12]
    SLICE_X31Y34         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.826    -0.855    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X31Y34         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[12]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.474     0.174    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.061     0.235    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.141ns (14.170%)  route 0.854ns (85.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.554    -0.620    u_clk_10mhz
    SLICE_X47Y27         FDRE                                         r  y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  y_reg[21]/Q
                         net (fo=1, routed)           0.854     0.375    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[21]
    SLICE_X46Y28         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822    -0.859    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X46Y28         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.474     0.170    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.089     0.259    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.128ns (13.808%)  route 0.799ns (86.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    PhaseHydrophones/clk
    SLICE_X49Y70         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  PhaseHydrophones/Delay1_out1_reg[2]/Q
                         net (fo=1, routed)           0.799     0.308    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[5]
    SLICE_X49Y66         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.826    -0.854    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X49Y66         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.474     0.175    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.006     0.181    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 frequency_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.919%)  route 0.792ns (86.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.559    -0.615    u_clk_10mhz
    SLICE_X29Y34         FDRE                                         r  frequency_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  frequency_reg[16]/Q
                         net (fo=1, routed)           0.792     0.305    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/GPI1[16]
    SLICE_X35Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.821    -0.860    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X35Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[16]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.474     0.169    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.008     0.177    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 z_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.128ns (14.270%)  route 0.769ns (85.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.589    -0.585    u_clk_10mhz
    SLICE_X61Y33         FDRE                                         r  z_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  z_reg[4]/Q
                         net (fo=1, routed)           0.769     0.312    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[4]
    SLICE_X48Y33         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.829    -0.852    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X48Y33         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.007     0.184    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 y_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.368%)  route 0.840ns (85.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.554    -0.620    u_clk_10mhz
    SLICE_X39Y29         FDRE                                         r  y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  y_reg[13]/Q
                         net (fo=1, routed)           0.840     0.361    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[13]
    SLICE_X36Y32         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.824    -0.857    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X36Y32         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.474     0.172    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.061     0.233    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.141ns (14.367%)  route 0.840ns (85.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    PhaseHydrophones/clk
    SLICE_X41Y67         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  PhaseHydrophones/Delay1_out1_reg[13]/Q
                         net (fo=1, routed)           0.840     0.362    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[16]
    SLICE_X40Y67         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.822    -0.858    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X40Y67         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[16]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.474     0.171    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.058     0.229    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 frequency_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.128ns (13.728%)  route 0.804ns (86.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.557    -0.617    u_clk_10mhz
    SLICE_X28Y32         FDRE                                         r  frequency_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frequency_reg[20]/Q
                         net (fo=1, routed)           0.804     0.315    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/GPI1[20]
    SLICE_X35Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.821    -0.860    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X35Y30         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[20]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.474     0.169    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.006     0.175    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.974ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.862ns  (logic 0.348ns (40.378%)  route 0.514ns (59.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.514     0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X56Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y77         FDRE (Setup_fdre_C_D)       -0.164     9.836    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             9.035ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.928ns  (logic 0.379ns (40.830%)  route 0.549ns (59.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.549     0.928    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X54Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y78         FDRE (Setup_fdre_C_D)       -0.037     9.963    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.963    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  9.035    

Slack (MET) :             9.121ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.711ns  (logic 0.348ns (48.968%)  route 0.363ns (51.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.363     0.711    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X56Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y77         FDRE (Setup_fdre_C_D)       -0.168     9.832    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.832    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  9.121    

Slack (MET) :             9.166ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.759ns  (logic 0.379ns (49.964%)  route 0.380ns (50.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.380     0.759    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y80         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y80         FDRE (Setup_fdre_C_D)       -0.075     9.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  9.166    

Slack (MET) :             9.212ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.755ns  (logic 0.379ns (50.186%)  route 0.376ns (49.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.376     0.755    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X56Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y77         FDRE (Setup_fdre_C_D)       -0.033     9.967    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  9.212    

Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.713ns  (logic 0.379ns (53.124%)  route 0.334ns (46.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.334     0.713    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y80         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y80         FDRE (Setup_fdre_C_D)       -0.073     9.927    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.227ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.742ns  (logic 0.379ns (51.066%)  route 0.363ns (48.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.363     0.742    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X56Y77         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y77         FDRE (Setup_fdre_C_D)       -0.031     9.969    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  9.227    

Slack (MET) :             9.231ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.603ns  (logic 0.348ns (57.670%)  route 0.255ns (42.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.255     0.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X54Y78         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y78         FDRE (Setup_fdre_C_D)       -0.166     9.834    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  9.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       13.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.592ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.602ns (11.608%)  route 4.584ns (88.392%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 19.007 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.939     1.716    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I3_O)        0.105     1.821 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.261     3.081    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.118     3.199 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.385     4.584    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.299    19.007    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.271    
                         clock uncertainty           -0.474    18.797    
    RAMB36_X2Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.621    18.176    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.176    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                 13.592    

Slack (MET) :             14.121ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.611ns (13.174%)  route 4.027ns (86.826%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 19.006 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.721     1.497    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I1_O)        0.105     1.602 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           1.045     2.647    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.127     2.774 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.262     4.036    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.298    19.006    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.270    
                         clock uncertainty           -0.474    18.796    
    RAMB36_X1Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.639    18.157    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 14.121    

Slack (MET) :             14.209ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.602ns (13.168%)  route 3.970ns (86.832%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 19.010 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.939     1.716    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I3_O)        0.105     1.821 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.261     3.081    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.118     3.199 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.770     3.970    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.302    19.010    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.274    
                         clock uncertainty           -0.474    18.800    
    RAMB36_X2Y0          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.621    18.179    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.179    
                         arrival time                          -3.970    
  -------------------------------------------------------------------
                         slack                                 14.209    

Slack (MET) :             14.398ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.602ns (13.739%)  route 3.780ns (86.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 19.009 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.939     1.716    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I3_O)        0.105     1.821 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.261     3.081    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.118     3.199 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.580     3.780    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.301    19.009    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.273    
                         clock uncertainty           -0.474    18.799    
    RAMB36_X1Y0          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.621    18.178    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.178    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                 14.398    

Slack (MET) :             14.551ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.611ns (14.513%)  route 3.599ns (85.487%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.721     1.497    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I1_O)        0.105     1.602 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           1.045     2.647    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.127     2.774 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.834     3.608    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.272    
                         clock uncertainty           -0.474    18.798    
    RAMB36_X0Y0          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.639    18.159    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.159    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                 14.551    

Slack (MET) :             14.693ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.602ns (14.728%)  route 3.485ns (85.272%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 19.009 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.939     1.716    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I3_O)        0.105     1.821 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           1.261     3.081    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.118     3.199 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.286     3.485    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.301    19.009    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.273    
                         clock uncertainty           -0.474    18.799    
    RAMB36_X1Y1          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.621    18.178    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.178    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                 14.693    

Slack (MET) :             14.818ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.599ns (15.135%)  route 3.359ns (84.865%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 19.004 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.052     0.829    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.105     0.934 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.790     1.724    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.115     1.839 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.517     3.356    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.296    19.004    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.268    
                         clock uncertainty           -0.474    18.794    
    RAMB36_X0Y7          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.620    18.174    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                 14.818    

Slack (MET) :             14.831ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.611ns (15.546%)  route 3.319ns (84.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.721     1.497    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I1_O)        0.105     1.602 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           1.045     2.647    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.127     2.774 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.554     3.328    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.272    
                         clock uncertainty           -0.474    18.798    
    RAMB36_X0Y1          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.639    18.159    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.159    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                 14.831    

Slack (MET) :             14.973ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.611ns (16.142%)  route 3.174ns (83.858%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 19.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.721     1.497    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I1_O)        0.105     1.602 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           1.045     2.647    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.127     2.774 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.409     3.183    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.297    19.005    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.269    
                         clock uncertainty           -0.474    18.795    
    RAMB36_X0Y2          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.639    18.156    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.156    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                 14.973    

Slack (MET) :             15.017ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.599ns (15.917%)  route 3.164ns (84.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.355    -0.602    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           1.052     0.829    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.105     0.934 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.790     1.724    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.115     1.839 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.322     3.161    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.272    
                         clock uncertainty           -0.474    18.798    
    RAMB36_X1Y8          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.620    18.178    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.178    
                         arrival time                          -3.161    
  -------------------------------------------------------------------
                         slack                                 15.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.237ns (17.049%)  route 1.153ns (82.951%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.187    -0.291    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X35Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.591     0.345    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.051     0.396 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.375     0.771    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.866    -0.815    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.474     0.215    
    RAMB36_X2Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.042     0.257    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.230ns (16.142%)  route 1.195ns (83.858%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.347    -0.131    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I1_O)        0.045    -0.086 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.329     0.243    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.044     0.287 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.519     0.806    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.865    -0.816    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.474     0.214    
    RAMB36_X1Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.045     0.259    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.230ns (15.282%)  route 1.275ns (84.718%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.589     0.111    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.474     0.630    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.044     0.674 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.212     0.886    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.872    -0.809    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.474     0.221    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.033     0.254    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.237ns (15.169%)  route 1.325ns (84.831%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.187    -0.291    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X35Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.591     0.345    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.051     0.396 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.547     0.943    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y4          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.863    -0.818    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y4          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.474     0.212    
    RAMB36_X2Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.042     0.254    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.230ns (14.546%)  route 1.351ns (85.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.589     0.111    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.474     0.630    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.044     0.674 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.288     0.962    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.874    -0.807    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.474     0.223    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.033     0.256    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.237ns (14.874%)  route 1.356ns (85.126%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.187    -0.291    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X35Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.591     0.345    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.051     0.396 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.578     0.974    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.869    -0.812    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.474     0.218    
    RAMB36_X1Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.042     0.260    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.230ns (14.345%)  route 1.373ns (85.655%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.347    -0.131    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I1_O)        0.045    -0.086 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.329     0.243    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.044     0.287 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.697     0.984    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.865    -0.816    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.474     0.214    
    RAMB36_X0Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.045     0.259    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.230ns (14.167%)  route 1.393ns (85.833%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.347    -0.131    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X31Y34         LUT4 (Prop_lut4_I1_O)        0.045    -0.086 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.329     0.243    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.044     0.287 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.717     1.004    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.873    -0.808    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.474     0.222    
    RAMB36_X1Y8          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.045     0.267    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.229ns (13.937%)  route 1.414ns (86.063%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.678     0.200    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I2_O)        0.045     0.245 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.582     0.827    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.043     0.870 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.154     1.024    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.874    -0.807    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.474     0.223    
    RAMB36_X1Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.042     0.265    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.237ns (13.943%)  route 1.463ns (86.057%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.555    -0.619    FIFO_BUFFERS/clk_read
    SLICE_X35Y31         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.187    -0.291    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X35Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.591     0.345    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.051     0.396 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.685     1.081    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.868    -0.813    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.474     0.217    
    RAMB36_X2Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.042     0.259    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.822    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.025ns  (logic 0.484ns (6.890%)  route 6.541ns (93.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 98.960 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X53Y73         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.379    89.764 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         6.541    96.305    L[4]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.105    96.410 r  frequency[3]_i_1/O
                         net (fo=1, routed)           0.000    96.410    frequency[3]_i_1_n_0
    SLICE_X15Y30         FDRE                                         r  frequency_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.253    98.960    u_clk_10mhz
    SLICE_X15Y30         FDRE                                         r  frequency_reg[3]/C
                         clock pessimism              0.264    99.224    
                         clock uncertainty           -0.474    98.750    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)        0.032    98.782    frequency_reg[3]
  -------------------------------------------------------------------
                         required time                         98.782    
                         arrival time                         -96.410    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.954ns  (logic 0.484ns (6.960%)  route 6.470ns (93.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 98.960 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X53Y73         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.379    89.764 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         6.470    96.234    L[4]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.105    96.339 r  frequency[2]_i_1/O
                         net (fo=1, routed)           0.000    96.339    frequency[2]_i_1_n_0
    SLICE_X15Y30         FDRE                                         r  frequency_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.253    98.960    u_clk_10mhz
    SLICE_X15Y30         FDRE                                         r  frequency_reg[2]/C
                         clock pessimism              0.264    99.224    
                         clock uncertainty           -0.474    98.750    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)        0.032    98.782    frequency_reg[2]
  -------------------------------------------------------------------
                         required time                         98.782    
                         arrival time                         -96.339    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.950ns  (logic 0.484ns (6.964%)  route 6.466ns (93.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 98.960 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X53Y73         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.379    89.764 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         6.466    96.230    L[4]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.105    96.335 r  frequency[1]_i_1/O
                         net (fo=1, routed)           0.000    96.335    frequency[1]_i_1_n_0
    SLICE_X15Y30         FDRE                                         r  frequency_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.253    98.960    u_clk_10mhz
    SLICE_X15Y30         FDRE                                         r  frequency_reg[1]/C
                         clock pessimism              0.264    99.224    
                         clock uncertainty           -0.474    98.750    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)        0.030    98.780    frequency_reg[1]
  -------------------------------------------------------------------
                         required time                         98.780    
                         arrival time                         -96.335    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.830ns  (logic 1.516ns (22.197%)  route 5.314ns (77.803%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 98.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 89.449 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.406    89.449    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X60Y75         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.433    89.882 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/Q
                         net (fo=2, routed)           0.546    90.428    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[3]
    SLICE_X61Y74         LUT4 (Prop_lut4_I0_O)        0.105    90.533 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7/O
                         net (fo=1, routed)           0.000    90.533    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    90.990 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.008    90.998    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.096 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           1.656    92.752    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.105    92.857 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.173    95.030    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X11Y9          LUT4 (Prop_lut4_I2_O)        0.105    95.135 f  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2/O
                         net (fo=2, routed)           0.495    95.630    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2_n_0
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.105    95.735 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.436    96.171    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X13Y10         LUT3 (Prop_lut3_I1_O)        0.108    96.279 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1/O
                         net (fo=1, routed)           0.000    96.279    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1_n_0
    SLICE_X13Y10         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.260    98.967    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X13Y10         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/C
                         clock pessimism              0.264    99.231    
                         clock uncertainty           -0.474    98.757    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)        0.045    98.802    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.802    
                         arrival time                         -96.279    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.856ns  (logic 1.513ns (22.068%)  route 5.343ns (77.932%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 98.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 89.449 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.406    89.449    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X60Y75         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.433    89.882 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/Q
                         net (fo=2, routed)           0.546    90.428    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[3]
    SLICE_X61Y74         LUT4 (Prop_lut4_I0_O)        0.105    90.533 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7/O
                         net (fo=1, routed)           0.000    90.533    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    90.990 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.008    90.998    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.096 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           1.656    92.752    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.105    92.857 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.173    95.030    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X11Y9          LUT4 (Prop_lut4_I2_O)        0.105    95.135 f  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2/O
                         net (fo=2, routed)           0.495    95.630    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2_n_0
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.105    95.735 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.465    96.200    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.105    96.305 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1/O
                         net (fo=1, routed)           0.000    96.305    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.260    98.967    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X14Y10         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/C
                         clock pessimism              0.264    99.231    
                         clock uncertainty           -0.474    98.757    
    SLICE_X14Y10         FDRE (Setup_fdre_C_D)        0.076    98.833    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]
  -------------------------------------------------------------------
                         required time                         98.833    
                         arrival time                         -96.305    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.868ns  (logic 0.484ns (7.048%)  route 6.384ns (92.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X53Y73         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.379    89.764 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         6.384    96.148    L[4]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.105    96.253 r  frequency[14]_i_1/O
                         net (fo=1, routed)           0.000    96.253    frequency[14]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  frequency_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.256    98.963    u_clk_10mhz
    SLICE_X15Y33         FDRE                                         r  frequency_reg[14]/C
                         clock pessimism              0.264    99.227    
                         clock uncertainty           -0.474    98.753    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.030    98.783    frequency_reg[14]
  -------------------------------------------------------------------
                         required time                         98.783    
                         arrival time                         -96.253    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.889ns  (logic 0.505ns (7.331%)  route 6.384ns (92.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X53Y73         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.379    89.764 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         6.384    96.148    L[4]
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.126    96.274 r  frequency[17]_i_1/O
                         net (fo=1, routed)           0.000    96.274    frequency[17]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  frequency_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.256    98.963    u_clk_10mhz
    SLICE_X15Y33         FDRE                                         r  frequency_reg[17]/C
                         clock pessimism              0.264    99.227    
                         clock uncertainty           -0.474    98.753    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.069    98.822    frequency_reg[17]
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -96.274    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.857ns  (logic 1.514ns (22.079%)  route 5.343ns (77.921%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 98.967 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 89.449 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.406    89.449    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X60Y75         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.433    89.882 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/Q
                         net (fo=2, routed)           0.546    90.428    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[3]
    SLICE_X61Y74         LUT4 (Prop_lut4_I0_O)        0.105    90.533 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7/O
                         net (fo=1, routed)           0.000    90.533    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    90.990 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.008    90.998    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.096 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           1.656    92.752    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.105    92.857 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.173    95.030    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X11Y9          LUT4 (Prop_lut4_I2_O)        0.105    95.135 f  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2/O
                         net (fo=2, routed)           0.495    95.630    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2_n_0
    SLICE_X14Y10         LUT5 (Prop_lut5_I2_O)        0.105    95.735 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.465    96.200    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X14Y10         LUT5 (Prop_lut5_I3_O)        0.106    96.306 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1/O
                         net (fo=1, routed)           0.000    96.306    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.260    98.967    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X14Y10         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/C
                         clock pessimism              0.264    99.231    
                         clock uncertainty           -0.474    98.757    
    SLICE_X14Y10         FDRE (Setup_fdre_C_D)        0.106    98.863    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.863    
                         arrival time                         -96.306    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.830ns  (logic 0.484ns (7.086%)  route 6.346ns (92.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 98.960 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.615ns = ( 89.385 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.342    89.385    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X53Y73         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.379    89.764 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=132, routed)         6.346    96.110    L[4]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.105    96.215 r  frequency[0]_i_1/O
                         net (fo=1, routed)           0.000    96.215    frequency[0]_i_1_n_0
    SLICE_X15Y30         FDRE                                         r  frequency_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.253    98.960    u_clk_10mhz
    SLICE_X15Y30         FDRE                                         r  frequency_reg[0]/C
                         clock pessimism              0.264    99.224    
                         clock uncertainty           -0.474    98.750    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)        0.033    98.783    frequency_reg[0]
  -------------------------------------------------------------------
                         required time                         98.783    
                         arrival time                         -96.215    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.892ns  (logic 1.533ns (22.243%)  route 5.359ns (77.757%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 99.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 89.449 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        1.406    89.449    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X60Y75         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.433    89.882 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/Q
                         net (fo=2, routed)           0.546    90.428    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[3]
    SLICE_X61Y74         LUT4 (Prop_lut4_I0_O)        0.105    90.533 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7/O
                         net (fo=1, routed)           0.000    90.533    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    90.990 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.008    90.998    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.096 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           1.656    92.752    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.105    92.857 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.361    95.218    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X62Y3          LUT4 (Prop_lut4_I2_O)        0.105    95.323 f  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2__1/O
                         net (fo=2, routed)           0.251    95.574    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2__1_n_0
    SLICE_X64Y3          LUT5 (Prop_lut5_I2_O)        0.105    95.679 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__1/O
                         net (fo=3, routed)           0.537    96.216    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X64Y3          LUT3 (Prop_lut3_I1_O)        0.125    96.341 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1__1/O
                         net (fo=1, routed)           0.000    96.341    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1__1_n_0
    SLICE_X64Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.331    99.038    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X64Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/C
                         clock pessimism              0.264    99.302    
                         clock uncertainty           -0.474    98.828    
    SLICE_X64Y3          FDRE (Setup_fdre_C_D)        0.088    98.916    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.916    
                         arrival time                         -96.341    
  -------------------------------------------------------------------
                         slack                                  2.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.382ns (35.251%)  route 0.702ns (64.749%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.554    -0.620    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X51Y72         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[11]/Q
                         net (fo=2, routed)           0.702     0.223    PhaseHydrophones/u_SNR_Check/u_Division/SNR_Threshold[5]
    SLICE_X50Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.268 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.268    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_6_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.379 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.379    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.419 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.419    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000     0.464    PhaseHydrophones/u_SNR_Check/u_Division/Relational_Operator_relop1
    SLICE_X50Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.821    -0.859    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X50Y72         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.474     0.170    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.129     0.299    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.186ns (16.381%)  route 0.949ns (83.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.583    -0.591    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X62Y72         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/Q
                         net (fo=7, routed)           0.949     0.500    Automatic_Gain_Control/enable
    SLICE_X61Y68         LUT4 (Prop_lut4_I1_O)        0.045     0.545 r  Automatic_Gain_Control/gain[1]_i_1/O
                         net (fo=1, routed)           0.000     0.545    Automatic_Gain_Control/gain[1]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  Automatic_Gain_Control/gain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.853    -0.828    Automatic_Gain_Control/clk
    SLICE_X61Y68         FDRE                                         r  Automatic_Gain_Control/gain_reg[1]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.474     0.201    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.091     0.292    Automatic_Gain_Control/gain_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.323ns (27.810%)  route 0.838ns (72.190%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.551    -0.623    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X53Y74         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[12]/Q
                         net (fo=2, routed)           0.219    -0.262    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/HighThreshold[4]
    SLICE_X53Y74         LUT4 (Prop_lut4_I3_O)        0.043    -0.219 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Logical_Operator4_out10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.219    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold_n_6
    SLICE_X53Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.125 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           0.619     0.494    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.539 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_i_1/O
                         net (fo=1, routed)           0.000     0.539    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.831    -0.850    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/clk
    SLICE_X47Y57         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_reg/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.091     0.270    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_reg
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.186ns (15.755%)  route 0.995ns (84.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.583    -0.591    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X62Y71         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=1, routed)           0.995     0.545    Automatic_Gain_Control/user_gain[0]
    SLICE_X61Y70         LUT4 (Prop_lut4_I3_O)        0.045     0.590 r  Automatic_Gain_Control/gain[0]_i_1/O
                         net (fo=1, routed)           0.000     0.590    Automatic_Gain_Control/gain[0]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  Automatic_Gain_Control/gain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.850    -0.830    Automatic_Gain_Control/clk
    SLICE_X61Y70         FDRE                                         r  Automatic_Gain_Control/gain_reg[0]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.474     0.199    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.091     0.290    Automatic_Gain_Control/gain_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/reset_timer_ms_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.404ns (30.952%)  route 0.901ns (69.048%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.552    -0.622    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/Clk
    SLICE_X55Y73         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/Q
                         net (fo=2, routed)           0.211    -0.270    Automatic_Gain_Control/th_detector[7]
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.042    -0.228 r  Automatic_Gain_Control/FSM_onehot_receive[2]_i_44/O
                         net (fo=1, routed)           0.000    -0.228    Automatic_Gain_Control/FSM_onehot_receive[2]_i_44_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.136 r  Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.136    Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_26_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 f  Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_14/CO[3]
                         net (fo=2, routed)           0.381     0.284    Automatic_Gain_Control/highest27_in
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.329 f  Automatic_Gain_Control/reset_timer_ms_i_2/O
                         net (fo=1, routed)           0.309     0.638    Automatic_Gain_Control/highest09_out
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  Automatic_Gain_Control/reset_timer_ms_i_1/O
                         net (fo=1, routed)           0.000     0.683    Automatic_Gain_Control/reset_timer_ms
    SLICE_X60Y69         FDSE                                         r  Automatic_Gain_Control/reset_timer_ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.851    -0.829    Automatic_Gain_Control/clk
    SLICE_X60Y69         FDSE                                         r  Automatic_Gain_Control/reset_timer_ms_reg/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.474     0.200    
    SLICE_X60Y69         FDSE (Hold_fdse_C_D)         0.120     0.320    Automatic_Gain_Control/reset_timer_ms_reg
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/FSM_onehot_receive_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.404ns (31.168%)  route 0.892ns (68.832%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.552    -0.622    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/Clk
    SLICE_X55Y73         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/Q
                         net (fo=2, routed)           0.211    -0.270    Automatic_Gain_Control/th_detector[7]
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.042    -0.228 r  Automatic_Gain_Control/FSM_onehot_receive[2]_i_44/O
                         net (fo=1, routed)           0.000    -0.228    Automatic_Gain_Control/FSM_onehot_receive[2]_i_44_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.136 r  Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.136    Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_26_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_14/CO[3]
                         net (fo=2, routed)           0.442     0.345    Automatic_Gain_Control/highest27_in
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  Automatic_Gain_Control/FSM_onehot_receive[2]_i_4/O
                         net (fo=4, routed)           0.239     0.629    Automatic_Gain_Control/MillisecondsTimer/FSM_onehot_receive_reg[2]_2
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.045     0.674 r  Automatic_Gain_Control/MillisecondsTimer/FSM_onehot_receive[2]_i_2/O
                         net (fo=1, routed)           0.000     0.674    Automatic_Gain_Control/MillisecondsTimer_n_0
    SLICE_X61Y69         FDRE                                         r  Automatic_Gain_Control/FSM_onehot_receive_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.851    -0.829    Automatic_Gain_Control/clk
    SLICE_X61Y69         FDRE                                         r  Automatic_Gain_Control/FSM_onehot_receive_reg[2]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.474     0.200    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.091     0.291    Automatic_Gain_Control/FSM_onehot_receive_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/FSM_onehot_receive_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.408ns (30.768%)  route 0.918ns (69.232%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.552    -0.622    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/Clk
    SLICE_X55Y73         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/Q
                         net (fo=2, routed)           0.211    -0.270    Automatic_Gain_Control/th_detector[7]
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.042    -0.228 r  Automatic_Gain_Control/FSM_onehot_receive[2]_i_44/O
                         net (fo=1, routed)           0.000    -0.228    Automatic_Gain_Control/FSM_onehot_receive[2]_i_44_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.136 r  Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.136    Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_26_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 r  Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_14/CO[3]
                         net (fo=2, routed)           0.442     0.345    Automatic_Gain_Control/highest27_in
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  Automatic_Gain_Control/FSM_onehot_receive[2]_i_4/O
                         net (fo=4, routed)           0.265     0.655    Automatic_Gain_Control/MillisecondsTimer/FSM_onehot_receive_reg[2]_2
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.049     0.704 r  Automatic_Gain_Control/MillisecondsTimer/FSM_onehot_receive[1]_i_1/O
                         net (fo=1, routed)           0.000     0.704    Automatic_Gain_Control/MillisecondsTimer_n_1
    SLICE_X61Y69         FDRE                                         r  Automatic_Gain_Control/FSM_onehot_receive_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.851    -0.829    Automatic_Gain_Control/clk
    SLICE_X61Y69         FDRE                                         r  Automatic_Gain_Control/FSM_onehot_receive_reg[1]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.474     0.200    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.107     0.307    Automatic_Gain_Control/FSM_onehot_receive_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/FSM_onehot_receive_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.404ns (30.558%)  route 0.918ns (69.442%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.552    -0.622    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/Clk
    SLICE_X55Y73         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/Q
                         net (fo=2, routed)           0.211    -0.270    Automatic_Gain_Control/th_detector[7]
    SLICE_X55Y72         LUT4 (Prop_lut4_I2_O)        0.042    -0.228 r  Automatic_Gain_Control/FSM_onehot_receive[2]_i_44/O
                         net (fo=1, routed)           0.000    -0.228    Automatic_Gain_Control/FSM_onehot_receive[2]_i_44_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.136 r  Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    -0.136    Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_26_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.097 f  Automatic_Gain_Control/FSM_onehot_receive_reg[2]_i_14/CO[3]
                         net (fo=2, routed)           0.442     0.345    Automatic_Gain_Control/highest27_in
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.390 f  Automatic_Gain_Control/FSM_onehot_receive[2]_i_4/O
                         net (fo=4, routed)           0.265     0.655    Automatic_Gain_Control/MillisecondsTimer/FSM_onehot_receive_reg[2]_2
    SLICE_X61Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.700 r  Automatic_Gain_Control/MillisecondsTimer/FSM_onehot_receive[0]_i_1/O
                         net (fo=1, routed)           0.000     0.700    Automatic_Gain_Control/MillisecondsTimer_n_2
    SLICE_X61Y69         FDSE                                         r  Automatic_Gain_Control/FSM_onehot_receive_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.851    -0.829    Automatic_Gain_Control/clk
    SLICE_X61Y69         FDSE                                         r  Automatic_Gain_Control/FSM_onehot_receive_reg[0]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.474     0.200    
    SLICE_X61Y69         FDSE (Hold_fdse_C_D)         0.092     0.292    Automatic_Gain_Control/FSM_onehot_receive_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.323ns (24.277%)  route 1.007ns (75.723%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.551    -0.623    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X53Y74         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[12]/Q
                         net (fo=2, routed)           0.219    -0.262    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/HighThreshold[4]
    SLICE_X53Y74         LUT4 (Prop_lut4_I3_O)        0.043    -0.219 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Logical_Operator4_out10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.219    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold_n_6
    SLICE_X53Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.125 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_carry__0/CO[3]
                         net (fo=3, routed)           0.788     0.663    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_0[0]
    SLICE_X47Y57         LUT3 (Prop_lut3_I0_O)        0.045     0.708 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_1/O
                         net (fo=1, routed)           0.000     0.708    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger
    SLICE_X47Y57         FDSE                                         r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.831    -0.850    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/clk
    SLICE_X47Y57         FDSE                                         r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X47Y57         FDSE (Hold_fdse_C_D)         0.092     0.271    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/agc_gain_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.367ns (26.445%)  route 1.021ns (73.555%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2645, routed)        0.580    -0.594    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/Clk
    SLICE_X63Y75         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[29]/Q
                         net (fo=4, routed)           0.368    -0.084    Automatic_Gain_Control/th_max[13]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.042    -0.042 r  Automatic_Gain_Control/agc_gain_out[2]_i_18/O
                         net (fo=1, routed)           0.000    -0.042    Automatic_Gain_Control/agc_gain_out[2]_i_18_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.052 r  Automatic_Gain_Control/agc_gain_out_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.366     0.418    Automatic_Gain_Control/agc_gain_out13_in
    SLICE_X60Y69         LUT6 (Prop_lut6_I1_O)        0.045     0.463 r  Automatic_Gain_Control/agc_gain_out[2]_i_3/O
                         net (fo=3, routed)           0.286     0.749    Automatic_Gain_Control/agc_gain_out[2]_i_3_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.794 r  Automatic_Gain_Control/agc_gain_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.794    Automatic_Gain_Control/agc_gain_out[1]_i_1_n_0
    SLICE_X60Y68         FDRE                                         r  Automatic_Gain_Control/agc_gain_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.853    -0.828    Automatic_Gain_Control/clk
    SLICE_X60Y68         FDRE                                         r  Automatic_Gain_Control/agc_gain_out_reg[1]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.474     0.201    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.120     0.321    Automatic_Gain_Control/agc_gain_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.473    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       14.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.524ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@80.000ns)
  Data Path Delay:        4.844ns  (logic 1.183ns (24.421%)  route 3.661ns (75.579%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 98.954 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 79.451 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     80.000    80.000 r  
    H11                                               0.000    80.000 r  clk_in (IN)
                         net (fo=0)                   0.000    80.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    81.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    82.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    76.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    77.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.408    79.451    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868    80.319 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.820    82.140    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.105    82.245 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.720    83.964    FIFO_BUFFERS/u_full_2
    SLICE_X34Y31         LUT4 (Prop_lut4_I1_O)        0.105    84.069 r  FIFO_BUFFERS/fifo_full_INST_0/O
                         net (fo=1, routed)           0.121    84.191    FIFO_BUFFERS/fifo_full
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.105    84.296 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000    84.296    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.247    98.954    FIFO_BUFFERS/clk_read
    SLICE_X34Y31         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.264    99.218    
                         clock uncertainty           -0.474    98.744    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.076    98.820    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         98.820    
                         arrival time                         -84.296    
  -------------------------------------------------------------------
                         slack                                 14.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.401ns (29.749%)  route 0.947ns (70.251%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.603    -0.570    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.304 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           0.530     0.226    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[4]
    SLICE_X31Y34         LUT4 (Prop_lut4_I2_O)        0.045     0.271 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           0.365     0.635    FIFO_BUFFERS/u_full_1
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.045     0.680 r  FIFO_BUFFERS/fifo_full_INST_0/O
                         net (fo=1, routed)           0.052     0.733    FIFO_BUFFERS/fifo_full
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000     0.778    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.822    -0.859    FIFO_BUFFERS/clk_read
    SLICE_X34Y31         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.474     0.170    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121     0.291    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.291    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       98.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.261ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.348ns (37.364%)  route 0.583ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 99.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.407    -0.550    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X59Y76         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDPE (Prop_fdpe_C_Q)         0.348    -0.202 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.583     0.382    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X58Y76         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.302    99.010    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X58Y76         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.416    99.426    
                         clock uncertainty           -0.354    99.072    
    SLICE_X58Y76         FDPE (Recov_fdpe_C_PRE)     -0.429    98.643    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.643    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                 98.261    

Slack (MET) :             98.368ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.398ns (47.696%)  route 0.436ns (52.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 98.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.369    -0.588    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X42Y2          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDPE (Prop_fdpe_C_Q)         0.398    -0.190 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.436     0.246    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X43Y2          FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.259    98.966    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X43Y2          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.421    99.388    
                         clock uncertainty           -0.354    99.033    
    SLICE_X43Y2          FDPE (Recov_fdpe_C_PRE)     -0.419    98.614    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.614    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                 98.368    

Slack (MET) :             98.459ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.647%)  route 0.382ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 99.024 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.425    -0.532    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X3Y56          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDPE (Prop_fdpe_C_Q)         0.348    -0.184 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.382     0.199    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X3Y55          FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.316    99.024    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X3Y55          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.417    99.441    
                         clock uncertainty           -0.354    99.087    
    SLICE_X3Y55          FDPE (Recov_fdpe_C_PRE)     -0.429    98.658    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.658    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                 98.459    

Slack (MET) :             98.460ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.647%)  route 0.382ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.963ns = ( 99.036 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.437    -0.520    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X3Y10          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDPE (Prop_fdpe_C_Q)         0.348    -0.172 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.382     0.210    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X3Y9           FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        1.329    99.036    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X3Y9           FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.417    99.454    
                         clock uncertainty           -0.354    99.099    
    SLICE_X3Y9           FDPE (Recov_fdpe_C_PRE)     -0.429    98.670    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.670    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                 98.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.593    -0.581    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X3Y10          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDPE (Prop_fdpe_C_Q)         0.128    -0.453 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174    -0.279    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X3Y9           FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.865    -0.816    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X3Y9           FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.252    -0.564    
    SLICE_X3Y9           FDPE (Remov_fdpe_C_PRE)     -0.149    -0.713    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.593    -0.581    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X3Y56          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDPE (Prop_fdpe_C_Q)         0.128    -0.453 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174    -0.279    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X3Y55          FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.863    -0.817    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X3Y55          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.253    -0.565    
    SLICE_X3Y55          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.714    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.475%)  route 0.177ns (54.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.564    -0.610    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X42Y2          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDPE (Prop_fdpe_C_Q)         0.148    -0.462 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.177    -0.285    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X43Y2          FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.834    -0.847    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X43Y2          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.250    -0.597    
    SLICE_X43Y2          FDPE (Remov_fdpe_C_PRE)     -0.148    -0.745    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.740%)  route 0.251ns (66.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.580    -0.594    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X59Y76         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDPE (Prop_fdpe_C_Q)         0.128    -0.466 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.251    -0.215    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X58Y76         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9377, routed)        0.846    -0.834    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X58Y76         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.254    -0.581    
    SLICE_X58Y76         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.730    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.515    





