WARNING: [COSIM-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/Xilinx/Vitis_HLS/2022.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling ddrbenchmark_testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_ddrBenchmark.cpp
   Compiling ddrbenchmark.cpp_pre.cpp.tb.cpp
   Compiling apatb_ddrBenchmark_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
** Starting TB **
* Single test *
- Time taken: 0 clock cycles
- Mode: Write

* Single test *
- Time taken: 0 clock cycles
- Mode: Read

** TB ended **

C:\Users\gbeve\Downloads\ddrBench\ddrbench_sol\sim\verilog>set PATH= 

C:\Users\gbeve\Downloads\ddrBench\ddrbench_sol\sim\verilog>call D:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_ddrBenchmark_top glbl -Oenable_linking_all_libraries  -prj ddrBenchmark.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s ddrBenchmark  
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_ddrBenchmark_top glbl -Oenable_linking_all_libraries -prj ddrBenchmark.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s ddrBenchmark 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_axi_master_results.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_results
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ddrBenchmark_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_countCycles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_countCycles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_countCycles_Pipeline_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_countCycles_Pipeline_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_fifo_w64_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_fifo_w64_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module ddrBenchmark_fifo_w64_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module ddrBenchmark_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module ddrBenchmark_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_results_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi_load
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi_store
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi_read
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi_write
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi_throttle
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi_srl
INFO: [VRFC 10-311] analyzing module ddrBenchmark_results_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_runBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_runBench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_runBench_Pipeline_dataWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_runBench_Pipeline_dataWrite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_runBench_Pipeline_dataWrite1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_runBench_Pipeline_dataWrite1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark_start_for_countCycles_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrBenchmark_start_for_countCycles_U0_shiftReg
INFO: [VRFC 10-311] analyzing module ddrBenchmark_start_for_countCycles_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.ddrBenchmark_control_s_axi
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_mem(MEM_...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_fifo(MEM...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_store(NU...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_mem(MEM_...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_fifo(MEM...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_load(NUM...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_srl(DATA...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_fifo(DAT...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_throttle...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_write(CO...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_reg_slic...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi_read(C_U...
Compiling module xil_defaultlib.ddrBenchmark_gmem_m_axi(CONSERVA...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_srl(D...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_fifo(...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_mem(M...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_fifo(...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_srl(D...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_fifo(...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_srl(D...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_fifo(...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_store...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_mem(M...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_fifo(...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_load(...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_reg_s...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_srl(D...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_fifo(...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_reg_s...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_srl(D...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_fifo(...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_srl(D...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_fifo(...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_throt...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_reg_s...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_write...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_reg_s...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi_read(...
Compiling module xil_defaultlib.ddrBenchmark_results_m_axi(CONSE...
Compiling module xil_defaultlib.ddrBenchmark_entry_proc
Compiling module xil_defaultlib.ddrBenchmark_flow_control_loop_p...
Compiling module xil_defaultlib.ddrBenchmark_runBench_Pipeline_d...
Compiling module xil_defaultlib.ddrBenchmark_runBench_Pipeline_d...
Compiling module xil_defaultlib.ddrBenchmark_runBench
Compiling module xil_defaultlib.ddrBenchmark_countCycles_Pipelin...
Compiling module xil_defaultlib.ddrBenchmark_countCycles
Compiling module xil_defaultlib.ddrBenchmark_fifo_w64_d3_S_shift...
Compiling module xil_defaultlib.ddrBenchmark_fifo_w64_d3_S
Compiling module xil_defaultlib.ddrBenchmark_fifo_w64_d2_S_shift...
Compiling module xil_defaultlib.ddrBenchmark_fifo_w64_d2_S
Compiling module xil_defaultlib.ddrBenchmark_start_for_countCycl...
Compiling module xil_defaultlib.ddrBenchmark_start_for_countCycl...
Compiling module xil_defaultlib.ddrBenchmark
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_master_results
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_ddrBenchmark_top
Compiling module work.glbl
Built simulation snapshot ddrBenchmark

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ddrBenchmark/xsim_script.tcl
# xsim {ddrBenchmark} -autoloadwcfg -tclbatch {ddrBenchmark.tcl}
Time resolution is 1 ps
source ddrBenchmark.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "185525000"
// RTL Simulation : 2 / 2 [n/a] @ "186355000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 186415 ns : File "C:/Users/gbeve/Downloads/ddrBench/ddrbench_sol/sim/verilog/ddrBenchmark.autotb.v" Line 588
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 684.949 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jan  9 22:08:06 2023...
** Starting TB **
* Single test *
- Time taken: 18460 clock cycles
- Mode: Write

* Single test *
- Time taken: 0 clock cycles
- Mode: Read

** TB ended **
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
