{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703102567254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703102567255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 22:02:45 2023 " "Processing started: Wed Dec 20 22:02:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703102567255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102567255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP3_Project -c SAP3_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP3_Project -c SAP3_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102567255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703102567854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703102567854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_core_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_core_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_core_tb " "Found entity 1: processor_core_tb" {  } { { "processor_core_tb.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_core.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_core " "Found entity 1: processor_core" {  } { { "processor_core.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581655 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I_O_controller.v(21) " "Verilog HDL information at I_O_controller.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "I_O_controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/I_O_controller.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703102581657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_o_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i_o_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I_O_controller " "Found entity 1: I_O_controller" {  } { { "I_O_controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/I_O_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_prephiral.v 1 1 " "Found 1 design units, including 1 entities, in source file io_prephiral.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_prephiral " "Found entity 1: io_prephiral" {  } { { "io_prephiral.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/io_prephiral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file microcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcontroller " "Found entity 1: microcontroller" {  } { { "microcontroller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/microcontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102581672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102581672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out controller.v(14) " "Verilog HDL Implicit Net warning at controller.v(14): created implicit net for \"out\"" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flg_c ALU.v(50) " "Verilog HDL Implicit Net warning at ALU.v(50): created implicit net for \"flg_c\"" {  } { { "ALU.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flg_z ALU.v(51) " "Verilog HDL Implicit Net warning at ALU.v(51): created implicit net for \"flg_z\"" {  } { { "ALU.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flg_s ALU.v(52) " "Verilog HDL Implicit Net warning at ALU.v(52): created implicit net for \"flg_s\"" {  } { { "ALU.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581672 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flg_p ALU.v(53) " "Verilog HDL Implicit Net warning at ALU.v(53): created implicit net for \"flg_p\"" {  } { { "ALU.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_core " "Elaborating entity \"processor_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703102581817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file\"" {  } { { "processor_core.v" "reg_file" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_file.v(30) " "Verilog HDL assignment warning at reg_file.v(30): truncated value with size 32 to match size of target (16)" {  } { { "reg_file.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/reg_file.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581823 "|processor_core|reg_file:reg_file"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_file.v(32) " "Verilog HDL assignment warning at reg_file.v(32): truncated value with size 32 to match size of target (16)" {  } { { "reg_file.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/reg_file.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581823 "|processor_core|reg_file:reg_file"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_file.v(34) " "Verilog HDL assignment warning at reg_file.v(34): truncated value with size 32 to match size of target (16)" {  } { { "reg_file.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/reg_file.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581823 "|processor_core|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory " "Elaborating entity \"memory\" for hierarchy \"memory:memory\"" {  } { { "processor_core.v" "memory" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581824 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 65535 memory.v(11) " "Verilog HDL warning at memory.v(11): number of words (5) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "memory.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/memory.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1703102581825 "|processor_core|memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:ir " "Elaborating entity \"IR\" for hierarchy \"IR:ir\"" {  } { { "processor_core.v" "ir" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "processor_core.v" "alu" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(103) " "Verilog HDL assignment warning at ALU.v(103): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581829 "|processor_core|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(106) " "Verilog HDL assignment warning at ALU.v(106): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/ALU.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581829 "|processor_core|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "processor_core.v" "controller" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581830 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out controller.v(14) " "Verilog HDL or VHDL warning at controller.v(14): object \"out\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703102581833 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 1 controller.v(14) " "Verilog HDL assignment warning at controller.v(14): truncated value with size 35 to match size of target (1)" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(87) " "Verilog HDL assignment warning at controller.v(87): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 controller.v(187) " "Verilog HDL assignment warning at controller.v(187): truncated value with size 7 to match size of target (5)" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 controller.v(194) " "Verilog HDL assignment warning at controller.v(194): truncated value with size 7 to match size of target (5)" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "controller.v(622) " "Verilog HDL or VHDL warning at the controller.v(622): index expression is not wide enough to address all of the elements in the array" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 622 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "controller.v(660) " "Verilog HDL or VHDL warning at the controller.v(660): index expression is not wide enough to address all of the elements in the array" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 660 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "controller.v(723) " "Verilog HDL or VHDL warning at the controller.v(723): index expression is not wide enough to address all of the elements in the array" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 723 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(846) " "Verilog HDL assignment warning at controller.v(846): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(857) " "Verilog HDL assignment warning at controller.v(857): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(864) " "Verilog HDL assignment warning at controller.v(864): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(139) " "Verilog HDL Casex/Casez warning at controller.v(139): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 139 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(160) " "Verilog HDL Casex/Casez warning at controller.v(160): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 160 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(206) " "Verilog HDL Casex/Casez warning at controller.v(206): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 206 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(253) " "Verilog HDL Casex/Casez warning at controller.v(253): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 253 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(310) " "Verilog HDL Casex/Casez warning at controller.v(310): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 310 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.v(758) " "Verilog HDL Casex/Casez warning at controller.v(758): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 758 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.v(873) " "Verilog HDL Case Statement warning at controller.v(873): case item expression covers a value already covered by a previous case item" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 873 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "controller.v(119) " "Verilog HDL warning at controller.v(119): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 119 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(119) " "Verilog HDL Case Statement warning at controller.v(119): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/controller.v" 119 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1703102581834 "|processor_core|controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_O_controller I_O_controller:i_o_ctrl " "Elaborating entity \"I_O_controller\" for hierarchy \"I_O_controller:i_o_ctrl\"" {  } { { "processor_core.v" "i_o_ctrl" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/processor_core.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102581835 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1703102582939 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory:memory\|ram_rtl_0 " "Inferred RAM node \"memory:memory\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1703102582939 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/SAP3_Project.ram0_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1703102583044 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:memory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:memory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SAP3_Project.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/SAP3_Project.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1703102585137 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1703102585137 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703102585137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memory:memory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102585222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memory:memory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SAP3_Project.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SAP3_Project.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703102585222 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703102585222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdp1 " "Found entity 1: altsyncram_cdp1" {  } { { "db/altsyncram_cdp1.tdf" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/altsyncram_cdp1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102585305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102585305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102585376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102585376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102585438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102585438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703102585503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102585503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703102588027 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/output_files/SAP3_Project.map.smsg " "Generated suppressed messages file C:/Users/Abdelrahman Khalil/OneDrive - Nile University/My Life/Courses/CND/Fundmentals/Projects/Digital/SAP3/output_files/SAP3_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102593341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703102593586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703102593586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1477 " "Implemented 1477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703102593765 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703102593765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1387 " "Implemented 1387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703102593765 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1703102593765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703102593765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703102593799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 22:03:13 2023 " "Processing ended: Wed Dec 20 22:03:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703102593799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703102593799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703102593799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703102593799 ""}
