// Seed: 1093500322
module module_0;
  parameter id_1 = (-1'b0);
  assign id_2 = 1;
  wor id_3 = id_1;
  assign id_1 = -1;
  assign id_2 = -1'h0;
  tri0 id_4 = -1 ? {id_2} : id_3;
endmodule
module module_1;
  localparam id_1 = -1;
  always id_2 = -1;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_7;
  always_latch id_4 <= id_11;
  assign id_13 = id_10;
  id_14(
      1, 1, -1
  );
  assign id_7 = 1;
  wire id_15;
  assign id_1 = -1;
  tri1 id_16, id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_18 = id_17 - 1;
endmodule
