static bool mxc4005_is_readable_reg(struct device *dev, unsigned int reg)\r\n{\r\nswitch (reg) {\r\ncase MXC4005_REG_XOUT_UPPER:\r\ncase MXC4005_REG_XOUT_LOWER:\r\ncase MXC4005_REG_YOUT_UPPER:\r\ncase MXC4005_REG_YOUT_LOWER:\r\ncase MXC4005_REG_ZOUT_UPPER:\r\ncase MXC4005_REG_ZOUT_LOWER:\r\ncase MXC4005_REG_DEVICE_ID:\r\ncase MXC4005_REG_CONTROL:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic bool mxc4005_is_writeable_reg(struct device *dev, unsigned int reg)\r\n{\r\nswitch (reg) {\r\ncase MXC4005_REG_INT_CLR1:\r\ncase MXC4005_REG_INT_MASK1:\r\ncase MXC4005_REG_CONTROL:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic int mxc4005_read_xyz(struct mxc4005_data *data)\r\n{\r\nint ret;\r\nret = regmap_bulk_read(data->regmap, MXC4005_REG_XOUT_UPPER,\r\n(u8 *) data->buffer, sizeof(data->buffer));\r\nif (ret < 0) {\r\ndev_err(data->dev, "failed to read axes\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int mxc4005_read_axis(struct mxc4005_data *data,\r\nunsigned int addr)\r\n{\r\n__be16 reg;\r\nint ret;\r\nret = regmap_bulk_read(data->regmap, addr, (u8 *) &reg, sizeof(reg));\r\nif (ret < 0) {\r\ndev_err(data->dev, "failed to read reg %02x\n", addr);\r\nreturn ret;\r\n}\r\nreturn be16_to_cpu(reg);\r\n}\r\nstatic int mxc4005_read_scale(struct mxc4005_data *data)\r\n{\r\nunsigned int reg;\r\nint ret;\r\nint i;\r\nret = regmap_read(data->regmap, MXC4005_REG_CONTROL, &reg);\r\nif (ret < 0) {\r\ndev_err(data->dev, "failed to read reg_control\n");\r\nreturn ret;\r\n}\r\ni = reg >> MXC4005_CONTROL_FSR_SHIFT;\r\nif (i < 0 || i >= ARRAY_SIZE(mxc4005_scale_table))\r\nreturn -EINVAL;\r\nreturn mxc4005_scale_table[i].scale;\r\n}\r\nstatic int mxc4005_set_scale(struct mxc4005_data *data, int val)\r\n{\r\nunsigned int reg;\r\nint i;\r\nint ret;\r\nfor (i = 0; i < ARRAY_SIZE(mxc4005_scale_table); i++) {\r\nif (mxc4005_scale_table[i].scale == val) {\r\nreg = i << MXC4005_CONTROL_FSR_SHIFT;\r\nret = regmap_update_bits(data->regmap,\r\nMXC4005_REG_CONTROL,\r\nMXC4005_REG_CONTROL_MASK_FSR,\r\nreg);\r\nif (ret < 0)\r\ndev_err(data->dev,\r\n"failed to write reg_control\n");\r\nreturn ret;\r\n}\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int mxc4005_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val, int *val2, long mask)\r\n{\r\nstruct mxc4005_data *data = iio_priv(indio_dev);\r\nint ret;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nswitch (chan->type) {\r\ncase IIO_ACCEL:\r\nif (iio_buffer_enabled(indio_dev))\r\nreturn -EBUSY;\r\nret = mxc4005_read_axis(data, chan->address);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = sign_extend32(ret >> chan->scan_type.shift,\r\nchan->scan_type.realbits - 1);\r\nreturn IIO_VAL_INT;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ncase IIO_CHAN_INFO_SCALE:\r\nret = mxc4005_read_scale(data);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = 0;\r\n*val2 = ret;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int mxc4005_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val, int val2, long mask)\r\n{\r\nstruct mxc4005_data *data = iio_priv(indio_dev);\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_SCALE:\r\nif (val != 0)\r\nreturn -EINVAL;\r\nreturn mxc4005_set_scale(data, val2);\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic irqreturn_t mxc4005_trigger_handler(int irq, void *private)\r\n{\r\nstruct iio_poll_func *pf = private;\r\nstruct iio_dev *indio_dev = pf->indio_dev;\r\nstruct mxc4005_data *data = iio_priv(indio_dev);\r\nint ret;\r\nret = mxc4005_read_xyz(data);\r\nif (ret < 0)\r\ngoto err;\r\niio_push_to_buffers_with_timestamp(indio_dev, data->buffer,\r\npf->timestamp);\r\nerr:\r\niio_trigger_notify_done(indio_dev->trig);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int mxc4005_clr_intr(struct mxc4005_data *data)\r\n{\r\nint ret;\r\nret = regmap_write(data->regmap, MXC4005_REG_INT_CLR1,\r\nMXC4005_REG_INT_CLR1_BIT_DRDYC);\r\nif (ret < 0) {\r\ndev_err(data->dev, "failed to write to reg_int_clr1\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int mxc4005_set_trigger_state(struct iio_trigger *trig,\r\nbool state)\r\n{\r\nstruct iio_dev *indio_dev = iio_trigger_get_drvdata(trig);\r\nstruct mxc4005_data *data = iio_priv(indio_dev);\r\nint ret;\r\nmutex_lock(&data->mutex);\r\nif (state) {\r\nret = regmap_write(data->regmap, MXC4005_REG_INT_MASK1,\r\nMXC4005_REG_INT_MASK1_BIT_DRDYE);\r\n} else {\r\nret = regmap_write(data->regmap, MXC4005_REG_INT_MASK1,\r\n~MXC4005_REG_INT_MASK1_BIT_DRDYE);\r\n}\r\nif (ret < 0) {\r\nmutex_unlock(&data->mutex);\r\ndev_err(data->dev, "failed to update reg_int_mask1");\r\nreturn ret;\r\n}\r\ndata->trigger_enabled = state;\r\nmutex_unlock(&data->mutex);\r\nreturn 0;\r\n}\r\nstatic int mxc4005_trigger_try_reen(struct iio_trigger *trig)\r\n{\r\nstruct iio_dev *indio_dev = iio_trigger_get_drvdata(trig);\r\nstruct mxc4005_data *data = iio_priv(indio_dev);\r\nif (!data->dready_trig)\r\nreturn 0;\r\nreturn mxc4005_clr_intr(data);\r\n}\r\nstatic int mxc4005_gpio_probe(struct i2c_client *client,\r\nstruct mxc4005_data *data)\r\n{\r\nstruct device *dev;\r\nstruct gpio_desc *gpio;\r\nint ret;\r\nif (!client)\r\nreturn -EINVAL;\r\ndev = &client->dev;\r\ngpio = devm_gpiod_get_index(dev, "mxc4005_int", 0, GPIOD_IN);\r\nif (IS_ERR(gpio)) {\r\ndev_err(dev, "failed to get acpi gpio index\n");\r\nreturn PTR_ERR(gpio);\r\n}\r\nret = gpiod_to_irq(gpio);\r\ndev_dbg(dev, "GPIO resource, no:%d irq:%d\n", desc_to_gpio(gpio), ret);\r\nreturn ret;\r\n}\r\nstatic int mxc4005_chip_init(struct mxc4005_data *data)\r\n{\r\nint ret;\r\nunsigned int reg;\r\nret = regmap_read(data->regmap, MXC4005_REG_DEVICE_ID, &reg);\r\nif (ret < 0) {\r\ndev_err(data->dev, "failed to read chip id\n");\r\nreturn ret;\r\n}\r\ndev_dbg(data->dev, "MXC4005 chip id %02x\n", reg);\r\nreturn 0;\r\n}\r\nstatic int mxc4005_probe(struct i2c_client *client,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct mxc4005_data *data;\r\nstruct iio_dev *indio_dev;\r\nstruct regmap *regmap;\r\nint ret;\r\nindio_dev = devm_iio_device_alloc(&client->dev, sizeof(*data));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\nregmap = devm_regmap_init_i2c(client, &mxc4005_regmap_config);\r\nif (IS_ERR(regmap)) {\r\ndev_err(&client->dev, "failed to initialize regmap\n");\r\nreturn PTR_ERR(regmap);\r\n}\r\ndata = iio_priv(indio_dev);\r\ni2c_set_clientdata(client, indio_dev);\r\ndata->dev = &client->dev;\r\ndata->regmap = regmap;\r\nret = mxc4005_chip_init(data);\r\nif (ret < 0) {\r\ndev_err(&client->dev, "failed to initialize chip\n");\r\nreturn ret;\r\n}\r\nmutex_init(&data->mutex);\r\nindio_dev->dev.parent = &client->dev;\r\nindio_dev->channels = mxc4005_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(mxc4005_channels);\r\nindio_dev->available_scan_masks = mxc4005_scan_masks;\r\nindio_dev->name = MXC4005_DRV_NAME;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->info = &mxc4005_info;\r\nret = iio_triggered_buffer_setup(indio_dev,\r\niio_pollfunc_store_time,\r\nmxc4005_trigger_handler,\r\nNULL);\r\nif (ret < 0) {\r\ndev_err(&client->dev,\r\n"failed to setup iio triggered buffer\n");\r\nreturn ret;\r\n}\r\nif (client->irq < 0)\r\nclient->irq = mxc4005_gpio_probe(client, data);\r\nif (client->irq > 0) {\r\ndata->dready_trig = devm_iio_trigger_alloc(&client->dev,\r\n"%s-dev%d",\r\nindio_dev->name,\r\nindio_dev->id);\r\nif (!data->dready_trig)\r\nreturn -ENOMEM;\r\nret = devm_request_threaded_irq(&client->dev, client->irq,\r\niio_trigger_generic_data_rdy_poll,\r\nNULL,\r\nIRQF_TRIGGER_FALLING |\r\nIRQF_ONESHOT,\r\nMXC4005_IRQ_NAME,\r\ndata->dready_trig);\r\nif (ret) {\r\ndev_err(&client->dev,\r\n"failed to init threaded irq\n");\r\ngoto err_buffer_cleanup;\r\n}\r\ndata->dready_trig->dev.parent = &client->dev;\r\ndata->dready_trig->ops = &mxc4005_trigger_ops;\r\niio_trigger_set_drvdata(data->dready_trig, indio_dev);\r\nindio_dev->trig = data->dready_trig;\r\niio_trigger_get(indio_dev->trig);\r\nret = iio_trigger_register(data->dready_trig);\r\nif (ret) {\r\ndev_err(&client->dev,\r\n"failed to register trigger\n");\r\ngoto err_trigger_unregister;\r\n}\r\n}\r\nret = iio_device_register(indio_dev);\r\nif (ret < 0) {\r\ndev_err(&client->dev,\r\n"unable to register iio device %d\n", ret);\r\ngoto err_buffer_cleanup;\r\n}\r\nreturn 0;\r\nerr_trigger_unregister:\r\niio_trigger_unregister(data->dready_trig);\r\nerr_buffer_cleanup:\r\niio_triggered_buffer_cleanup(indio_dev);\r\nreturn ret;\r\n}\r\nstatic int mxc4005_remove(struct i2c_client *client)\r\n{\r\nstruct iio_dev *indio_dev = i2c_get_clientdata(client);\r\nstruct mxc4005_data *data = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\niio_triggered_buffer_cleanup(indio_dev);\r\nif (data->dready_trig)\r\niio_trigger_unregister(data->dready_trig);\r\nreturn 0;\r\n}
