http://sourcedb.ict.cas.cn/cn/jssrck/201310/t20131028_3963829.html
 　　1.        Da Wang, Xiaoxin Fan, Xiang Fu, Hui Liu, Ke Wen, Rui Li, Huawei Li, Yu Hu, and Xiaowei Li, “The Design-for-Testability Features of A General Purpose Microprocessor”, In Proc. of IEEE Intl. Test Conf. (ITC), 2007, Session 9.2.　　2.        Da Wang, Yuanjiang Xie, Yu Hu, Huawei Li, and Xiaowei Li, “Hierarchical Fault Tolerance Memory Architecture With 3-Dimension Interconnect”, In Proc. of IEEE Region 10 Conf. (TENCON), 2007, FrSC-O9.2.　　3.        Da Wang, Yu Hu, Huawei Li, and Xiaowei Li, “The Design-for-Testability Features and Test Implementation of a Giga Hertz General Purpose Microprocessor”, Journal of Computer Science and Technology (JCST), 2008, 23(6): 1037-1046.　　4.        Da Wang, Rui Li, Yu Hu, Huawei Li, and Xiaowei Li, “A Case Study on At-Speed Testing of a Gigahertz Microprocessor”, In Proc. of IEEE Intl. Symp.on Electronic Design, Test & Application (DELTA), 2008, pp. 326-331.　　5.        Zichu Qi, Hui Liu, Xiangku Li, Da Wang, Yinhe Han, Huawei Li, Weiwu Hu, “A Scalable Scan Architecture for Godson-3 Multicore Microprocessor”, in Proc. of Asian Test Symp. (ATS), 2009, pp. 219-224.　　6.        Fei Wang, Da Wang, and Haigang Yang. A SAT-Based Pattern Generation Method for Diagnosis Multiple Faults. in Proc. of International Conference of Advanced Measurement and Test (AMT), vol. 302, 2011, pp. 989-994.　　7.        Dongrui Fan, Hao Zhang, Da Wang, Xiaochun Ye, Fenglong Song, Junchao Zhang, and Lingjun Fan. High-Efficient Architecture of Godson-T Many-Core Processor. In the proceeding of the 23rd HotChips Conference, Aug. 17-19, 2011, Stanford Uniersity, CA.　　8.        Da Wang, Dongrui Fan, Yu Hu, A Case Study: Low Power Design-for-Testability Features of a Multi-core Processor Godson-T. Trans Tech. on Advanced Measurement Research (AMR), vol. 302, 2011, pp. 1237-1242.　　9.        Da Wang, Fei Wang, et. al. “Diagnosis Pattern Generation Method for Timing Faults in Scan Chains”, IEEE International Symposium on Circuits and Systems (ISCAS), 2012, pp. 2308-2312.　　10.        Dongrui Fan, Hao Zhang, Da Wang, Xiaochun Ye, Fenglong Song, Guojie Li, Ninghui Sun, “High-Efficient Architecture of Godson-T Many-Core Processor,” IEEE Micro, March/ April 2012, pp. 38-47.(通讯作者)　　11.        Shuai Jiao, Paolo Ienne, Xiaochun Ye, Da Wang, Dongrui Fan, Ninghui Sun, "CRAW/P: A Workload Partition Method for the Efficient Parallel Simulation of Manycores," International European Conference on Parallel and Distributed Computing (Euro-Par), 2012, pp. 102-114.　　12.        Shuai Jiao, Da Wang, Xiaochun Ye, Weizhi Xu, Hao Zhang, Ninghui Sun, "PartitionSim: A Parallel Simulator for Many-cores," IEEE International Conference on High Performance Computing and Communications (HPCC), 2012, Liverpool, UK, pp. 119-126.　　13.        Shuai Jiao, Da Wang, Xiaochun Ye, Weizhi Xu, Hao Zhang, Ninghui Sun, "ALWP: A Workload Partition Method for the Efficient Parallel Simulation of Manycores," IEEE International Conference on High Performance Computing and Communications, 2012, Liverpool (HPCC), UK, pp. 135-142.　　14.        Weizhi Xu, Hao Zhang, Shuai Jiao, Da Wang, Fenglong Song, Zhiyong Liu, "Optimizing Sparse Matrix Vector Multiplication Using Cache Blocking Method on Fermi GPU," SNPD 2012, pp. 231-235　　15.        Weizhi Xu, Zhiyong Liu, Jun Wu, Xiaochun Ye, Shuai Jiao, Da Wang, Fenglong Song, Dongrui Fan. Auto-Tuning GEMV on Many-Core GPU. The 18th IEEE International Conference on Parallel and Distributed Systems(ICPADS 2012) , Singapore, Dec. 2012.　　16.        Mingzhe Zhang, Da Wang, Xiaochun Ye, Liqiang He, Ddongrui Fan and Zhiyong Liu. A Path-Adaptive Opto-Electronic Hybrid NoC for Chip Multi-Processor. The 11th IEEE International Symposium on Parallel and Distributed Processing with Aplications (ISPA-13). Melbourne, Australia. Jul, 2013.　　17.        Lunkai Zhang, Mingzhe Zhang, Lingjun Fan, Da Wang and Paolo Ienne. Spontaneous Reload Cache --- Mimicking a Larger Cache with Minimal Hardware Requirement. The 8th IEEE International Conference on Networking, Architecture, and Storage (NAS 2013).　　18.        王达、李华伟、胡瑜、李晓维，“嵌入式存储器内建自修复技术研究”，信息技术快报，2006 4(1): 14-29.　　19.        付祥、王达、李华伟、胡瑜、李晓维，“一种嵌入式存储器的内建自修复机制”，中国测试大会，北戴河，2006, pp. 15-19.　　20.        王达、胡瑜、李晓维，“Flash闪存测试与修复技术概述”，中国测试大会，苏州，2008，pp. 151-155.　　21.        王达，胡瑜，李晓维，“嵌入式存储器诊断电路的失效位图压缩方法”，第六届中国容错学术会议2009，海拉尔，pp. 37-41.　　22.        谢远江、王达、胡瑜、李晓维，“利用内容可寻址技术的存储器BISR方法”计算机辅助设计与图形学学报，2009 21(4): 467-472　　23.        范灵俊，安述倩，李杨，张浩，王达，范东睿. 众核处理器高效片上访存机制研究.中国计算机学会计算机工程与工艺专业委员会第十五届学术年会暨“微处理器技术”专题研讨会，2011　　24.        唐士斌，宋风龙，王达，李文明，刘志勇。基于硬件辅助的用户态并行程序记录方法。《小型微型计算机系统》，2012第10期　　25.        张轮凯,宋风龙,王达,一种针对片上众核结构共享末级缓存的改进的LFU替换算法, 《计算机应用与软件》, 2013
 　　1 .        2005-2010，国家973课题“可扩展、可重构片上并行体系结构与原型芯片设计”，负责Godson-2E、Godson-2F、Godson-T等高性能单核/众核处理器芯片的可测试性设计与芯片实测工作。　　2 .        2005-2007，国家863计划“动态可重构高可靠计算机体系结构及关键实现技术”，负责可自修复SRAM结构设计。　　3 .        2006-2008，国家自然科学基金“嵌入式存储器内建自修复方法研究”，技术负责人，负责嵌入式存储器从自测试、自诊断到自修复的设计与实现。　　4 .        2006-2009，国家自然科学基金“数字VLSI电路测试技术研究”，负责数字电路测试与诊断方法研究。　　5 .        2007-2009，国家自然科学基金“微处理器自修复设计基础技术研究”，提供技术支持。　　6 .        2010-2011，核高基重大专项“超高性能CPU新型架构研究”，技术执行负责人。　　7 .        2011-今，国家973课题“面向高通量计算的可扩展、高效能并行微结构”，负责高效能并行微结构电路级设计与优化。　　8 .        2012-今，国家自然科学基金“众核体系结构中的渗透式延迟容忍方法研究”，负责众核体系结构中微结构设计。　　9 .        2012-今，国家863计划“面向智能电网的数模混合可编程SoC研发”子课题，项目负责人。　　10 .        2013-今，国家自然科学基金“面向功能ECO的不等价逻辑抽取方法研究”，项目负责人。　　
