<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SIRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1SIRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::SIRegisterInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="SIRegisterInfo_8h_source.html">Target/AMDGPU/SIRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIRegisterInfo__inherit__graph.png" border="0" usemap="#allvm_1_1SIRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIRegisterInfo__coll__graph.png" border="0" usemap="#allvm_1_1SIRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4103353fd223c191f291d3ffaf5bfa4f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">SIRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:a4103353fd223c191f291d3ffaf5bfa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed80e0d9bfe4e57de24283efa7572eb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed80e0d9bfe4e57de24283efa7572eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d2c918340a4c353b0cc3abbd48c7ab3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6d2c918340a4c353b0cc3abbd48c7ab3">spillSGPRToSMEM</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6d2c918340a4c353b0cc3abbd48c7ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e65e7f3940616d9da8bf3920d6f468e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">reservedPrivateSegmentBufferReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9e65e7f3940616d9da8bf3920d6f468e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the end register initially reserved for the scratch buffer in case spilling is needed.  <a href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">More...</a><br /></td></tr>
<tr class="separator:a9e65e7f3940616d9da8bf3920d6f468e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4be38deb867e2597a4cb76e0aeb4277"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">reservedPrivateSegmentWaveByteOffsetReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac4be38deb867e2597a4cb76e0aeb4277"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the end register initially reserved for the scratch wave offset in case spilling is needed.  <a href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">More...</a><br /></td></tr>
<tr class="separator:ac4be38deb867e2597a4cb76e0aeb4277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae11cbd7196aeff4a4b2a12be9835f28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aae11cbd7196aeff4a4b2a12be9835f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44684a6923b734e7d14143bf086cbb87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">getCalleeSavedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a44684a6923b734e7d14143bf086cbb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79100c984bb96e884a15246958f61c2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">getCalleeSavedRegsViaCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a79100c984bb96e884a15246958f61c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231685f805cba88c2b061802b1b95052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a231685f805cba88c2b061802b1b95052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6ed1642c7c6a0432f86928a5c102ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aad6ed1642c7c6a0432f86928a5c102ba">getCSRFirstUseCost</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aad6ed1642c7c6a0432f86928a5c102ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317bd7480ba741300b70f6243d33ff1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a317bd7480ba741300b70f6243d33ff1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1d39425a07662f25b705eea9092215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aca1d39425a07662f25b705eea9092215">canRealignStack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aca1d39425a07662f25b705eea9092215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eafea62423808eaf1bec18900ec929e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5eafea62423808eaf1bec18900ec929e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d3fc8e591bfc7b5854f86d00241221"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">requiresFrameIndexScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a86d3fc8e591bfc7b5854f86d00241221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ab56a48816c54d3db51d4724304663"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">requiresFrameIndexReplacementScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a29ab56a48816c54d3db51d4724304663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ba4cd4553b5e0d7245b42c6d459418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">requiresVirtualBaseRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae8ba4cd4553b5e0d7245b42c6d459418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718ba7d18d1999d5b161496daa20239f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a718ba7d18d1999d5b161496daa20239f">trackLivenessAfterRegAlloc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a718ba7d18d1999d5b161496daa20239f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada71f5b31937b5faf84dbf9d269be7b"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">getMUBUFInstrOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aada71f5b31937b5faf84dbf9d269be7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc210f7d04be558143f8a891c892e550"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">getFrameIndexInstrOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:adc210f7d04be558143f8a891c892e550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2e3ed0f579b512e6a38d0f116553ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">needsFrameBaseReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aae2e3ed0f579b512e6a38d0f116553ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5fb5a2af9dcd7d46d3cacf3e537680"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aaa5fb5a2af9dcd7d46d3cacf3e537680">materializeFrameBaseRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classunsigned.html">unsigned</a> BaseReg, int FrameIdx, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aaa5fb5a2af9dcd7d46d3cacf3e537680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed80a7d1037425e877ac151bb722d4dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aed80a7d1037425e877ac151bb722d4dd">resolveFrameIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> BaseReg, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aed80a7d1037425e877ac151bb722d4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01cc0678a57e7b457f92795a7ec9acd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a01cc0678a57e7b457f92795a7ec9acd7">isFrameOffsetLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> BaseReg, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a01cc0678a57e7b457f92795a7ec9acd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ec67a466802ee8e0c1f1b7aa7bbf39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">getPointerRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> Kind=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac9ec67a466802ee8e0c1f1b7aa7bbf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab3536ef16e7355e009790ee51a739d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">spillSGPR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int FI, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classbool.html">bool</a> OnlyToVGPR=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaab3536ef16e7355e009790ee51a739d"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>OnlyToVGPR</code> is true, this will only succeed if this.  <a href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">More...</a><br /></td></tr>
<tr class="separator:aaab3536ef16e7355e009790ee51a739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c69168a3bc75423463b8ef9057e4ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">restoreSGPR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int FI, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classbool.html">bool</a> OnlyToVGPR=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac4c69168a3bc75423463b8ef9057e4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b8d8b2c16c95d360a6ee74d8227b5b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int SPAdj, <a class="el" href="classunsigned.html">unsigned</a> FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a45b8d8b2c16c95d360a6ee74d8227b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae51944404e187233ccfc3fc7cead7950"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950">eliminateSGPRToVGPRSpillFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int FI, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae51944404e187233ccfc3fc7cead7950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special case of eliminateFrameIndex.  <a href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950">More...</a><br /></td></tr>
<tr class="separator:ae51944404e187233ccfc3fc7cead7950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09498f3a58cc6dc8555931b51a1fbc9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a09498f3a58cc6dc8555931b51a1fbc9f">getRegAsmName</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a09498f3a58cc6dc8555931b51a1fbc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40d15caedade2a1d93e28ce1532b97a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa40d15caedade2a1d93e28ce1532b97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa5e07ce7e37bd495efd81e227d405d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0fa5e07ce7e37bd495efd81e227d405d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the 'base' register class for this register.  <a href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">More...</a><br /></td></tr>
<tr class="separator:a0fa5e07ce7e37bd495efd81e227d405d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8970a99110a2d04fd4c39c47919068f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8970a99110a2d04fd4c39c47919068f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab664dae585bc43224746468fa919da87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab664dae585bc43224746468fa919da87">isSGPRClassID</a> (<a class="el" href="classunsigned.html">unsigned</a> RCID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab664dae585bc43224746468fa919da87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62991cd0cb66809b09debf981f99892f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">isSGPRReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a62991cd0cb66809b09debf981f99892f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4f39970717b400917c294dcf763077"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2f4f39970717b400917c294dcf763077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585fbdaa5a8ad3831b20f2192da4323c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a585fbdaa5a8ad3831b20f2192da4323c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35e563143019c2afe3e3f08906a2e50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae35e563143019c2afe3e3f08906a2e50">hasVectorRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae35e563143019c2afe3e3f08906a2e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fcc4d3294381da29adb855c5f56c0d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2fcc4d3294381da29adb855c5f56c0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0bb4b4e2204e019541b6cd98bd9792"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7c0bb4b4e2204e019541b6cd98bd9792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981883145186bf6da58e5bd7f6476f30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">getEquivalentSGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a981883145186bf6da58e5bd7f6476f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c798fe3098870ca930cf5f0be8e5d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9">getSubRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af4c798fe3098870ca930cf5f0be8e5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891021470cc8979b7dfcc936fad1cd44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">shouldRewriteCopySrc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC, <a class="el" href="classunsigned.html">unsigned</a> DefSubReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC, <a class="el" href="classunsigned.html">unsigned</a> SrcSubReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a891021470cc8979b7dfcc936fad1cd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05cebb999986cc2038dc7cbc18e84a78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a05cebb999986cc2038dc7cbc18e84a78">opCanUseLiteralConstant</a> (<a class="el" href="classunsigned.html">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a05cebb999986cc2038dc7cbc18e84a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92bb050b17a4c412fb911395fa1d0e35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a92bb050b17a4c412fb911395fa1d0e35">opCanUseInlineConstant</a> (<a class="el" href="classunsigned.html">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a92bb050b17a4c412fb911395fa1d0e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790015606226fba9a383789f5d615b03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">findUnusedRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a790015606226fba9a383789f5d615b03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a register that is not used at any point in the function.  <a href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">More...</a><br /></td></tr>
<tr class="separator:a790015606226fba9a383789f5d615b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5fae2a4d745347222b765f0cd5d987"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0b5fae2a4d745347222b765f0cd5d987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4f4908502fda78686f25c25ef6a525"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6a4f4908502fda78686f25c25ef6a525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8751d7c078fe75fdacad2107679e8732"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a8751d7c078fe75fdacad2107679e8732">getAGPRPressureSet</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8751d7c078fe75fdacad2107679e8732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ef14454eac4654a32170729e897ff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a24ef14454eac4654a32170729e897ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a129e8a7d22c988e707c29beb8dbadd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">isVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9a129e8a7d22c988e707c29beb8dbadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf5d3d4d9caed5da3da6f958b942443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">isAGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abdf5d3d4d9caed5da3da6f958b942443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3799e0158b86e2eb8ccb66e67f0ffd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab3799e0158b86e2eb8ccb66e67f0ffd2">isVectorRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab3799e0158b86e2eb8ccb66e67f0ffd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29cc34f4aaa50f333d67283db8681d7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab29cc34f4aaa50f333d67283db8681d7">isDivergentRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab29cc34f4aaa50f333d67283db8681d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787f5717f03fbf1fd6e4aa322fd2918b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a787f5717f03fbf1fd6e4aa322fd2918b">isSGPRPressureSet</a> (<a class="el" href="classunsigned.html">unsigned</a> SetID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a787f5717f03fbf1fd6e4aa322fd2918b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3bc4ad17318fa269f16c4cd62433d5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#af3bc4ad17318fa269f16c4cd62433d5f">isVGPRPressureSet</a> (<a class="el" href="classunsigned.html">unsigned</a> SetID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af3bc4ad17318fa269f16c4cd62433d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976c5edd9513fe492362bb81cd85312c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a976c5edd9513fe492362bb81cd85312c">isAGPRPressureSet</a> (<a class="el" href="classunsigned.html">unsigned</a> SetID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a976c5edd9513fe492362bb81cd85312c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7ead7725a07da4240f0edea1e4a2d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int16_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> EltSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4b7ead7725a07da4240f0edea1e4a2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce857be755106a0d747fa67ac782857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">shouldCoalesce</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC, <a class="el" href="classunsigned.html">unsigned</a> DstSubReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abce857be755106a0d747fa67ac782857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dbd22ec4e0cc058f8290a8b98cacc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa7dbd22ec4e0cc058f8290a8b98cacc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad176a9433aea8ba75bcf6413209240d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aad176a9433aea8ba75bcf6413209240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc03c7ece1270aa0066e484af24eb28f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> int *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a> (<a class="el" href="classunsigned.html">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afc03c7ece1270aa0066e484af24eb28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1509d958f5ec2cd7eb93e0ee89d1537f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">getReturnAddressReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1509d958f5ec2cd7eb93e0ee89d1537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905ab9a0629b7a9e2e6191462cdddfd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a905ab9a0629b7a9e2e6191462cdddfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bebeaaa44e5522df8b680612d239980"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a8bebeaaa44e5522df8b680612d239980">getRegClassForTypeOnBank</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8bebeaaa44e5522df8b680612d239980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627e6584be398e0555f4b38d8f26f546"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a627e6584be398e0555f4b38d8f26f546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3849d39b02d4071b4fca54e2c7f49c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac3849d39b02d4071b4fca54e2c7f49c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13a2d4e77a20d7844faee6e8cbcec42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae13a2d4e77a20d7844faee6e8cbcec42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c5b0703011de771253a0a29f38fb41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">getVCC</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab4c5b0703011de771253a0a29f38fb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2008041a23dfc43ff1e90b014a2936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> RCID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0e2008041a23dfc43ff1e90b014a2936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c41587ea100242ed1b4c718803b3f25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a3c41587ea100242ed1b4c718803b3f25">findReachingDef</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1Use.html">Use</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3c41587ea100242ed1b4c718803b3f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a423e24bdb9993c90a2c13e2c04ff257a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">getAllVGPRRegMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a423e24bdb9993c90a2c13e2c04ff257a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d328ac32b1d8a39f355b3195db147ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">getAllAllocatableSRegMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6d328ac32b1d8a39f355b3195db147ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_structllvm_1_1AMDGPURegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_structllvm_1_1AMDGPURegisterInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td></tr>
<tr class="memitem:a2f58720fd14fa4bbfdec4ef9e9437349 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a2f58720fd14fa4bbfdec4ef9e9437349">AMDGPURegisterInfo</a> ()</td></tr>
<tr class="separator:a2f58720fd14fa4bbfdec4ef9e9437349 inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6483d00017abc4953650446f325d69bc inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a> (<a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6483d00017abc4953650446f325d69bc inherit pub_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_methods_structllvm_1_1AMDGPURegisterInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_structllvm_1_1AMDGPURegisterInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td></tr>
<tr class="memitem:a90d31dc23df03e49ebb4fc9632f50636 inherit pub_static_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a90d31dc23df03e49ebb4fc9632f50636">getSubRegFromChannel</a> (<a class="el" href="classunsigned.html">unsigned</a> Channel)</td></tr>
<tr class="separator:a90d31dc23df03e49ebb4fc9632f50636 inherit pub_static_methods_structllvm_1_1AMDGPURegisterInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00028">28</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a4103353fd223c191f291d3ffaf5bfa4f" name="a4103353fd223c191f291d3ffaf5bfa4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4103353fd223c191f291d3ffaf5bfa4f">&#9670;&nbsp;</a></span>SIRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo::SIRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00062">62</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp.html#a8ef29193e56dce645b36218a2ce2c565">EnableSpillSGPRToSMEM</a>, <a class="el" href="SIRegisterInfo_8cpp.html#a4c73a64b9c7e63872eb009f525de4fb3">EnableSpillSGPRToVGPR</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01877">getRegUnitPressureSets()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00230">isAGPRPressureSet()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00222">isSGPRPressureSet()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00226">isVGPRPressureSet()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aca1d39425a07662f25b705eea9092215" name="aca1d39425a07662f25b705eea9092215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca1d39425a07662f25b705eea9092215">&#9670;&nbsp;</a></span>canRealignStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::canRealignStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00270">270</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00436">llvm::TargetRegisterInfo::canRealignStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00021">Info</a>.</p>

</div>
</div>
<a id="a45b8d8b2c16c95d360a6ee74d8227b5b" name="a45b8d8b2c16c95d360a6ee74d8227b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b8d8b2c16c95d360a6ee74d8227b5b">&#9670;&nbsp;</a></span>eliminateFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01140">1140</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00787">llvm::SIMachineFunctionInfo::addToSpilledVGPRs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00311">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00598">buildMUBUFOffsetLoadStore()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00153">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00233">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineFunction_8h_source.html#l00480">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00088">getFrameRegister()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00456">getNumSubRegsForSpillOp()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00474">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00704">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00726">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00058">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01111">llvm::AMDGPU::isInlinableLiteral32()</a>, <a class="el" href="MachineOperand_8h_source.html#l00379">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="MathExtras_8h_source.html#l00538">llvm::Log2_32()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">spillSGPR()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="ae51944404e187233ccfc3fc7cead7950" name="ae51944404e187233ccfc3fc7cead7950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae51944404e187233ccfc3fc7cead7950">&#9670;&nbsp;</a></span>eliminateSGPRToVGPRSpillFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Special case of eliminateFrameIndex. </p>
<p >Returns true if the SGPR was spilled to a VGPR and the stack slot can be safely eliminated when all other users are handled. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01112">1112</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">restoreSGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">spillSGPR()</a>.</p>

</div>
</div>
<a id="a3c41587ea100242ed1b4c718803b3f25" name="a3c41587ea100242ed1b4c718803b3f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c41587ea100242ed1b4c718803b3f25">&#9670;&nbsp;</a></span>findReachingDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIRegisterInfo::findReachingDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Use</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01969">1969</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LiveInterval_8h_source.html#l00060">llvm::VNInfo::def</a>, <a class="el" href="PassAnalysisSupport_8h_source.html#l00220">llvm::Pass::getAnalysis()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00230">llvm::LiveIntervals::getInstructionFromIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00225">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00114">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00392">llvm::LiveIntervals::getRegUnit()</a>, <a class="el" href="LiveInterval_8h_source.html#l00408">llvm::LiveRange::getVNInfoAt()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00125">llvm::LiveIntervals::hasInterval()</a>, <a class="el" href="LiveInterval_8h_source.html#l00788">llvm::LiveInterval::hasSubRanges()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00151">llvm::SlotIndex::isValid()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00214">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LiveInterval_8h_source.html#l00760">llvm::LiveInterval::subranges()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="a790015606226fba9a383789f5d615b03" name="a790015606226fba9a383789f5d615b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a790015606226fba9a383789f5d615b03">&#9670;&nbsp;</a></span>findUnusedRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::findUnusedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a register that is not used at any point in the function. </p>
<p >If all registers are used, then this function will return </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01618">1618</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01222">llvm::SIInstrInfo::calculateLDSSpillAddress()</a>.</p>

</div>
</div>
<a id="a8751d7c078fe75fdacad2107679e8732" name="a8751d7c078fe75fdacad2107679e8732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8751d7c078fe75fdacad2107679e8732">&#9670;&nbsp;</a></span>getAGPRPressureSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SIRegisterInfo::getAGPRPressureSet </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00207">207</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01864">getRegPressureSetLimit()</a>.</p>

</div>
</div>
<a id="a6d328ac32b1d8a39f355b3195db147ff" name="a6d328ac32b1d8a39f355b3195db147ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d328ac32b1d8a39f355b3195db147ff">&#9670;&nbsp;</a></span>getAllAllocatableSRegMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getAllAllocatableSRegMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00100">100</a> of file <a class="el" href="AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a423e24bdb9993c90a2c13e2c04ff257a" name="a423e24bdb9993c90a2c13e2c04ff257a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a423e24bdb9993c90a2c13e2c04ff257a">&#9670;&nbsp;</a></span>getAllVGPRRegMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getAllVGPRRegMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00096">96</a> of file <a class="el" href="AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="ac3849d39b02d4071b4fca54e2c7f49c7" name="ac3849d39b02d4071b4fca54e2c7f49c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3849d39b02d4071b4fca54e2c7f49c7">&#9670;&nbsp;</a></span>getBoolRC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::SIRegisterInfo::getBoolRC </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00272">272</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05934">llvm::SIInstrInfo::convertNonUniformIfRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05959">llvm::SIInstrInfo::convertNonUniformLoopRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06058">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01146">llvm::GCNSubtarget::getBoolRC()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01954">getRegClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00923">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00936">llvm::SIInstrInfo::insertNE()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00795">llvm::SIInstrInfo::insertVectorSelect()</a>.</p>

</div>
</div>
<a id="a44684a6923b734e7d14143bf086cbb87" name="a44684a6923b734e7d14143bf086cbb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44684a6923b734e7d14143bf086cbb87">&#9670;&nbsp;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * SIRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00055">55</a> of file <a class="el" href="AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CallingConv_8h_source.html#l00048">llvm::CallingConv::Cold</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, and <a class="el" href="MachineFunction_8h_source.html#l00451">llvm::MachineFunction::getFunction()</a>.</p>

</div>
</div>
<a id="a79100c984bb96e884a15246958f61c2d" name="a79100c984bb96e884a15246958f61c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79100c984bb96e884a15246958f61c2d">&#9670;&nbsp;</a></span>getCalleeSavedRegsViaCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * SIRegisterInfo::getCalleeSavedRegsViaCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00072">72</a> of file <a class="el" href="AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a231685f805cba88c2b061802b1b95052" name="a231685f805cba88c2b061802b1b95052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a231685f805cba88c2b061802b1b95052">&#9670;&nbsp;</a></span>getCallPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getCallPreservedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00076">76</a> of file <a class="el" href="AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CallingConv_8h_source.html#l00048">llvm::CallingConv::Cold</a>, and <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>.</p>

</div>
</div>
<a id="a627e6584be398e0555f4b38d8f26f546" name="a627e6584be398e0555f4b38d8f26f546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627e6584be398e0555f4b38d8f26f546">&#9670;&nbsp;</a></span>getConstrainedRegClassForOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getConstrainedRegClassForOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01942">1942</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00262">getRegClassForTypeOnBank()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="aad6ed1642c7c6a0432f86928a5c102ba" name="aad6ed1642c7c6a0432f86928a5c102ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6ed1642c7c6a0432f86928a5c102ba">&#9670;&nbsp;</a></span>getCSRFirstUseCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SIRegisterInfo::getCSRFirstUseCost </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00071">71</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7c0bb4b4e2204e019541b6cd98bd9792" name="a7c0bb4b4e2204e019541b6cd98bd9792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0bb4b4e2204e019541b6cd98bd9792">&#9670;&nbsp;</a></span>getEquivalentAGPRClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentAGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>An AGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01484">1484</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04403">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="a981883145186bf6da58e5bd7f6476f30" name="a981883145186bf6da58e5bd7f6476f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a981883145186bf6da58e5bd7f6476f30">&#9670;&nbsp;</a></span>getEquivalentSGPRClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentSGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>VRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A SGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01502">1502</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04112">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>.</p>

</div>
</div>
<a id="a2fcc4d3294381da29adb855c5f56c0d5" name="a2fcc4d3294381da29adb855c5f56c0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fcc4d3294381da29adb855c5f56c0d5">&#9670;&nbsp;</a></span>getEquivalentVGPRClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentVGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A VGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01460">1460</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04403">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03722">llvm::SIInstrInfo::legalizeOpWithMove()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04112">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>.</p>

</div>
</div>
<a id="adc210f7d04be558143f8a891c892e550" name="adc210f7d04be558143f8a891c892e550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc210f7d04be558143f8a891c892e550">&#9670;&nbsp;</a></span>getFrameIndexInstrOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t SIRegisterInfo::getFrameIndexInstrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00343">343</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00335">getMUBUFInstrOffset()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00342">Idx</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00436">llvm::SIInstrInfo::isMUBUF()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>.</p>

</div>
</div>
<a id="a317bd7480ba741300b70f6243d33ff1f" name="a317bd7480ba741300b70f6243d33ff1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317bd7480ba741300b70f6243d33ff1f">&#9670;&nbsp;</a></span>getFrameRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SIRegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00088">88</a> of file <a class="el" href="AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00708">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00726">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l01125">llvm::SIFrameLowering::hasFP()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01140">eliminateFrameIndex()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00937">llvm::SIFrameLowering::getFrameIndexReference()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">restoreSGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">spillSGPR()</a>.</p>

</div>
</div>
<a id="aa40d15caedade2a1d93e28ce1532b97a" name="aa40d15caedade2a1d93e28ce1532b97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40d15caedade2a1d93e28ce1532b97a">&#9670;&nbsp;</a></span>getHWRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SIRegisterInfo::getHWRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00124">124</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>.</p>

</div>
</div>
<a id="aada71f5b31937b5faf84dbf9d269be7b" name="aada71f5b31937b5faf84dbf9d269be7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada71f5b31937b5faf84dbf9d269be7b">&#9670;&nbsp;</a></span>getMUBUFInstrOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t SIRegisterInfo::getMUBUFInstrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00335">335</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00436">llvm::SIInstrInfo::isMUBUF()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00343">getFrameIndexInstrOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00437">isFrameOffsetLegal()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00355">needsFrameBaseReg()</a>.</p>

</div>
</div>
<a id="a0fa5e07ce7e37bd495efd81e227d405d" name="a0fa5e07ce7e37bd495efd81e227d405d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa5e07ce7e37bd495efd81e227d405d">&#9670;&nbsp;</a></span>getPhysRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getPhysRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the 'base' register class for this register. </p>
<p >e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR1 -&gt; SReg_32, etc. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01369">1369</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02237">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03705">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01803">getRegClassForReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03811">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00142">isSGPRReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">restoreSGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00412">llvm::SIInstrInfo::shouldClusterMemOps()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">spillSGPR()</a>.</p>

</div>
</div>
<a id="ac9ec67a466802ee8e0c1f1b7aa7bbf39" name="ac9ec67a466802ee8e0c1f1b7aa7bbf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ec67a466802ee8e0c1f1b7aa7bbf39">&#9670;&nbsp;</a></span>getPointerRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getPointerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Kind</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00448">448</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a09498f3a58cc6dc8555931b51a1fbc9f" name="a09498f3a58cc6dc8555931b51a1fbc9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09498f3a58cc6dc8555931b51a1fbc9f">&#9670;&nbsp;</a></span>getRegAsmName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> SIRegisterInfo::getRegAsmName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01349">1349</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1AMDGPUInstPrinter.html#a896a898129132faadda27343afdccdd8">llvm::AMDGPUInstPrinter::getRegisterName()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

</div>
</div>
<a id="a0e2008041a23dfc43ff1e90b014a2936" name="a0e2008041a23dfc43ff1e90b014a2936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2008041a23dfc43ff1e90b014a2936">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RCID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01954">1954</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00272">getBoolRC()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00105">llvm::DstOp::getRegClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03705">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00788">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00984">llvm::SIInstrInfo::getRegClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00795">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03811">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03850">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00138">isSGPRClassID()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04403">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03722">llvm::SIInstrInfo::legalizeOpWithMove()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03114">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a24ef14454eac4654a32170729e897ff0" name="a24ef14454eac4654a32170729e897ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ef14454eac4654a32170729e897ff0">&#9670;&nbsp;</a></span>getRegClassForReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getRegClassForReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01803">1803</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l01369">getPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01818">isAGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01811">isVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04173">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04696">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03114">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a905ab9a0629b7a9e2e6191462cdddfd7" name="a905ab9a0629b7a9e2e6191462cdddfd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905ab9a0629b7a9e2e6191462cdddfd7">&#9670;&nbsp;</a></span>getRegClassForSizeOnBank()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getRegClassForSizeOnBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01891">1891</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8h_source.html#l00262">getRegClassForTypeOnBank()</a>.</p>

</div>
</div>
<a id="a8bebeaaa44e5522df8b680612d239980" name="a8bebeaaa44e5522df8b680612d239980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bebeaaa44e5522df8b680612d239980">&#9670;&nbsp;</a></span>getRegClassForTypeOnBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::SIRegisterInfo::getRegClassForTypeOnBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00262">262</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l01891">getRegClassForSizeOnBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00108">llvm::LLT::getSizeInBits()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01942">getConstrainedRegClassForOperand()</a>.</p>

</div>
</div>
<a id="aa7dbd22ec4e0cc058f8290a8b98cacc6" name="aa7dbd22ec4e0cc058f8290a8b98cacc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7dbd22ec4e0cc058f8290a8b98cacc6">&#9670;&nbsp;</a></span>getRegPressureLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getRegPressureLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01846">1846</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00451">llvm::MachineFunction::getFunction()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00067">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00755">llvm::TargetRegisterInfo::getRegPressureLimit()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01864">getRegPressureSetLimit()</a>.</p>

</div>
</div>
<a id="aad176a9433aea8ba75bcf6413209240d" name="aad176a9433aea8ba75bcf6413209240d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad176a9433aea8ba75bcf6413209240d">&#9670;&nbsp;</a></span>getRegPressureSetLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getRegPressureSetLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01864">1864</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00207">getAGPRPressureSet()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01846">getRegPressureLimit()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00137">llvm::RegisterClassInfo::getRegPressureSetLimit()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00205">getSGPRPressureSet()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00206">getVGPRPressureSet()</a>, and <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00342">Idx</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00030">llvm::GCNMaxOccupancySchedStrategy::initialize()</a>.</p>

</div>
</div>
<a id="a4b7ead7725a07da4240f0edea1e4a2d6" name="a4b7ead7725a07da4240f0edea1e4a2d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7ead7725a07da4240f0edea1e4a2d6">&#9670;&nbsp;</a></span>getRegSplitParts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int16_t &gt; SIRegisterInfo::getRegSplitParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01628">1628</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01034">llvm::AMDGPU::getRegBitWidth()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ArrayRef_8h_source.html#l00450">llvm::makeArrayRef()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00051">llvm::TargetRegisterClass::MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00734">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">restoreSGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">spillSGPR()</a>.</p>

</div>
</div>
<a id="afc03c7ece1270aa0066e484af24eb28f" name="afc03c7ece1270aa0066e484af24eb28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc03c7ece1270aa0066e484af24eb28f">&#9670;&nbsp;</a></span>getRegUnitPressureSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> int * SIRegisterInfo::getRegUnitPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01877">1877</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">llvm::Empty</a>, and <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3e33f515d9d731525f0fec52122fcd8c">llvm::TargetRegisterInfo::getRegUnitPressureSets()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00062">SIRegisterInfo()</a>.</p>

</div>
</div>
<a id="aae11cbd7196aeff4a4b2a12be9835f28" name="aae11cbd7196aeff4a4b2a12be9835f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae11cbd7196aeff4a4b2a12be9835f28">&#9670;&nbsp;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> SIRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00152">152</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00493">llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00708">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00695">llvm::SIMachineFunctionInfo::getScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00704">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00726">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00497">llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00044">llvm::AMDGPURegisterInfo::reserveRegisterTuples()</a>, <a class="el" href="BitVector_8h_source.html#l00397">llvm::BitVector::set()</a>, and <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00450">llvm::SIMachineFunctionInfo::WWMReservedRegs</a>.</p>

</div>
</div>
<a id="a1509d958f5ec2cd7eb93e0ee89d1537f" name="a1509d958f5ec2cd7eb93e0ee89d1537f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1509d958f5ec2cd7eb93e0ee89d1537f">&#9670;&nbsp;</a></span>getReturnAddressReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getReturnAddressReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01885">1885</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a0b5fae2a4d745347222b765f0cd5d987" name="a0b5fae2a4d745347222b765f0cd5d987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5fae2a4d745347222b765f0cd5d987">&#9670;&nbsp;</a></span>getSGPRPressureSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SIRegisterInfo::getSGPRPressureSet </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00205">205</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01864">getRegPressureSetLimit()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00030">llvm::GCNMaxOccupancySchedStrategy::initialize()</a>, and <a class="el" href="SIMachineScheduler_8cpp_source.html#l01803">llvm::SIScheduleDAGMI::SIScheduleDAGMI()</a>.</p>

</div>
</div>
<a id="af4c798fe3098870ca930cf5f0be8e5d9" name="af4c798fe3098870ca930cf5f0be8e5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c798fe3098870ca930cf5f0be8e5d9">&#9670;&nbsp;</a></span>getSubRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getSubRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The register class that is used for a sub-register of <code>RC</code> for the given <code>SubIdx</code>. If <code>SubIdx</code> equals NoSubRegister, <code>RC</code> will be returned. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01526">1526</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l01435">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00133">isSGPRClass()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ab4c5b0703011de771253a0a29f38fb41" name="ab4c5b0703011de771253a0a29f38fb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c5b0703011de771253a0a29f38fb41">&#9670;&nbsp;</a></span>getVCC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getVCC </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01949">1949</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l06058">llvm::SIInstrInfo::getAddNoCarry()</a>.</p>

</div>
</div>
<a id="a6a4f4908502fda78686f25c25ef6a525" name="a6a4f4908502fda78686f25c25ef6a525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4f4908502fda78686f25c25ef6a525">&#9670;&nbsp;</a></span>getVGPRPressureSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SIRegisterInfo::getVGPRPressureSet </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00206">206</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01864">getRegPressureSetLimit()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00030">llvm::GCNMaxOccupancySchedStrategy::initialize()</a>, and <a class="el" href="SIMachineScheduler_8cpp_source.html#l01803">llvm::SIScheduleDAGMI::SIScheduleDAGMI()</a>.</p>

</div>
</div>
<a id="ae13a2d4e77a20d7844faee6e8cbcec42" name="ae13a2d4e77a20d7844faee6e8cbcec42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae13a2d4e77a20d7844faee6e8cbcec42">&#9670;&nbsp;</a></span>getWaveMaskRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::SIRegisterInfo::getWaveMaskRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00277">277</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a585fbdaa5a8ad3831b20f2192da4323c" name="a585fbdaa5a8ad3831b20f2192da4323c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585fbdaa5a8ad3831b20f2192da4323c">&#9670;&nbsp;</a></span>hasAGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::hasAGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains AGPR registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01435">1435</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00949">llvm::SIInstrInfo::getMovOpcode()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01526">getSubRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00158">hasVectorRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01818">isAGPR()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00133">isSGPRClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04403">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04025">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01160">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04112">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01026">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="ae35e563143019c2afe3e3f08906a2e50" name="ae35e563143019c2afe3e3f08906a2e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae35e563143019c2afe3e3f08906a2e50">&#9670;&nbsp;</a></span>hasVectorRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::hasVectorRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains any vector registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00158">158</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l01435">hasAGPRs()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01409">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04403">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="a2f4f39970717b400917c294dcf763077" name="a2f4f39970717b400917c294dcf763077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4f39970717b400917c294dcf763077">&#9670;&nbsp;</a></span>hasVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::hasVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains VGPR registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01409">1409</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02048">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00158">hasVectorRegisters()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00133">isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01811">isVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04403">llvm::SIInstrInfo::legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03114">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="abdf5d3d4d9caed5da3da6f958b942443" name="abdf5d3d4d9caed5da3da6f958b942443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf5d3d4d9caed5da3da6f958b942443">&#9670;&nbsp;</a></span>isAGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::isAGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01818">1818</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01803">getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01435">hasAGPRs()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02237">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03626">llvm::SIInstrInfo::getVALUOp()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00213">isVectorRegister()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03913">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>.</p>

</div>
</div>
<a id="a976c5edd9513fe492362bb81cd85312c" name="a976c5edd9513fe492362bb81cd85312c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976c5edd9513fe492362bb81cd85312c">&#9670;&nbsp;</a></span>isAGPRPressureSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isAGPRPressureSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SetID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00230">230</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00501">llvm::BitVector::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00062">SIRegisterInfo()</a>.</p>

</div>
</div>
<a id="ab29cc34f4aaa50f333d67283db8681d7" name="ab29cc34f4aaa50f333d67283db8681d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab29cc34f4aaa50f333d67283db8681d7">&#9670;&nbsp;</a></span>isDivergentRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isDivergentRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00218">218</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00133">isSGPRClass()</a>.</p>

</div>
</div>
<a id="a01cc0678a57e7b457f92795a7ec9acd7" name="a01cc0678a57e7b457f92795a7ec9acd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01cc0678a57e7b457f92795a7ec9acd7">&#9670;&nbsp;</a></span>isFrameOffsetLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::isFrameOffsetLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00437">437</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00335">getMUBUFInstrOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00436">llvm::SIInstrInfo::isMUBUF()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>.</p>

</div>
</div>
<a id="a8970a99110a2d04fd4c39c47919068f0" name="a8970a99110a2d04fd4c39c47919068f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8970a99110a2d04fd4c39c47919068f0">&#9670;&nbsp;</a></span>isSGPRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isSGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains only SGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00133">133</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l01435">hasAGPRs()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01409">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02048">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00507">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02237">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00949">llvm::SIInstrInfo::getMovOpcode()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00164">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01526">getSubRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00218">isDivergentRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00138">isSGPRClassID()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00142">isSGPRReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04403">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04154">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04025">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03722">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01160">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00734">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">spillSGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01026">llvm::SIInstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03024">llvm::SIInstrInfo::usesConstantBus()</a>.</p>

</div>
</div>
<a id="ab664dae585bc43224746468fa919da87" name="ab664dae585bc43224746468fa919da87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab664dae585bc43224746468fa919da87">&#9670;&nbsp;</a></span>isSGPRClassID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isSGPRClassID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RCID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class ID contains only SGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00138">138</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l01954">getRegClass()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00133">isSGPRClass()</a>.</p>

</div>
</div>
<a id="a787f5717f03fbf1fd6e4aa322fd2918b" name="a787f5717f03fbf1fd6e4aa322fd2918b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787f5717f03fbf1fd6e4aa322fd2918b">&#9670;&nbsp;</a></span>isSGPRPressureSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isSGPRPressureSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SetID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00222">222</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00501">llvm::BitVector::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00062">SIRegisterInfo()</a>.</p>

</div>
</div>
<a id="a62991cd0cb66809b09debf981f99892f" name="a62991cd0cb66809b09debf981f99892f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62991cd0cb66809b09debf981f99892f">&#9670;&nbsp;</a></span>isSGPRReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isSGPRReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00142">142</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l01369">getPhysRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00133">isSGPRClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02537">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00655">llvm::SIInstrInfo::isVGPRCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03913">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l02716">llvm::SIInstrInfo::mayReadEXEC()</a>.</p>

</div>
</div>
<a id="ab3799e0158b86e2eb8ccb66e67f0ffd2" name="ab3799e0158b86e2eb8ccb66e67f0ffd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3799e0158b86e2eb8ccb66e67f0ffd2">&#9670;&nbsp;</a></span>isVectorRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isVectorRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00213">213</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l01818">isAGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01811">isVGPR()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

</div>
</div>
<a id="a9a129e8a7d22c988e707c29beb8dbadd" name="a9a129e8a7d22c988e707c29beb8dbadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a129e8a7d22c988e707c29beb8dbadd">&#9670;&nbsp;</a></span>isVGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::isVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01811">1811</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01803">getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01409">hasVGPRs()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02912">llvm::SIInstrInfo::canShrink()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02237">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00213">isVectorRegister()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03913">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>.</p>

</div>
</div>
<a id="af3bc4ad17318fa269f16c4cd62433d5f" name="af3bc4ad17318fa269f16c4cd62433d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3bc4ad17318fa269f16c4cd62433d5f">&#9670;&nbsp;</a></span>isVGPRPressureSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isVGPRPressureSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SetID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00226">226</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00501">llvm::BitVector::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00062">SIRegisterInfo()</a>.</p>

</div>
</div>
<a id="aaa5fb5a2af9dcd7d46d3cacf3e537680" name="aaa5fb5a2af9dcd7d46d3cacf3e537680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5fb5a2af9dcd7d46d3cacf3e537680">&#9670;&nbsp;</a></span>materializeFrameBaseRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIRegisterInfo::materializeFrameBaseRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00364">364</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00143">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00311">llvm::BuildMI()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00399">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00474">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="aae2e3ed0f579b512e6a38d0f116553ea" name="aae2e3ed0f579b512e6a38d0f116553ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2e3ed0f579b512e6a38d0f116553ea">&#9670;&nbsp;</a></span>needsFrameBaseReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::needsFrameBaseReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00355">355</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00335">getMUBUFInstrOffset()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>.</p>

</div>
</div>
<a id="a92bb050b17a4c412fb911395fa1d0e35" name="a92bb050b17a4c412fb911395fa1d0e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92bb050b17a4c412fb911395fa1d0e35">&#9670;&nbsp;</a></span>opCanUseInlineConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::opCanUseInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpType</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if operands defined with this operand type can accept an inline constant. i.e. An integer value in the range (-16, 64) or -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00196">196</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00160">llvm::AMDGPU::OPERAND_SRC_FIRST</a>, and <a class="el" href="SIDefines_8h_source.html#l00161">llvm::AMDGPU::OPERAND_SRC_LAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02855">llvm::SIInstrInfo::isImmOperandLegal()</a>.</p>

</div>
</div>
<a id="a05cebb999986cc2038dc7cbc18e84a78" name="a05cebb999986cc2038dc7cbc18e84a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05cebb999986cc2038dc7cbc18e84a78">&#9670;&nbsp;</a></span>opCanUseLiteralConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::opCanUseLiteralConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpType</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if operands defined with this operand type can accept a literal constant (i.e. any 32-bit immediate). </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00187">187</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00151">llvm::AMDGPU::OPERAND_REG_IMM_FIRST</a>, and <a class="el" href="SIDefines_8h_source.html#l00152">llvm::AMDGPU::OPERAND_REG_IMM_LAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02855">llvm::SIInstrInfo::isImmOperandLegal()</a>.</p>

</div>
</div>
<a id="a29ab56a48816c54d3db51d4724304663" name="a29ab56a48816c54d3db51d4724304663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ab56a48816c54d3db51d4724304663">&#9670;&nbsp;</a></span>requiresFrameIndexReplacementScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::requiresFrameIndexReplacementScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00305">305</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00480">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00548">llvm::MachineFrameInfo::getStackSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00345">llvm::MachineFrameInfo::hasStackObjects()</a>.</p>

</div>
</div>
<a id="a86d3fc8e591bfc7b5854f86d00241221" name="a86d3fc8e591bfc7b5854f86d00241221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d3fc8e591bfc7b5854f86d00241221">&#9670;&nbsp;</a></span>requiresFrameIndexScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::requiresFrameIndexScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00294">294</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00480">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00345">llvm::MachineFrameInfo::hasStackObjects()</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00021">Info</a>.</p>

</div>
</div>
<a id="a5eafea62423808eaf1bec18900ec929e" name="a5eafea62423808eaf1bec18900ec929e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eafea62423808eaf1bec18900ec929e">&#9670;&nbsp;</a></span>requiresRegisterScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>Fn</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00283">283</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00480">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00576">llvm::MachineFrameInfo::hasCalls()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00345">llvm::MachineFrameInfo::hasStackObjects()</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00021">Info</a>.</p>

</div>
</div>
<a id="ae8ba4cd4553b5e0d7245b42c6d459418" name="ae8ba4cd4553b5e0d7245b42c6d459418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ba4cd4553b5e0d7245b42c6d459418">&#9670;&nbsp;</a></span>requiresVirtualBaseRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::requiresVirtualBaseRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>Fn</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00324">324</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a9e65e7f3940616d9da8bf3920d6f468e" name="a9e65e7f3940616d9da8bf3920d6f468e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e65e7f3940616d9da8bf3920d6f468e">&#9670;&nbsp;</a></span>reservedPrivateSegmentBufferReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::reservedPrivateSegmentBufferReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the end register initially reserved for the scratch buffer in case spilling is needed. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00119">119</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00722">llvm::alignDown()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>.</p>

</div>
</div>
<a id="ac4be38deb867e2597a4cb76e0aeb4277" name="ac4be38deb867e2597a4cb76e0aeb4277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4be38deb867e2597a4cb76e0aeb4277">&#9670;&nbsp;</a></span>reservedPrivateSegmentWaveByteOffsetReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the end register initially reserved for the scratch wave offset in case spilling is needed. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00145">145</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00128">findPrivateSegmentWaveByteOffsetRegIndex()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>.</p>

</div>
</div>
<a id="aed80a7d1037425e877ac151bb722d4dd" name="aed80a7d1037425e877ac151bb722d4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed80a7d1037425e877ac151bb722d4dd">&#9670;&nbsp;</a></span>resolveFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIRegisterInfo::resolveFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00400">400</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00233">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00708">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00526">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00399">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isFI()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00639">llvm::MachineOperand::setImm()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="ac4c69168a3bc75423463b8ef9057e4ed" name="ac4c69168a3bc75423463b8ef9057e4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c69168a3bc75423463b8ef9057e4ed">&#9670;&nbsp;</a></span>restoreSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::restoreSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>OnlyToVGPR</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">963</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00143">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00193">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00311">llvm::BuildMI()</a>, <a class="el" href="ArrayRef_8h_source.html#l00143">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00977">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00480">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00088">getFrameRegister()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00399">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00462">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00489">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01369">getPhysRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00474">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01628">getRegSplitParts()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00695">llvm::SIMachineFunctionInfo::getScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00483">llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00766">getSpillEltSize()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00726">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00054">llvm::RegState::ImplicitDefine</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00281">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00133">isSGPRClass()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00425">llvm::SIMachineFunctionInfo::SpilledReg::Lane</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="MathExtras_8h_source.html#l00614">llvm::MinAlign()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ArrayRef_8h_source.html#l00148">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00049">spillSGPRToSMEM()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00424">llvm::SIMachineFunctionInfo::SpilledReg::VGPR</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01140">eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01112">eliminateSGPRToVGPRSpillFrameIndex()</a>.</p>

</div>
</div>
<a id="abce857be755106a0d747fa67ac782857" name="abce857be755106a0d747fa67ac782857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce857be755106a0d747fa67ac782857">&#9670;&nbsp;</a></span>shouldCoalesce()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::shouldCoalesce </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SrcRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DstRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>NewRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01825">1825</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a891021470cc8979b7dfcc936fad1cd44" name="a891021470cc8979b7dfcc936fad1cd44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a891021470cc8979b7dfcc936fad1cd44">&#9670;&nbsp;</a></span>shouldRewriteCopySrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::shouldRewriteCopySrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DefRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SrcRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcSubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01590">1590</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="aaab3536ef16e7355e009790ee51a739d" name="aaab3536ef16e7355e009790ee51a739d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab3536ef16e7355e009790ee51a739d">&#9670;&nbsp;</a></span>spillSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::spillSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>OnlyToVGPR</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If <code>OnlyToVGPR</code> is true, this will only succeed if this. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">782</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00143">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00193">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00783">llvm::SIMachineFunctionInfo::addToSpilledSGPRs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00311">llvm::BuildMI()</a>, <a class="el" href="ArrayRef_8h_source.html#l00143">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="MachineFunction_8h_source.html#l00650">llvm::MachineFunction::front()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00977">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00480">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00708">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00088">getFrameRegister()</a>, <a class="el" href="MachineFunction_8h_source.html#l00558">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00471">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00399">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00462">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00489">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01369">getPhysRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00474">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01628">getRegSplitParts()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00695">llvm::SIMachineFunctionInfo::getScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00704">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00483">llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00766">getSpillEltSize()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00726">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00281">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00133">isSGPRClass()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00425">llvm::SIMachineFunctionInfo::SpilledReg::Lane</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="MathExtras_8h_source.html#l00614">llvm::MinAlign()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ArrayRef_8h_source.html#l00148">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00049">spillSGPRToSMEM()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Undef</a>, and <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00424">llvm::SIMachineFunctionInfo::SpilledReg::VGPR</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01140">eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01112">eliminateSGPRToVGPRSpillFrameIndex()</a>.</p>

</div>
</div>
<a id="a6d2c918340a4c353b0cc3abbd48c7ab3" name="a6d2c918340a4c353b0cc3abbd48c7ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d2c918340a4c353b0cc3abbd48c7ab3">&#9670;&nbsp;</a></span>spillSGPRToSMEM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::spillSGPRToSMEM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00049">49</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">restoreSGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">spillSGPR()</a>.</p>

</div>
</div>
<a id="aed80e0d9bfe4e57de24283efa7572eb4" name="aed80e0d9bfe4e57de24283efa7572eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed80e0d9bfe4e57de24283efa7572eb4">&#9670;&nbsp;</a></span>spillSGPRToVGPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::spillSGPRToVGPR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00045">45</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01160">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01026">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a718ba7d18d1999d5b161496daa20239f" name="a718ba7d18d1999d5b161496daa20239f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a718ba7d18d1999d5b161496daa20239f">&#9670;&nbsp;</a></span>trackLivenessAfterRegAlloc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::trackLivenessAfterRegAlloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00330">330</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterInfo_8cpp_source.html">AMDGPURegisterInfo.cpp</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:27:59 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
