
ssd1963.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6ac  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001730c  0800a840  0800a840  0000b840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08021b4c  08021b4c  00023244  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08021b4c  08021b4c  00022b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08021b54  08021b54  00023244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08021b54  08021b54  00022b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08021b58  08021b58  00022b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000244  20000000  08021b5c  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00023244  2**0
                  CONTENTS
 10 .bss          000002f8  20000244  20000244  00023244  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000053c  2000053c  00023244  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00023244  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010528  00000000  00000000  00023274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002282  00000000  00000000  0003379c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f70  00000000  00000000  00035a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c0c  00000000  00000000  00036990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022e2a  00000000  00000000  0003759c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010d92  00000000  00000000  0005a3c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2849  00000000  00000000  0006b158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013d9a1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000056c4  00000000  00000000  0013d9e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001430a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000244 	.word	0x20000244
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a824 	.word	0x0800a824

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000248 	.word	0x20000248
 80001cc:	0800a824 	.word	0x0800a824

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <Lcd_Write_Cmd>:
{
	return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | (b >> 3);
}

void Lcd_Write_Cmd(uint16_t Cmd)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	80fb      	strh	r3, [r7, #6]
   *(uint16_t *) (LCD_REG) = Cmd;
 800102a:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 800102e:	88fb      	ldrh	r3, [r7, #6]
 8001030:	8013      	strh	r3, [r2, #0]
}
 8001032:	bf00      	nop
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <Lcd_Write_Data>:
////////////////////////
void Lcd_Write_Data(uint16_t data)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	80fb      	strh	r3, [r7, #6]
   *(uint16_t *) (LCD_DATA)= data;
 800104a:	4a04      	ldr	r2, [pc, #16]	@ (800105c <Lcd_Write_Data+0x1c>)
 800104c:	88fb      	ldrh	r3, [r7, #6]
 800104e:	8013      	strh	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	60020000 	.word	0x60020000

08001060 <LCD_Write_DATA>:


void LCD_Write_DATA(uint16_t data)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	80fb      	strh	r3, [r7, #6]
	 *(uint16_t *) (LCD_DATA)= data;
 800106a:	4a04      	ldr	r2, [pc, #16]	@ (800107c <LCD_Write_DATA+0x1c>)
 800106c:	88fb      	ldrh	r3, [r7, #6]
 800106e:	8013      	strh	r3, [r2, #0]

}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	60020000 	.word	0x60020000

08001080 <LCD_Write_COM>:

void LCD_Write_COM(uint16_t data)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	80fb      	strh	r3, [r7, #6]
	*(uint16_t *) (LCD_REG) = data;
 800108a:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 800108e:	88fb      	ldrh	r3, [r7, #6]
 8001090:	8013      	strh	r3, [r2, #0]
}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr

0800109e <Lcd_SetArea>:
///////////////////
void Lcd_SetArea(uint16_t sx, uint16_t ex, uint16_t sy, uint16_t ey)
{
 800109e:	b590      	push	{r4, r7, lr}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	4604      	mov	r4, r0
 80010a6:	4608      	mov	r0, r1
 80010a8:	4611      	mov	r1, r2
 80010aa:	461a      	mov	r2, r3
 80010ac:	4623      	mov	r3, r4
 80010ae:	80fb      	strh	r3, [r7, #6]
 80010b0:	4603      	mov	r3, r0
 80010b2:	80bb      	strh	r3, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	807b      	strh	r3, [r7, #2]
 80010b8:	4613      	mov	r3, r2
 80010ba:	803b      	strh	r3, [r7, #0]
Lcd_Write_Cmd(SSD1963_SET_COLUMN_ADDRESS);	
 80010bc:	202a      	movs	r0, #42	@ 0x2a
 80010be:	f7ff ffaf 	bl	8001020 <Lcd_Write_Cmd>
Lcd_Write_Data((sx >> 8) & 0xFF);
 80010c2:	88fb      	ldrh	r3, [r7, #6]
 80010c4:	0a1b      	lsrs	r3, r3, #8
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ffb9 	bl	8001040 <Lcd_Write_Data>
Lcd_Write_Data((sx >> 0) & 0xFF);
 80010ce:	88fb      	ldrh	r3, [r7, #6]
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff ffb3 	bl	8001040 <Lcd_Write_Data>
Lcd_Write_Data((ex >> 8) & 0xFF);
 80010da:	88bb      	ldrh	r3, [r7, #4]
 80010dc:	0a1b      	lsrs	r3, r3, #8
 80010de:	b29b      	uxth	r3, r3
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff ffad 	bl	8001040 <Lcd_Write_Data>
Lcd_Write_Data((ex >> 0) & 0xFF);
 80010e6:	88bb      	ldrh	r3, [r7, #4]
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ffa7 	bl	8001040 <Lcd_Write_Data>

Lcd_Write_Cmd(SSD1963_SET_PAGE_ADDRESS);	
 80010f2:	202b      	movs	r0, #43	@ 0x2b
 80010f4:	f7ff ff94 	bl	8001020 <Lcd_Write_Cmd>
Lcd_Write_Data((sy >> 8) & 0xFF);
 80010f8:	887b      	ldrh	r3, [r7, #2]
 80010fa:	0a1b      	lsrs	r3, r3, #8
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff ff9e 	bl	8001040 <Lcd_Write_Data>
Lcd_Write_Data((sy >> 0) & 0xFF);
 8001104:	887b      	ldrh	r3, [r7, #2]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	b29b      	uxth	r3, r3
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff ff98 	bl	8001040 <Lcd_Write_Data>
Lcd_Write_Data((ey >> 8) & 0xFF);
 8001110:	883b      	ldrh	r3, [r7, #0]
 8001112:	0a1b      	lsrs	r3, r3, #8
 8001114:	b29b      	uxth	r3, r3
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff ff92 	bl	8001040 <Lcd_Write_Data>
Lcd_Write_Data((ey >> 0) & 0xFF);
 800111c:	883b      	ldrh	r3, [r7, #0]
 800111e:	b2db      	uxtb	r3, r3
 8001120:	b29b      	uxth	r3, r3
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff ff8c 	bl	8001040 <Lcd_Write_Data>
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	bd90      	pop	{r4, r7, pc}

08001130 <Lcd_SetPixel>:
                }
	}
}

void Lcd_SetPixel(int16_t x, int16_t y, int16_t color)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	80fb      	strh	r3, [r7, #6]
 800113a:	460b      	mov	r3, r1
 800113c:	80bb      	strh	r3, [r7, #4]
 800113e:	4613      	mov	r3, r2
 8001140:	807b      	strh	r3, [r7, #2]
Lcd_SetArea(x, x, y, y);
 8001142:	88f8      	ldrh	r0, [r7, #6]
 8001144:	88f9      	ldrh	r1, [r7, #6]
 8001146:	88ba      	ldrh	r2, [r7, #4]
 8001148:	88bb      	ldrh	r3, [r7, #4]
 800114a:	f7ff ffa8 	bl	800109e <Lcd_SetArea>
Lcd_Write_Cmd(0x2c);
 800114e:	202c      	movs	r0, #44	@ 0x2c
 8001150:	f7ff ff66 	bl	8001020 <Lcd_Write_Cmd>
Lcd_Write_Data(color);
 8001154:	887b      	ldrh	r3, [r7, #2]
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ff72 	bl	8001040 <Lcd_Write_Data>
Lcd_Write_Cmd(0x0);
 800115c:	2000      	movs	r0, #0
 800115e:	f7ff ff5f 	bl	8001020 <Lcd_Write_Cmd>
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <Init_SSD1963>:


void Init_SSD1963(void)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	af00      	add	r7, sp, #0
//
//Lcd_Write_Cmd(0x2c);



LCD_Write_COM(0xE2);		//PLL multiplier, set PLL clock to 120M
 800116e:	20e2      	movs	r0, #226	@ 0xe2
 8001170:	f7ff ff86 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x23);	    //N=0x36 for 6.5M, 0x23 for 10M crystal
 8001174:	2023      	movs	r0, #35	@ 0x23
 8001176:	f7ff ff73 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x02);
 800117a:	2002      	movs	r0, #2
 800117c:	f7ff ff70 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x04);
 8001180:	2004      	movs	r0, #4
 8001182:	f7ff ff6d 	bl	8001060 <LCD_Write_DATA>
LCD_Write_COM(0xE0);		// PLL enable
 8001186:	20e0      	movs	r0, #224	@ 0xe0
 8001188:	f7ff ff7a 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x01);
 800118c:	2001      	movs	r0, #1
 800118e:	f7ff ff67 	bl	8001060 <LCD_Write_DATA>
HAL_Delay(10);
 8001192:	200a      	movs	r0, #10
 8001194:	f003 f868 	bl	8004268 <HAL_Delay>
LCD_Write_COM(0xE0);
 8001198:	20e0      	movs	r0, #224	@ 0xe0
 800119a:	f7ff ff71 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x03);
 800119e:	2003      	movs	r0, #3
 80011a0:	f7ff ff5e 	bl	8001060 <LCD_Write_DATA>
HAL_Delay(10);
 80011a4:	200a      	movs	r0, #10
 80011a6:	f003 f85f 	bl	8004268 <HAL_Delay>
LCD_Write_COM(0x01);		// software reset
 80011aa:	2001      	movs	r0, #1
 80011ac:	f7ff ff68 	bl	8001080 <LCD_Write_COM>
HAL_Delay(100);
 80011b0:	2064      	movs	r0, #100	@ 0x64
 80011b2:	f003 f859 	bl	8004268 <HAL_Delay>
LCD_Write_COM(0xE6);		//PLL setting for PCLK, depends on resolution
 80011b6:	20e6      	movs	r0, #230	@ 0xe6
 80011b8:	f7ff ff62 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x04);
 80011bc:	2004      	movs	r0, #4
 80011be:	f7ff ff4f 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x93);
 80011c2:	2093      	movs	r0, #147	@ 0x93
 80011c4:	f7ff ff4c 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0xE0);
 80011c8:	20e0      	movs	r0, #224	@ 0xe0
 80011ca:	f7ff ff49 	bl	8001060 <LCD_Write_DATA>

LCD_Write_COM(0xB0);		//LCD SPECIFICATION
 80011ce:	20b0      	movs	r0, #176	@ 0xb0
 80011d0:	f7ff ff56 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x00);	// 0x24
 80011d4:	2000      	movs	r0, #0
 80011d6:	f7ff ff43 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x00);
 80011da:	2000      	movs	r0, #0
 80011dc:	f7ff ff40 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x03);		//Set HDP	799
 80011e0:	2003      	movs	r0, #3
 80011e2:	f7ff ff3d 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x1F);
 80011e6:	201f      	movs	r0, #31
 80011e8:	f7ff ff3a 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x01);		//Set VDP	479
 80011ec:	2001      	movs	r0, #1
 80011ee:	f7ff ff37 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0xDF);
 80011f2:	20df      	movs	r0, #223	@ 0xdf
 80011f4:	f7ff ff34 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x00);
 80011f8:	2000      	movs	r0, #0
 80011fa:	f7ff ff31 	bl	8001060 <LCD_Write_DATA>

LCD_Write_COM(0xB4);		//HSYNC
 80011fe:	20b4      	movs	r0, #180	@ 0xb4
 8001200:	f7ff ff3e 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x03);		//Set HT	928
 8001204:	2003      	movs	r0, #3
 8001206:	f7ff ff2b 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0xA0);
 800120a:	20a0      	movs	r0, #160	@ 0xa0
 800120c:	f7ff ff28 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x00);		//Set HPS	46
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff ff25 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x2E);
 8001216:	202e      	movs	r0, #46	@ 0x2e
 8001218:	f7ff ff22 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x30);		//Set HPW	48
 800121c:	2030      	movs	r0, #48	@ 0x30
 800121e:	f7ff ff1f 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x00);		//Set LPS	15
 8001222:	2000      	movs	r0, #0
 8001224:	f7ff ff1c 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x0F);
 8001228:	200f      	movs	r0, #15
 800122a:	f7ff ff19 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x00);
 800122e:	2000      	movs	r0, #0
 8001230:	f7ff ff16 	bl	8001060 <LCD_Write_DATA>

LCD_Write_COM(0xB6);		//VSYNC
 8001234:	20b6      	movs	r0, #182	@ 0xb6
 8001236:	f7ff ff23 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x02);		//Set VT	525
 800123a:	2002      	movs	r0, #2
 800123c:	f7ff ff10 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x0D);
 8001240:	200d      	movs	r0, #13
 8001242:	f7ff ff0d 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x00);		//Set VPS	16
 8001246:	2000      	movs	r0, #0
 8001248:	f7ff ff0a 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x10);
 800124c:	2010      	movs	r0, #16
 800124e:	f7ff ff07 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x10);		//Set VPW	16
 8001252:	2010      	movs	r0, #16
 8001254:	f7ff ff04 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x00);		//Set FPS	8
 8001258:	2000      	movs	r0, #0
 800125a:	f7ff ff01 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x08);
 800125e:	2008      	movs	r0, #8
 8001260:	f7ff fefe 	bl	8001060 <LCD_Write_DATA>

LCD_Write_COM(0xBA);
 8001264:	20ba      	movs	r0, #186	@ 0xba
 8001266:	f7ff ff0b 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x05);		//GPIO[3:0] out 1
 800126a:	2005      	movs	r0, #5
 800126c:	f7ff fef8 	bl	8001060 <LCD_Write_DATA>

LCD_Write_COM(0xB8);
 8001270:	20b8      	movs	r0, #184	@ 0xb8
 8001272:	f7ff ff05 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x07);	    //GPIO3=input, GPIO[2:0]=output
 8001276:	2007      	movs	r0, #7
 8001278:	f7ff fef2 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x01);		//GPIO0 normal
 800127c:	2001      	movs	r0, #1
 800127e:	f7ff feef 	bl	8001060 <LCD_Write_DATA>

//LCD_Write_COM(0x36);		//rotation
//LCD_Write_DATA(0x21);		// -- Set to 0x22 to rotate 180 degrees 0x21

LCD_Write_COM(0xba);		//rotation
 8001282:	20ba      	movs	r0, #186	@ 0xba
 8001284:	f7ff fefc 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x01);		// -- Set to 0x22 to rotate 180 degrees 0x21
 8001288:	2001      	movs	r0, #1
 800128a:	f7ff fee9 	bl	8001060 <LCD_Write_DATA>


LCD_Write_COM(0xF0);		//pixel data interface
 800128e:	20f0      	movs	r0, #240	@ 0xf0
 8001290:	f7ff fef6 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x03);
 8001294:	2003      	movs	r0, #3
 8001296:	f7ff fee3 	bl	8001060 <LCD_Write_DATA>


HAL_Delay(10);
 800129a:	200a      	movs	r0, #10
 800129c:	f002 ffe4 	bl	8004268 <HAL_Delay>
//Lcd_Write_Data(0x00);//SET start page address=0
//Lcd_Write_Data(0x00);
//Lcd_Write_Data(0x01);//SET end page address=479
//Lcd_Write_Data(0xdf);  //1f

LCD_Write_COM(0x29);		//display on
 80012a0:	2029      	movs	r0, #41	@ 0x29
 80012a2:	f7ff feed 	bl	8001080 <LCD_Write_COM>

LCD_Write_COM(0xBE);		//set PWM for B/L
 80012a6:	20be      	movs	r0, #190	@ 0xbe
 80012a8:	f7ff feea 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x06);
 80012ac:	2006      	movs	r0, #6
 80012ae:	f7ff fed7 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0xF0);
 80012b2:	20f0      	movs	r0, #240	@ 0xf0
 80012b4:	f7ff fed4 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x01);
 80012b8:	2001      	movs	r0, #1
 80012ba:	f7ff fed1 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0xF0);
 80012be:	20f0      	movs	r0, #240	@ 0xf0
 80012c0:	f7ff fece 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x00);
 80012c4:	2000      	movs	r0, #0
 80012c6:	f7ff fecb 	bl	8001060 <LCD_Write_DATA>
LCD_Write_DATA(0x00);
 80012ca:	2000      	movs	r0, #0
 80012cc:	f7ff fec8 	bl	8001060 <LCD_Write_DATA>

LCD_Write_COM(0xD0);
 80012d0:	20d0      	movs	r0, #208	@ 0xd0
 80012d2:	f7ff fed5 	bl	8001080 <LCD_Write_COM>
LCD_Write_DATA(0x0D);
 80012d6:	200d      	movs	r0, #13
 80012d8:	f7ff fec2 	bl	8001060 <LCD_Write_DATA>

LCD_Write_COM(0x2C);
 80012dc:	202c      	movs	r0, #44	@ 0x2c
 80012de:	f7ff fecf 	bl	8001080 <LCD_Write_COM>


}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <TFT_Send_Cmd>:
//===========================================================================
//===========================================================================
//�-��� ��� �������� ������
//static __inline  - not work before define of function 
void 	TFT_Send_Cmd(uint8_t index)
{
 80012e6:	b480      	push	{r7}
 80012e8:	b083      	sub	sp, #12
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	4603      	mov	r3, r0
 80012ee:	71fb      	strb	r3, [r7, #7]
	*(uint8_t *) (LCD_REG) = index;	  
 80012f0:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	7013      	strb	r3, [r2, #0]
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <TFT_Write_Data>:

//�-��� ��� �������� ������
void TFT_Write_Data(uint16_t data)
{   
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	80fb      	strh	r3, [r7, #6]
    *(uint16_t *) (LCD_DATA) = data; 	
 800130e:	4a04      	ldr	r2, [pc, #16]	@ (8001320 <TFT_Write_Data+0x1c>)
 8001310:	88fb      	ldrh	r3, [r7, #6]
 8001312:	8013      	strh	r3, [r2, #0]
}
 8001314:	bf00      	nop
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	60020000 	.word	0x60020000

08001324 <TFT_Set_X>:
//�-��� ������������� ������� ������� �� X
void TFT_Set_X(uint16_t start_x,uint16_t end_x)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	460a      	mov	r2, r1
 800132e:	80fb      	strh	r3, [r7, #6]
 8001330:	4613      	mov	r3, r2
 8001332:	80bb      	strh	r3, [r7, #4]
	TFT_Send_Cmd(0x002A);
 8001334:	202a      	movs	r0, #42	@ 0x2a
 8001336:	f7ff ffd6 	bl	80012e6 <TFT_Send_Cmd>
	TFT_Write_Data(start_x>>8);
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	0a1b      	lsrs	r3, r3, #8
 800133e:	b29b      	uxth	r3, r3
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ffdf 	bl	8001304 <TFT_Write_Data>
	TFT_Write_Data(start_x&0x00ff);
 8001346:	88fb      	ldrh	r3, [r7, #6]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	b29b      	uxth	r3, r3
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ffd9 	bl	8001304 <TFT_Write_Data>
	
	TFT_Write_Data(end_x>>8);
 8001352:	88bb      	ldrh	r3, [r7, #4]
 8001354:	0a1b      	lsrs	r3, r3, #8
 8001356:	b29b      	uxth	r3, r3
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ffd3 	bl	8001304 <TFT_Write_Data>
	TFT_Write_Data(end_x&0x00ff);
 800135e:	88bb      	ldrh	r3, [r7, #4]
 8001360:	b2db      	uxtb	r3, r3
 8001362:	b29b      	uxth	r3, r3
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff ffcd 	bl	8001304 <TFT_Write_Data>
}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <TFT_Set_Y>:

//�-��� ������������� ������� ������� �� Y
void TFT_Set_Y(uint16_t start_y,uint16_t end_y)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	4603      	mov	r3, r0
 800137a:	460a      	mov	r2, r1
 800137c:	80fb      	strh	r3, [r7, #6]
 800137e:	4613      	mov	r3, r2
 8001380:	80bb      	strh	r3, [r7, #4]
	TFT_Send_Cmd(0x002B);
 8001382:	202b      	movs	r0, #43	@ 0x2b
 8001384:	f7ff ffaf 	bl	80012e6 <TFT_Send_Cmd>
	TFT_Write_Data(start_y>>8);
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	0a1b      	lsrs	r3, r3, #8
 800138c:	b29b      	uxth	r3, r3
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff ffb8 	bl	8001304 <TFT_Write_Data>
	TFT_Write_Data(start_y&0x00ff);
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	b29b      	uxth	r3, r3
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff ffb2 	bl	8001304 <TFT_Write_Data>
	
	TFT_Write_Data(end_y>>8);
 80013a0:	88bb      	ldrh	r3, [r7, #4]
 80013a2:	0a1b      	lsrs	r3, r3, #8
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff ffac 	bl	8001304 <TFT_Write_Data>
	TFT_Write_Data(end_y&0x00ff);
 80013ac:	88bb      	ldrh	r3, [r7, #4]
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff ffa6 	bl	8001304 <TFT_Write_Data>
}
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <TFT_Set_Work_Area>:
}


//�-���  ������ ���������� ������� �������
void TFT_Set_Work_Area(uint16_t x, uint16_t y, uint16_t length, uint16_t width)
{
 80013c0:	b590      	push	{r4, r7, lr}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4604      	mov	r4, r0
 80013c8:	4608      	mov	r0, r1
 80013ca:	4611      	mov	r1, r2
 80013cc:	461a      	mov	r2, r3
 80013ce:	4623      	mov	r3, r4
 80013d0:	80fb      	strh	r3, [r7, #6]
 80013d2:	4603      	mov	r3, r0
 80013d4:	80bb      	strh	r3, [r7, #4]
 80013d6:	460b      	mov	r3, r1
 80013d8:	807b      	strh	r3, [r7, #2]
 80013da:	4613      	mov	r3, r2
 80013dc:	803b      	strh	r3, [r7, #0]
	TFT_Set_X(x, x+length-1);
 80013de:	88fa      	ldrh	r2, [r7, #6]
 80013e0:	887b      	ldrh	r3, [r7, #2]
 80013e2:	4413      	add	r3, r2
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	3b01      	subs	r3, #1
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	4611      	mov	r1, r2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff ff98 	bl	8001324 <TFT_Set_X>
	TFT_Set_Y(y, y+width-1);
 80013f4:	88ba      	ldrh	r2, [r7, #4]
 80013f6:	883b      	ldrh	r3, [r7, #0]
 80013f8:	4413      	add	r3, r2
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	3b01      	subs	r3, #1
 80013fe:	b29a      	uxth	r2, r3
 8001400:	88bb      	ldrh	r3, [r7, #4]
 8001402:	4611      	mov	r1, r2
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff ffb4 	bl	8001372 <TFT_Set_Y>
	TFT_Send_Cmd(0x2C);
 800140a:	202c      	movs	r0, #44	@ 0x2c
 800140c:	f7ff ff6b 	bl	80012e6 <TFT_Send_Cmd>
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	bd90      	pop	{r4, r7, pc}

08001418 <TFT_Clear_Screen>:


void TFT_Clear_Screen(uint16_t color)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	80fb      	strh	r3, [r7, #6]
	uint32_t i=0;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
	TFT_Set_Work_Area(0,0,800,480);
 8001426:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800142a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800142e:	2100      	movs	r1, #0
 8001430:	2000      	movs	r0, #0
 8001432:	f7ff ffc5 	bl	80013c0 <TFT_Set_Work_Area>
	for(i=0; i < 384000; i++)
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	e006      	b.n	800144a <TFT_Clear_Screen+0x32>
	{
		TFT_Write_Data(color);	//������� ��������� �����
 800143c:	88fb      	ldrh	r3, [r7, #6]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff ff60 	bl	8001304 <TFT_Write_Data>
	for(i=0; i < 384000; i++)
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	3301      	adds	r3, #1
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	4a03      	ldr	r2, [pc, #12]	@ (800145c <TFT_Clear_Screen+0x44>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d9f4      	bls.n	800143c <TFT_Clear_Screen+0x24>
	}
}
 8001452:	bf00      	nop
 8001454:	bf00      	nop
 8001456:	3710      	adds	r7, #16
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	0005dbff 	.word	0x0005dbff

08001460 <TFT_Draw_HLine>:
	}
}

//�-��� ������ �������������� �����, ��������� �����, ������� � �����
void TFT_Draw_HLine(uint16_t x, uint16_t y, uint16_t length, uint16_t size, uint16_t color)
{
 8001460:	b590      	push	{r4, r7, lr}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	4604      	mov	r4, r0
 8001468:	4608      	mov	r0, r1
 800146a:	4611      	mov	r1, r2
 800146c:	461a      	mov	r2, r3
 800146e:	4623      	mov	r3, r4
 8001470:	80fb      	strh	r3, [r7, #6]
 8001472:	4603      	mov	r3, r0
 8001474:	80bb      	strh	r3, [r7, #4]
 8001476:	460b      	mov	r3, r1
 8001478:	807b      	strh	r3, [r7, #2]
 800147a:	4613      	mov	r3, r2
 800147c:	803b      	strh	r3, [r7, #0]
	uint16_t i=0;
 800147e:	2300      	movs	r3, #0
 8001480:	81fb      	strh	r3, [r7, #14]
	
	TFT_Set_Work_Area(x,y,length,size);
 8001482:	883b      	ldrh	r3, [r7, #0]
 8001484:	887a      	ldrh	r2, [r7, #2]
 8001486:	88b9      	ldrh	r1, [r7, #4]
 8001488:	88f8      	ldrh	r0, [r7, #6]
 800148a:	f7ff ff99 	bl	80013c0 <TFT_Set_Work_Area>
	for(i=0; i<(length*size); i++)
 800148e:	2300      	movs	r3, #0
 8001490:	81fb      	strh	r3, [r7, #14]
 8001492:	e006      	b.n	80014a2 <TFT_Draw_HLine+0x42>
	TFT_Write_Data(color);
 8001494:	8c3b      	ldrh	r3, [r7, #32]
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff ff34 	bl	8001304 <TFT_Write_Data>
	for(i=0; i<(length*size); i++)
 800149c:	89fb      	ldrh	r3, [r7, #14]
 800149e:	3301      	adds	r3, #1
 80014a0:	81fb      	strh	r3, [r7, #14]
 80014a2:	89fa      	ldrh	r2, [r7, #14]
 80014a4:	887b      	ldrh	r3, [r7, #2]
 80014a6:	8839      	ldrh	r1, [r7, #0]
 80014a8:	fb01 f303 	mul.w	r3, r1, r3
 80014ac:	429a      	cmp	r2, r3
 80014ae:	dbf1      	blt.n	8001494 <TFT_Draw_HLine+0x34>
}
 80014b0:	bf00      	nop
 80014b2:	bf00      	nop
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd90      	pop	{r4, r7, pc}

080014ba <TFT_Draw_VLine>:

//�-��� ������ ������������ �����, ��������� �����, ������� � �����
void TFT_Draw_VLine(uint16_t x, uint16_t y, uint16_t length, uint16_t size, uint16_t color)
{
 80014ba:	b590      	push	{r4, r7, lr}
 80014bc:	b085      	sub	sp, #20
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4604      	mov	r4, r0
 80014c2:	4608      	mov	r0, r1
 80014c4:	4611      	mov	r1, r2
 80014c6:	461a      	mov	r2, r3
 80014c8:	4623      	mov	r3, r4
 80014ca:	80fb      	strh	r3, [r7, #6]
 80014cc:	4603      	mov	r3, r0
 80014ce:	80bb      	strh	r3, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	807b      	strh	r3, [r7, #2]
 80014d4:	4613      	mov	r3, r2
 80014d6:	803b      	strh	r3, [r7, #0]
	uint16_t i=0;
 80014d8:	2300      	movs	r3, #0
 80014da:	81fb      	strh	r3, [r7, #14]
	
	TFT_Set_Work_Area(x,y,size,length);
 80014dc:	887b      	ldrh	r3, [r7, #2]
 80014de:	883a      	ldrh	r2, [r7, #0]
 80014e0:	88b9      	ldrh	r1, [r7, #4]
 80014e2:	88f8      	ldrh	r0, [r7, #6]
 80014e4:	f7ff ff6c 	bl	80013c0 <TFT_Set_Work_Area>
	for(i=0; i<(length*size); i++)
 80014e8:	2300      	movs	r3, #0
 80014ea:	81fb      	strh	r3, [r7, #14]
 80014ec:	e006      	b.n	80014fc <TFT_Draw_VLine+0x42>
	TFT_Write_Data(color);
 80014ee:	8c3b      	ldrh	r3, [r7, #32]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff07 	bl	8001304 <TFT_Write_Data>
	for(i=0; i<(length*size); i++)
 80014f6:	89fb      	ldrh	r3, [r7, #14]
 80014f8:	3301      	adds	r3, #1
 80014fa:	81fb      	strh	r3, [r7, #14]
 80014fc:	89fa      	ldrh	r2, [r7, #14]
 80014fe:	887b      	ldrh	r3, [r7, #2]
 8001500:	8839      	ldrh	r1, [r7, #0]
 8001502:	fb01 f303 	mul.w	r3, r1, r3
 8001506:	429a      	cmp	r2, r3
 8001508:	dbf1      	blt.n	80014ee <TFT_Draw_VLine+0x34>
}
 800150a:	bf00      	nop
 800150c:	bf00      	nop
 800150e:	3714      	adds	r7, #20
 8001510:	46bd      	mov	sp, r7
 8001512:	bd90      	pop	{r4, r7, pc}

08001514 <TFT_Draw_Fill_Rectangle>:
	TFT_Draw_VLine(x + length - size, y, width, size, color);
}

//�-��� ������ ����������� �������������, ��������� �����, ������, �����
void TFT_Draw_Fill_Rectangle(uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t color)
{
 8001514:	b590      	push	{r4, r7, lr}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	4604      	mov	r4, r0
 800151c:	4608      	mov	r0, r1
 800151e:	4611      	mov	r1, r2
 8001520:	461a      	mov	r2, r3
 8001522:	4623      	mov	r3, r4
 8001524:	80fb      	strh	r3, [r7, #6]
 8001526:	4603      	mov	r3, r0
 8001528:	80bb      	strh	r3, [r7, #4]
 800152a:	460b      	mov	r3, r1
 800152c:	807b      	strh	r3, [r7, #2]
 800152e:	4613      	mov	r3, r2
 8001530:	803b      	strh	r3, [r7, #0]
	uint32_t i=0;
 8001532:	2300      	movs	r3, #0
 8001534:	60fb      	str	r3, [r7, #12]
	
	TFT_Set_Work_Area(x,y,length, width);
 8001536:	883b      	ldrh	r3, [r7, #0]
 8001538:	887a      	ldrh	r2, [r7, #2]
 800153a:	88b9      	ldrh	r1, [r7, #4]
 800153c:	88f8      	ldrh	r0, [r7, #6]
 800153e:	f7ff ff3f 	bl	80013c0 <TFT_Set_Work_Area>
	for(i=0; i < length*width; i++)
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	e006      	b.n	8001556 <TFT_Draw_Fill_Rectangle+0x42>
	{
		TFT_Write_Data(color);	//������� ��������� �����
 8001548:	8c3b      	ldrh	r3, [r7, #32]
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff feda 	bl	8001304 <TFT_Write_Data>
	for(i=0; i < length*width; i++)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	3301      	adds	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	887b      	ldrh	r3, [r7, #2]
 8001558:	883a      	ldrh	r2, [r7, #0]
 800155a:	fb02 f303 	mul.w	r3, r2, r3
 800155e:	461a      	mov	r2, r3
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	4293      	cmp	r3, r2
 8001564:	d3f0      	bcc.n	8001548 <TFT_Draw_Fill_Rectangle+0x34>
	}
}
 8001566:	bf00      	nop
 8001568:	bf00      	nop
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	bd90      	pop	{r4, r7, pc}

08001570 <TFT_Draw_Fill_Triangle_Simple>:


void TFT_Draw_Fill_Triangle_Simple(uint16_t x, uint16_t y,
                                   uint16_t width, uint16_t height,
                                   uint8_t size, uint16_t color)
{
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b087      	sub	sp, #28
 8001574:	af02      	add	r7, sp, #8
 8001576:	4604      	mov	r4, r0
 8001578:	4608      	mov	r0, r1
 800157a:	4611      	mov	r1, r2
 800157c:	461a      	mov	r2, r3
 800157e:	4623      	mov	r3, r4
 8001580:	80fb      	strh	r3, [r7, #6]
 8001582:	4603      	mov	r3, r0
 8001584:	80bb      	strh	r3, [r7, #4]
 8001586:	460b      	mov	r3, r1
 8001588:	807b      	strh	r3, [r7, #2]
 800158a:	4613      	mov	r3, r2
 800158c:	803b      	strh	r3, [r7, #0]
    for (uint16_t i = 0; i <= height; i++)
 800158e:	2300      	movs	r3, #0
 8001590:	81fb      	strh	r3, [r7, #14]
 8001592:	e022      	b.n	80015da <TFT_Draw_Fill_Triangle_Simple+0x6a>
    {
        // para cada linha i, a largura cresce de 0 até width
        uint16_t w = (uint32_t)width * i / height;
 8001594:	887b      	ldrh	r3, [r7, #2]
 8001596:	89fa      	ldrh	r2, [r7, #14]
 8001598:	fb03 f202 	mul.w	r2, r3, r2
 800159c:	883b      	ldrh	r3, [r7, #0]
 800159e:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a2:	81bb      	strh	r3, [r7, #12]
        // desloca de forma a manter o triângulo centrado na caixa
        uint16_t x0 = x + (width - w) / 2;
 80015a4:	887a      	ldrh	r2, [r7, #2]
 80015a6:	89bb      	ldrh	r3, [r7, #12]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	0fda      	lsrs	r2, r3, #31
 80015ac:	4413      	add	r3, r2
 80015ae:	105b      	asrs	r3, r3, #1
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	4413      	add	r3, r2
 80015b6:	817b      	strh	r3, [r7, #10]
        TFT_Draw_HLine(x0, y + i, w, size, color);
 80015b8:	88ba      	ldrh	r2, [r7, #4]
 80015ba:	89fb      	ldrh	r3, [r7, #14]
 80015bc:	4413      	add	r3, r2
 80015be:	b299      	uxth	r1, r3
 80015c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015c4:	b29c      	uxth	r4, r3
 80015c6:	89ba      	ldrh	r2, [r7, #12]
 80015c8:	8978      	ldrh	r0, [r7, #10]
 80015ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	4623      	mov	r3, r4
 80015d0:	f7ff ff46 	bl	8001460 <TFT_Draw_HLine>
    for (uint16_t i = 0; i <= height; i++)
 80015d4:	89fb      	ldrh	r3, [r7, #14]
 80015d6:	3301      	adds	r3, #1
 80015d8:	81fb      	strh	r3, [r7, #14]
 80015da:	89fa      	ldrh	r2, [r7, #14]
 80015dc:	883b      	ldrh	r3, [r7, #0]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d9d8      	bls.n	8001594 <TFT_Draw_Fill_Triangle_Simple+0x24>
    }
}
 80015e2:	bf00      	nop
 80015e4:	bf00      	nop
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd90      	pop	{r4, r7, pc}

080015ec <TFT_Draw_Fill_Triangle_Inverted_Simple>:
// Preenche um triângulo isósceles apontando para baixo
// mesma convenção de parâmetros, mas base no topo
void TFT_Draw_Fill_Triangle_Inverted_Simple(uint16_t x, uint16_t y,
                                            uint16_t width, uint16_t height,
                                            uint8_t size, uint16_t color)
{
 80015ec:	b590      	push	{r4, r7, lr}
 80015ee:	b087      	sub	sp, #28
 80015f0:	af02      	add	r7, sp, #8
 80015f2:	4604      	mov	r4, r0
 80015f4:	4608      	mov	r0, r1
 80015f6:	4611      	mov	r1, r2
 80015f8:	461a      	mov	r2, r3
 80015fa:	4623      	mov	r3, r4
 80015fc:	80fb      	strh	r3, [r7, #6]
 80015fe:	4603      	mov	r3, r0
 8001600:	80bb      	strh	r3, [r7, #4]
 8001602:	460b      	mov	r3, r1
 8001604:	807b      	strh	r3, [r7, #2]
 8001606:	4613      	mov	r3, r2
 8001608:	803b      	strh	r3, [r7, #0]
    for (uint16_t i = 0; i <= height; i++)
 800160a:	2300      	movs	r3, #0
 800160c:	81fb      	strh	r3, [r7, #14]
 800160e:	e024      	b.n	800165a <TFT_Draw_Fill_Triangle_Inverted_Simple+0x6e>
    {
        // aqui a largura decresce de width até 0
        uint16_t w = (uint32_t)width * (height - i) / height;
 8001610:	887b      	ldrh	r3, [r7, #2]
 8001612:	8839      	ldrh	r1, [r7, #0]
 8001614:	89fa      	ldrh	r2, [r7, #14]
 8001616:	1a8a      	subs	r2, r1, r2
 8001618:	fb03 f202 	mul.w	r2, r3, r2
 800161c:	883b      	ldrh	r3, [r7, #0]
 800161e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001622:	81bb      	strh	r3, [r7, #12]
        uint16_t x0 = x + (width - w) / 2;
 8001624:	887a      	ldrh	r2, [r7, #2]
 8001626:	89bb      	ldrh	r3, [r7, #12]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	0fda      	lsrs	r2, r3, #31
 800162c:	4413      	add	r3, r2
 800162e:	105b      	asrs	r3, r3, #1
 8001630:	b29a      	uxth	r2, r3
 8001632:	88fb      	ldrh	r3, [r7, #6]
 8001634:	4413      	add	r3, r2
 8001636:	817b      	strh	r3, [r7, #10]
        TFT_Draw_HLine(x0, y + i, w, size, color);
 8001638:	88ba      	ldrh	r2, [r7, #4]
 800163a:	89fb      	ldrh	r3, [r7, #14]
 800163c:	4413      	add	r3, r2
 800163e:	b299      	uxth	r1, r3
 8001640:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001644:	b29c      	uxth	r4, r3
 8001646:	89ba      	ldrh	r2, [r7, #12]
 8001648:	8978      	ldrh	r0, [r7, #10]
 800164a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800164c:	9300      	str	r3, [sp, #0]
 800164e:	4623      	mov	r3, r4
 8001650:	f7ff ff06 	bl	8001460 <TFT_Draw_HLine>
    for (uint16_t i = 0; i <= height; i++)
 8001654:	89fb      	ldrh	r3, [r7, #14]
 8001656:	3301      	adds	r3, #1
 8001658:	81fb      	strh	r3, [r7, #14]
 800165a:	89fa      	ldrh	r2, [r7, #14]
 800165c:	883b      	ldrh	r3, [r7, #0]
 800165e:	429a      	cmp	r2, r3
 8001660:	d9d6      	bls.n	8001610 <TFT_Draw_Fill_Triangle_Inverted_Simple+0x24>
    }
}
 8001662:	bf00      	nop
 8001664:	bf00      	nop
 8001666:	3714      	adds	r7, #20
 8001668:	46bd      	mov	sp, r7
 800166a:	bd90      	pop	{r4, r7, pc}

0800166c <TFT_Draw_Circle>:
}

//�-��� ������ ���������� ������� �������, ������ �������� ������� � ��������� ������, ����� �������� 
//������ ���������� ������ ������ ��� ����� ���������� �������� fill ������ �������, ����� ����
void TFT_Draw_Circle(uint16_t x, uint16_t y, uint8_t radius, uint8_t fill, uint8_t size, uint16_t color)
{
 800166c:	b590      	push	{r4, r7, lr}
 800166e:	b089      	sub	sp, #36	@ 0x24
 8001670:	af02      	add	r7, sp, #8
 8001672:	4604      	mov	r4, r0
 8001674:	4608      	mov	r0, r1
 8001676:	4611      	mov	r1, r2
 8001678:	461a      	mov	r2, r3
 800167a:	4623      	mov	r3, r4
 800167c:	80fb      	strh	r3, [r7, #6]
 800167e:	4603      	mov	r3, r0
 8001680:	80bb      	strh	r3, [r7, #4]
 8001682:	460b      	mov	r3, r1
 8001684:	70fb      	strb	r3, [r7, #3]
 8001686:	4613      	mov	r3, r2
 8001688:	70bb      	strb	r3, [r7, #2]
	int a_,b_,P;
	a_ = 0;
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
	b_ = radius;
 800168e:	78fb      	ldrb	r3, [r7, #3]
 8001690:	613b      	str	r3, [r7, #16]
	P = 1 - radius;
 8001692:	78fb      	ldrb	r3, [r7, #3]
 8001694:	f1c3 0301 	rsb	r3, r3, #1
 8001698:	60fb      	str	r3, [r7, #12]
	while (a_ <= b_)
 800169a:	e0fc      	b.n	8001896 <TFT_Draw_Circle+0x22a>
	{
		if(fill == 1)
 800169c:	78bb      	ldrb	r3, [r7, #2]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d136      	bne.n	8001710 <TFT_Draw_Circle+0xa4>
		{
			TFT_Draw_Fill_Rectangle(x-a_,y-b_,2*a_+1,2*b_+1,color);
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	88fa      	ldrh	r2, [r7, #6]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	b298      	uxth	r0, r3
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	88ba      	ldrh	r2, [r7, #4]
 80016b2:	1ad3      	subs	r3, r2, r3
 80016b4:	b299      	uxth	r1, r3
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	b29b      	uxth	r3, r3
 80016be:	3301      	adds	r3, #1
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	3301      	adds	r3, #1
 80016cc:	b29c      	uxth	r4, r3
 80016ce:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	4623      	mov	r3, r4
 80016d4:	f7ff ff1e 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			TFT_Draw_Fill_Rectangle(x-b_,y-a_,2*b_+1,2*a_+1,color);
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	88fa      	ldrh	r2, [r7, #6]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	b298      	uxth	r0, r3
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	88ba      	ldrh	r2, [r7, #4]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	b299      	uxth	r1, r3
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	3301      	adds	r3, #1
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	b29b      	uxth	r3, r3
 8001700:	3301      	adds	r3, #1
 8001702:	b29c      	uxth	r4, r3
 8001704:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	4623      	mov	r3, r4
 800170a:	f7ff ff03 	bl	8001514 <TFT_Draw_Fill_Rectangle>
 800170e:	e0a7      	b.n	8001860 <TFT_Draw_Circle+0x1f4>
		}
		else
		{
			TFT_Draw_Fill_Rectangle(a_+x, b_+y, size, size, color);
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	b29a      	uxth	r2, r3
 8001714:	88fb      	ldrh	r3, [r7, #6]
 8001716:	4413      	add	r3, r2
 8001718:	b298      	uxth	r0, r3
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	b29a      	uxth	r2, r3
 800171e:	88bb      	ldrh	r3, [r7, #4]
 8001720:	4413      	add	r3, r2
 8001722:	b299      	uxth	r1, r3
 8001724:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001728:	b29a      	uxth	r2, r3
 800172a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800172e:	b29c      	uxth	r4, r3
 8001730:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	4623      	mov	r3, r4
 8001736:	f7ff feed 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			TFT_Draw_Fill_Rectangle(b_+x, a_+y, size, size, color);
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	b29a      	uxth	r2, r3
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	4413      	add	r3, r2
 8001742:	b298      	uxth	r0, r3
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	b29a      	uxth	r2, r3
 8001748:	88bb      	ldrh	r3, [r7, #4]
 800174a:	4413      	add	r3, r2
 800174c:	b299      	uxth	r1, r3
 800174e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001752:	b29a      	uxth	r2, r3
 8001754:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001758:	b29c      	uxth	r4, r3
 800175a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	4623      	mov	r3, r4
 8001760:	f7ff fed8 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			TFT_Draw_Fill_Rectangle(x-a_, b_+y, size, size, color);
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	b29b      	uxth	r3, r3
 8001768:	88fa      	ldrh	r2, [r7, #6]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	b298      	uxth	r0, r3
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	b29a      	uxth	r2, r3
 8001772:	88bb      	ldrh	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	b299      	uxth	r1, r3
 8001778:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800177c:	b29a      	uxth	r2, r3
 800177e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001782:	b29c      	uxth	r4, r3
 8001784:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	4623      	mov	r3, r4
 800178a:	f7ff fec3 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			TFT_Draw_Fill_Rectangle(x-b_, a_+y, size, size, color);
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	b29b      	uxth	r3, r3
 8001792:	88fa      	ldrh	r2, [r7, #6]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	b298      	uxth	r0, r3
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	b29a      	uxth	r2, r3
 800179c:	88bb      	ldrh	r3, [r7, #4]
 800179e:	4413      	add	r3, r2
 80017a0:	b299      	uxth	r1, r3
 80017a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017ac:	b29c      	uxth	r4, r3
 80017ae:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	4623      	mov	r3, r4
 80017b4:	f7ff feae 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			TFT_Draw_Fill_Rectangle(b_+x, y-a_, size, size, color);
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	88fb      	ldrh	r3, [r7, #6]
 80017be:	4413      	add	r3, r2
 80017c0:	b298      	uxth	r0, r3
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	88ba      	ldrh	r2, [r7, #4]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	b299      	uxth	r1, r3
 80017cc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017d0:	b29a      	uxth	r2, r3
 80017d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017d6:	b29c      	uxth	r4, r3
 80017d8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	4623      	mov	r3, r4
 80017de:	f7ff fe99 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			TFT_Draw_Fill_Rectangle(a_+x, y-b_, size, size, color);
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	88fb      	ldrh	r3, [r7, #6]
 80017e8:	4413      	add	r3, r2
 80017ea:	b298      	uxth	r0, r3
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	88ba      	ldrh	r2, [r7, #4]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	b299      	uxth	r1, r3
 80017f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001800:	b29c      	uxth	r4, r3
 8001802:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001804:	9300      	str	r3, [sp, #0]
 8001806:	4623      	mov	r3, r4
 8001808:	f7ff fe84 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			TFT_Draw_Fill_Rectangle(x-a_, y-b_, size, size, color);
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	b29b      	uxth	r3, r3
 8001810:	88fa      	ldrh	r2, [r7, #6]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	b298      	uxth	r0, r3
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	b29b      	uxth	r3, r3
 800181a:	88ba      	ldrh	r2, [r7, #4]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	b299      	uxth	r1, r3
 8001820:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001824:	b29a      	uxth	r2, r3
 8001826:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800182a:	b29c      	uxth	r4, r3
 800182c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	4623      	mov	r3, r4
 8001832:	f7ff fe6f 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			TFT_Draw_Fill_Rectangle(x-b_, y-a_, size, size, color);
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	b29b      	uxth	r3, r3
 800183a:	88fa      	ldrh	r2, [r7, #6]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	b298      	uxth	r0, r3
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	b29b      	uxth	r3, r3
 8001844:	88ba      	ldrh	r2, [r7, #4]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	b299      	uxth	r1, r3
 800184a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800184e:	b29a      	uxth	r2, r3
 8001850:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001854:	b29c      	uxth	r4, r3
 8001856:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	4623      	mov	r3, r4
 800185c:	f7ff fe5a 	bl	8001514 <TFT_Draw_Fill_Rectangle>
		}
		if (P < 0 )
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2b00      	cmp	r3, #0
 8001864:	da09      	bge.n	800187a <TFT_Draw_Circle+0x20e>
		{
			P = (P + 3) + (2* a_);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	1cda      	adds	r2, r3, #3
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	60fb      	str	r3, [r7, #12]
			a_ ++;
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	3301      	adds	r3, #1
 8001876:	617b      	str	r3, [r7, #20]
 8001878:	e00d      	b.n	8001896 <TFT_Draw_Circle+0x22a>
		}
		else
		{
			P = (P + 5) + (2* (a_ - b_));
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	1d5a      	adds	r2, r3, #5
 800187e:	6979      	ldr	r1, [r7, #20]
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	1acb      	subs	r3, r1, r3
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	4413      	add	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]
			a_ ++;
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	3301      	adds	r3, #1
 800188e:	617b      	str	r3, [r7, #20]
			b_ --;
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	3b01      	subs	r3, #1
 8001894:	613b      	str	r3, [r7, #16]
	while (a_ <= b_)
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	429a      	cmp	r2, r3
 800189c:	f77f aefe 	ble.w	800169c <TFT_Draw_Circle+0x30>
		}
	}
}
 80018a0:	bf00      	nop
 80018a2:	bf00      	nop
 80018a4:	371c      	adds	r7, #28
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd90      	pop	{r4, r7, pc}

080018aa <TFT_Draw_Circle_Helper>:

//��������������� �-��� ��� ����������� ���� ��������������
void TFT_Draw_Circle_Helper( int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint8_t size, uint16_t color)
{
 80018aa:	b590      	push	{r4, r7, lr}
 80018ac:	b089      	sub	sp, #36	@ 0x24
 80018ae:	af02      	add	r7, sp, #8
 80018b0:	4604      	mov	r4, r0
 80018b2:	4608      	mov	r0, r1
 80018b4:	4611      	mov	r1, r2
 80018b6:	461a      	mov	r2, r3
 80018b8:	4623      	mov	r3, r4
 80018ba:	80fb      	strh	r3, [r7, #6]
 80018bc:	4603      	mov	r3, r0
 80018be:	80bb      	strh	r3, [r7, #4]
 80018c0:	460b      	mov	r3, r1
 80018c2:	807b      	strh	r3, [r7, #2]
 80018c4:	4613      	mov	r3, r2
 80018c6:	707b      	strb	r3, [r7, #1]
  int16_t f     = 1 - r;
 80018c8:	887b      	ldrh	r3, [r7, #2]
 80018ca:	f1c3 0301 	rsb	r3, r3, #1
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 80018d2:	2301      	movs	r3, #1
 80018d4:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 80018d6:	887b      	ldrh	r3, [r7, #2]
 80018d8:	461a      	mov	r2, r3
 80018da:	03d2      	lsls	r2, r2, #15
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	827b      	strh	r3, [r7, #18]
  int16_t x     = 0;
 80018e4:	2300      	movs	r3, #0
 80018e6:	823b      	strh	r3, [r7, #16]
  int16_t y     = r;
 80018e8:	887b      	ldrh	r3, [r7, #2]
 80018ea:	81fb      	strh	r3, [r7, #14]

  while (x<y) {
 80018ec:	e0cd      	b.n	8001a8a <TFT_Draw_Circle_Helper+0x1e0>
    if (f >= 0) {
 80018ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	db0e      	blt.n	8001914 <TFT_Draw_Circle_Helper+0x6a>
      y--;
 80018f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	3b01      	subs	r3, #1
 80018fe:	b29b      	uxth	r3, r3
 8001900:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 8001902:	8a7b      	ldrh	r3, [r7, #18]
 8001904:	3302      	adds	r3, #2
 8001906:	b29b      	uxth	r3, r3
 8001908:	827b      	strh	r3, [r7, #18]
      f     += ddF_y;
 800190a:	8afa      	ldrh	r2, [r7, #22]
 800190c:	8a7b      	ldrh	r3, [r7, #18]
 800190e:	4413      	add	r3, r2
 8001910:	b29b      	uxth	r3, r3
 8001912:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 8001914:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001918:	b29b      	uxth	r3, r3
 800191a:	3301      	adds	r3, #1
 800191c:	b29b      	uxth	r3, r3
 800191e:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 8001920:	8abb      	ldrh	r3, [r7, #20]
 8001922:	3302      	adds	r3, #2
 8001924:	b29b      	uxth	r3, r3
 8001926:	82bb      	strh	r3, [r7, #20]
    f     += ddF_x;
 8001928:	8afa      	ldrh	r2, [r7, #22]
 800192a:	8abb      	ldrh	r3, [r7, #20]
 800192c:	4413      	add	r3, r2
 800192e:	b29b      	uxth	r3, r3
 8001930:	82fb      	strh	r3, [r7, #22]
    if (cornername & 0x4) {
 8001932:	787b      	ldrb	r3, [r7, #1]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	2b00      	cmp	r3, #0
 800193a:	d025      	beq.n	8001988 <TFT_Draw_Circle_Helper+0xde>
      TFT_Draw_Fill_Rectangle(x0 + x, y0 + y, size, size, color);
 800193c:	88fa      	ldrh	r2, [r7, #6]
 800193e:	8a3b      	ldrh	r3, [r7, #16]
 8001940:	4413      	add	r3, r2
 8001942:	b298      	uxth	r0, r3
 8001944:	88ba      	ldrh	r2, [r7, #4]
 8001946:	89fb      	ldrh	r3, [r7, #14]
 8001948:	4413      	add	r3, r2
 800194a:	b299      	uxth	r1, r3
 800194c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001950:	b29a      	uxth	r2, r3
 8001952:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001956:	b29c      	uxth	r4, r3
 8001958:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	4623      	mov	r3, r4
 800195e:	f7ff fdd9 	bl	8001514 <TFT_Draw_Fill_Rectangle>
      TFT_Draw_Fill_Rectangle(x0 + y, y0 + x, size, size, color);
 8001962:	88fa      	ldrh	r2, [r7, #6]
 8001964:	89fb      	ldrh	r3, [r7, #14]
 8001966:	4413      	add	r3, r2
 8001968:	b298      	uxth	r0, r3
 800196a:	88ba      	ldrh	r2, [r7, #4]
 800196c:	8a3b      	ldrh	r3, [r7, #16]
 800196e:	4413      	add	r3, r2
 8001970:	b299      	uxth	r1, r3
 8001972:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001976:	b29a      	uxth	r2, r3
 8001978:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800197c:	b29c      	uxth	r4, r3
 800197e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	4623      	mov	r3, r4
 8001984:	f7ff fdc6 	bl	8001514 <TFT_Draw_Fill_Rectangle>
    }
    if (cornername & 0x2) {
 8001988:	787b      	ldrb	r3, [r7, #1]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d025      	beq.n	80019de <TFT_Draw_Circle_Helper+0x134>
      TFT_Draw_Fill_Rectangle(x0 + x, y0 - y, size, size, color);
 8001992:	88fa      	ldrh	r2, [r7, #6]
 8001994:	8a3b      	ldrh	r3, [r7, #16]
 8001996:	4413      	add	r3, r2
 8001998:	b298      	uxth	r0, r3
 800199a:	88ba      	ldrh	r2, [r7, #4]
 800199c:	89fb      	ldrh	r3, [r7, #14]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	b299      	uxth	r1, r3
 80019a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80019ac:	b29c      	uxth	r4, r3
 80019ae:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80019b0:	9300      	str	r3, [sp, #0]
 80019b2:	4623      	mov	r3, r4
 80019b4:	f7ff fdae 	bl	8001514 <TFT_Draw_Fill_Rectangle>
      TFT_Draw_Fill_Rectangle(x0 + y, y0 - x, size, size, color);
 80019b8:	88fa      	ldrh	r2, [r7, #6]
 80019ba:	89fb      	ldrh	r3, [r7, #14]
 80019bc:	4413      	add	r3, r2
 80019be:	b298      	uxth	r0, r3
 80019c0:	88ba      	ldrh	r2, [r7, #4]
 80019c2:	8a3b      	ldrh	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	b299      	uxth	r1, r3
 80019c8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80019d2:	b29c      	uxth	r4, r3
 80019d4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	4623      	mov	r3, r4
 80019da:	f7ff fd9b 	bl	8001514 <TFT_Draw_Fill_Rectangle>
    }
    if (cornername & 0x8) {
 80019de:	787b      	ldrb	r3, [r7, #1]
 80019e0:	f003 0308 	and.w	r3, r3, #8
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d025      	beq.n	8001a34 <TFT_Draw_Circle_Helper+0x18a>
      TFT_Draw_Fill_Rectangle(x0 - y, y0 + x, size, size, color);
 80019e8:	88fa      	ldrh	r2, [r7, #6]
 80019ea:	89fb      	ldrh	r3, [r7, #14]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	b298      	uxth	r0, r3
 80019f0:	88ba      	ldrh	r2, [r7, #4]
 80019f2:	8a3b      	ldrh	r3, [r7, #16]
 80019f4:	4413      	add	r3, r2
 80019f6:	b299      	uxth	r1, r3
 80019f8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80019fc:	b29a      	uxth	r2, r3
 80019fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a02:	b29c      	uxth	r4, r3
 8001a04:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	4623      	mov	r3, r4
 8001a0a:	f7ff fd83 	bl	8001514 <TFT_Draw_Fill_Rectangle>
      TFT_Draw_Fill_Rectangle(x0 - x, y0 + y, size, size, color);
 8001a0e:	88fa      	ldrh	r2, [r7, #6]
 8001a10:	8a3b      	ldrh	r3, [r7, #16]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	b298      	uxth	r0, r3
 8001a16:	88ba      	ldrh	r2, [r7, #4]
 8001a18:	89fb      	ldrh	r3, [r7, #14]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	b299      	uxth	r1, r3
 8001a1e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a28:	b29c      	uxth	r4, r3
 8001a2a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	4623      	mov	r3, r4
 8001a30:	f7ff fd70 	bl	8001514 <TFT_Draw_Fill_Rectangle>
    }
    if (cornername & 0x1) {
 8001a34:	787b      	ldrb	r3, [r7, #1]
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d025      	beq.n	8001a8a <TFT_Draw_Circle_Helper+0x1e0>
      TFT_Draw_Fill_Rectangle(x0 - y, y0 - x, size, size, color);
 8001a3e:	88fa      	ldrh	r2, [r7, #6]
 8001a40:	89fb      	ldrh	r3, [r7, #14]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	b298      	uxth	r0, r3
 8001a46:	88ba      	ldrh	r2, [r7, #4]
 8001a48:	8a3b      	ldrh	r3, [r7, #16]
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	b299      	uxth	r1, r3
 8001a4e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a58:	b29c      	uxth	r4, r3
 8001a5a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	4623      	mov	r3, r4
 8001a60:	f7ff fd58 	bl	8001514 <TFT_Draw_Fill_Rectangle>
      TFT_Draw_Fill_Rectangle(x0 - x, y0 - y, size, size, color);
 8001a64:	88fa      	ldrh	r2, [r7, #6]
 8001a66:	8a3b      	ldrh	r3, [r7, #16]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	b298      	uxth	r0, r3
 8001a6c:	88ba      	ldrh	r2, [r7, #4]
 8001a6e:	89fb      	ldrh	r3, [r7, #14]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	b299      	uxth	r1, r3
 8001a74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a7e:	b29c      	uxth	r4, r3
 8001a80:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	4623      	mov	r3, r4
 8001a86:	f7ff fd45 	bl	8001514 <TFT_Draw_Fill_Rectangle>
  while (x<y) {
 8001a8a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001a8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	f6ff af2b 	blt.w	80018ee <TFT_Draw_Circle_Helper+0x44>
    }
  }
}
 8001a98:	bf00      	nop
 8001a9a:	bf00      	nop
 8001a9c:	371c      	adds	r7, #28
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd90      	pop	{r4, r7, pc}

08001aa2 <TFT_Draw_Round_Rect>:

//�-��� ������ ������������� �������� �����, ������, �������� ����������� ����, ������� ����� � ��������� ������
void TFT_Draw_Round_Rect(uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t r, uint8_t size, uint16_t color)
{
 8001aa2:	b590      	push	{r4, r7, lr}
 8001aa4:	b085      	sub	sp, #20
 8001aa6:	af02      	add	r7, sp, #8
 8001aa8:	4604      	mov	r4, r0
 8001aaa:	4608      	mov	r0, r1
 8001aac:	4611      	mov	r1, r2
 8001aae:	461a      	mov	r2, r3
 8001ab0:	4623      	mov	r3, r4
 8001ab2:	80fb      	strh	r3, [r7, #6]
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	80bb      	strh	r3, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	807b      	strh	r3, [r7, #2]
 8001abc:	4613      	mov	r3, r2
 8001abe:	803b      	strh	r3, [r7, #0]

  TFT_Draw_HLine(x+r  , y    , length-2*r, size, color); // Top
 8001ac0:	88fa      	ldrh	r2, [r7, #6]
 8001ac2:	8b3b      	ldrh	r3, [r7, #24]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	b298      	uxth	r0, r3
 8001ac8:	8b3b      	ldrh	r3, [r7, #24]
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	887a      	ldrh	r2, [r7, #2]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	7f3b      	ldrb	r3, [r7, #28]
 8001ad6:	b29c      	uxth	r4, r3
 8001ad8:	88b9      	ldrh	r1, [r7, #4]
 8001ada:	8c3b      	ldrh	r3, [r7, #32]
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	4623      	mov	r3, r4
 8001ae0:	f7ff fcbe 	bl	8001460 <TFT_Draw_HLine>
  TFT_Draw_HLine(x+r  , y+width-1, length-2*r, size, color); // Bottom
 8001ae4:	88fa      	ldrh	r2, [r7, #6]
 8001ae6:	8b3b      	ldrh	r3, [r7, #24]
 8001ae8:	4413      	add	r3, r2
 8001aea:	b298      	uxth	r0, r3
 8001aec:	88ba      	ldrh	r2, [r7, #4]
 8001aee:	883b      	ldrh	r3, [r7, #0]
 8001af0:	4413      	add	r3, r2
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	3b01      	subs	r3, #1
 8001af6:	b299      	uxth	r1, r3
 8001af8:	8b3b      	ldrh	r3, [r7, #24]
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	887a      	ldrh	r2, [r7, #2]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	7f3b      	ldrb	r3, [r7, #28]
 8001b06:	b29c      	uxth	r4, r3
 8001b08:	8c3b      	ldrh	r3, [r7, #32]
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	4623      	mov	r3, r4
 8001b0e:	f7ff fca7 	bl	8001460 <TFT_Draw_HLine>
  TFT_Draw_VLine(x    , y+r  , width-2*r, size, color); // Left
 8001b12:	88ba      	ldrh	r2, [r7, #4]
 8001b14:	8b3b      	ldrh	r3, [r7, #24]
 8001b16:	4413      	add	r3, r2
 8001b18:	b299      	uxth	r1, r3
 8001b1a:	8b3b      	ldrh	r3, [r7, #24]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	883a      	ldrh	r2, [r7, #0]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	7f3b      	ldrb	r3, [r7, #28]
 8001b28:	b29c      	uxth	r4, r3
 8001b2a:	88f8      	ldrh	r0, [r7, #6]
 8001b2c:	8c3b      	ldrh	r3, [r7, #32]
 8001b2e:	9300      	str	r3, [sp, #0]
 8001b30:	4623      	mov	r3, r4
 8001b32:	f7ff fcc2 	bl	80014ba <TFT_Draw_VLine>
  TFT_Draw_VLine(x+length-1, y+r  , width-2*r, size, color); // Right
 8001b36:	88fa      	ldrh	r2, [r7, #6]
 8001b38:	887b      	ldrh	r3, [r7, #2]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	b298      	uxth	r0, r3
 8001b42:	88ba      	ldrh	r2, [r7, #4]
 8001b44:	8b3b      	ldrh	r3, [r7, #24]
 8001b46:	4413      	add	r3, r2
 8001b48:	b299      	uxth	r1, r3
 8001b4a:	8b3b      	ldrh	r3, [r7, #24]
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	883a      	ldrh	r2, [r7, #0]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	7f3b      	ldrb	r3, [r7, #28]
 8001b58:	b29c      	uxth	r4, r3
 8001b5a:	8c3b      	ldrh	r3, [r7, #32]
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	4623      	mov	r3, r4
 8001b60:	f7ff fcab 	bl	80014ba <TFT_Draw_VLine>

  TFT_Draw_Circle_Helper(x+r    , y+r    , r, 		 			1, size, color);
 8001b64:	88fa      	ldrh	r2, [r7, #6]
 8001b66:	8b3b      	ldrh	r3, [r7, #24]
 8001b68:	4413      	add	r3, r2
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	b218      	sxth	r0, r3
 8001b6e:	88ba      	ldrh	r2, [r7, #4]
 8001b70:	8b3b      	ldrh	r3, [r7, #24]
 8001b72:	4413      	add	r3, r2
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	b219      	sxth	r1, r3
 8001b78:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001b7c:	8c3b      	ldrh	r3, [r7, #32]
 8001b7e:	9301      	str	r3, [sp, #4]
 8001b80:	7f3b      	ldrb	r3, [r7, #28]
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	2301      	movs	r3, #1
 8001b86:	f7ff fe90 	bl	80018aa <TFT_Draw_Circle_Helper>
  TFT_Draw_Circle_Helper(x+length-r-1, y+r    , r, 			2, size, color);
 8001b8a:	88fa      	ldrh	r2, [r7, #6]
 8001b8c:	887b      	ldrh	r3, [r7, #2]
 8001b8e:	4413      	add	r3, r2
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	8b3b      	ldrh	r3, [r7, #24]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	b218      	sxth	r0, r3
 8001b9e:	88ba      	ldrh	r2, [r7, #4]
 8001ba0:	8b3b      	ldrh	r3, [r7, #24]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	b219      	sxth	r1, r3
 8001ba8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001bac:	8c3b      	ldrh	r3, [r7, #32]
 8001bae:	9301      	str	r3, [sp, #4]
 8001bb0:	7f3b      	ldrb	r3, [r7, #28]
 8001bb2:	9300      	str	r3, [sp, #0]
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	f7ff fe78 	bl	80018aa <TFT_Draw_Circle_Helper>
  TFT_Draw_Circle_Helper(x+length-r-1, y+width-r-1, r,  4, size, color);
 8001bba:	88fa      	ldrh	r2, [r7, #6]
 8001bbc:	887b      	ldrh	r3, [r7, #2]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	8b3b      	ldrh	r3, [r7, #24]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	b218      	sxth	r0, r3
 8001bce:	88ba      	ldrh	r2, [r7, #4]
 8001bd0:	883b      	ldrh	r3, [r7, #0]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	8b3b      	ldrh	r3, [r7, #24]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	b219      	sxth	r1, r3
 8001be2:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001be6:	8c3b      	ldrh	r3, [r7, #32]
 8001be8:	9301      	str	r3, [sp, #4]
 8001bea:	7f3b      	ldrb	r3, [r7, #28]
 8001bec:	9300      	str	r3, [sp, #0]
 8001bee:	2304      	movs	r3, #4
 8001bf0:	f7ff fe5b 	bl	80018aa <TFT_Draw_Circle_Helper>
  TFT_Draw_Circle_Helper(x+r    , y+width-r-1, r, 			8, size, color);
 8001bf4:	88fa      	ldrh	r2, [r7, #6]
 8001bf6:	8b3b      	ldrh	r3, [r7, #24]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	b218      	sxth	r0, r3
 8001bfe:	88ba      	ldrh	r2, [r7, #4]
 8001c00:	883b      	ldrh	r3, [r7, #0]
 8001c02:	4413      	add	r3, r2
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	8b3b      	ldrh	r3, [r7, #24]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	b219      	sxth	r1, r3
 8001c12:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001c16:	8c3b      	ldrh	r3, [r7, #32]
 8001c18:	9301      	str	r3, [sp, #4]
 8001c1a:	7f3b      	ldrb	r3, [r7, #28]
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	2308      	movs	r3, #8
 8001c20:	f7ff fe43 	bl	80018aa <TFT_Draw_Circle_Helper>
}
 8001c24:	bf00      	nop
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd90      	pop	{r4, r7, pc}

08001c2c <TFT_Draw_Fill_Circle_Helper>:

//��������������� �-��� ��� ����������� ���� ������������ ��������������
void TFT_Draw_Fill_Circle_Helper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color) 
{
 8001c2c:	b590      	push	{r4, r7, lr}
 8001c2e:	b089      	sub	sp, #36	@ 0x24
 8001c30:	af02      	add	r7, sp, #8
 8001c32:	4604      	mov	r4, r0
 8001c34:	4608      	mov	r0, r1
 8001c36:	4611      	mov	r1, r2
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4623      	mov	r3, r4
 8001c3c:	80fb      	strh	r3, [r7, #6]
 8001c3e:	4603      	mov	r3, r0
 8001c40:	80bb      	strh	r3, [r7, #4]
 8001c42:	460b      	mov	r3, r1
 8001c44:	807b      	strh	r3, [r7, #2]
 8001c46:	4613      	mov	r3, r2
 8001c48:	707b      	strb	r3, [r7, #1]

  int16_t f     = 1 - r;
 8001c4a:	887b      	ldrh	r3, [r7, #2]
 8001c4c:	f1c3 0301 	rsb	r3, r3, #1
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 8001c54:	2301      	movs	r3, #1
 8001c56:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 8001c58:	887b      	ldrh	r3, [r7, #2]
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	03d2      	lsls	r2, r2, #15
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	827b      	strh	r3, [r7, #18]
  int16_t x     = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	823b      	strh	r3, [r7, #16]
  int16_t y     = r;
 8001c6a:	887b      	ldrh	r3, [r7, #2]
 8001c6c:	81fb      	strh	r3, [r7, #14]

  while (x<y) {
 8001c6e:	e07f      	b.n	8001d70 <TFT_Draw_Fill_Circle_Helper+0x144>
    if (f >= 0) {
 8001c70:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	db0e      	blt.n	8001c96 <TFT_Draw_Fill_Circle_Helper+0x6a>
      y--;
 8001c78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 8001c84:	8a7b      	ldrh	r3, [r7, #18]
 8001c86:	3302      	adds	r3, #2
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	827b      	strh	r3, [r7, #18]
      f     += ddF_y;
 8001c8c:	8afa      	ldrh	r2, [r7, #22]
 8001c8e:	8a7b      	ldrh	r3, [r7, #18]
 8001c90:	4413      	add	r3, r2
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 8001c96:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	b29b      	uxth	r3, r3
 8001ca0:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 8001ca2:	8abb      	ldrh	r3, [r7, #20]
 8001ca4:	3302      	adds	r3, #2
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	82bb      	strh	r3, [r7, #20]
    f     += ddF_x;
 8001caa:	8afa      	ldrh	r2, [r7, #22]
 8001cac:	8abb      	ldrh	r3, [r7, #20]
 8001cae:	4413      	add	r3, r2
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	82fb      	strh	r3, [r7, #22]

    if (cornername & 0x1) {
 8001cb4:	787b      	ldrb	r3, [r7, #1]
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d029      	beq.n	8001d12 <TFT_Draw_Fill_Circle_Helper+0xe6>
      TFT_Draw_VLine(x0+x, y0-y, 2*y+1+delta, 1, color);
 8001cbe:	88fa      	ldrh	r2, [r7, #6]
 8001cc0:	8a3b      	ldrh	r3, [r7, #16]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	b298      	uxth	r0, r3
 8001cc6:	88ba      	ldrh	r2, [r7, #4]
 8001cc8:	89fb      	ldrh	r3, [r7, #14]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	b299      	uxth	r1, r3
 8001cce:	89fb      	ldrh	r3, [r7, #14]
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	b29a      	uxth	r2, r3
 8001cd4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001cd6:	4413      	add	r3, r2
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	3301      	adds	r3, #1
 8001cdc:	b29a      	uxth	r2, r3
 8001cde:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001ce0:	9300      	str	r3, [sp, #0]
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	f7ff fbe9 	bl	80014ba <TFT_Draw_VLine>
      TFT_Draw_VLine(x0+y, y0-x, 2*x+1+delta, 1, color);
 8001ce8:	88fa      	ldrh	r2, [r7, #6]
 8001cea:	89fb      	ldrh	r3, [r7, #14]
 8001cec:	4413      	add	r3, r2
 8001cee:	b298      	uxth	r0, r3
 8001cf0:	88ba      	ldrh	r2, [r7, #4]
 8001cf2:	8a3b      	ldrh	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	b299      	uxth	r1, r3
 8001cf8:	8a3b      	ldrh	r3, [r7, #16]
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001d00:	4413      	add	r3, r2
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	3301      	adds	r3, #1
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	f7ff fbd4 	bl	80014ba <TFT_Draw_VLine>
    }
    if (cornername & 0x2) {
 8001d12:	787b      	ldrb	r3, [r7, #1]
 8001d14:	f003 0302 	and.w	r3, r3, #2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d029      	beq.n	8001d70 <TFT_Draw_Fill_Circle_Helper+0x144>
     TFT_Draw_VLine(x0-x, y0-y, 2*y+1+delta, 1, color);
 8001d1c:	88fa      	ldrh	r2, [r7, #6]
 8001d1e:	8a3b      	ldrh	r3, [r7, #16]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	b298      	uxth	r0, r3
 8001d24:	88ba      	ldrh	r2, [r7, #4]
 8001d26:	89fb      	ldrh	r3, [r7, #14]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	b299      	uxth	r1, r3
 8001d2c:	89fb      	ldrh	r3, [r7, #14]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001d34:	4413      	add	r3, r2
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	3301      	adds	r3, #1
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	2301      	movs	r3, #1
 8001d42:	f7ff fbba 	bl	80014ba <TFT_Draw_VLine>
     TFT_Draw_VLine(x0-y, y0-x, 2*x+1+delta, 1, color);
 8001d46:	88fa      	ldrh	r2, [r7, #6]
 8001d48:	89fb      	ldrh	r3, [r7, #14]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	b298      	uxth	r0, r3
 8001d4e:	88ba      	ldrh	r2, [r7, #4]
 8001d50:	8a3b      	ldrh	r3, [r7, #16]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	b299      	uxth	r1, r3
 8001d56:	8a3b      	ldrh	r3, [r7, #16]
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001d5e:	4413      	add	r3, r2
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	3301      	adds	r3, #1
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	f7ff fba5 	bl	80014ba <TFT_Draw_VLine>
  while (x<y) {
 8001d70:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001d74:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	f6ff af79 	blt.w	8001c70 <TFT_Draw_Fill_Circle_Helper+0x44>
    }
  }
}
 8001d7e:	bf00      	nop
 8001d80:	bf00      	nop
 8001d82:	371c      	adds	r7, #28
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd90      	pop	{r4, r7, pc}

08001d88 <TFT_Draw_Fill_Round_Rect>:

//�-��� ������ ����������� ������������� �������� �����, ������, �������� ����������� ����� � ��������� ������
void TFT_Draw_Fill_Round_Rect(uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t r, uint16_t color)
{
 8001d88:	b590      	push	{r4, r7, lr}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af02      	add	r7, sp, #8
 8001d8e:	4604      	mov	r4, r0
 8001d90:	4608      	mov	r0, r1
 8001d92:	4611      	mov	r1, r2
 8001d94:	461a      	mov	r2, r3
 8001d96:	4623      	mov	r3, r4
 8001d98:	80fb      	strh	r3, [r7, #6]
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	80bb      	strh	r3, [r7, #4]
 8001d9e:	460b      	mov	r3, r1
 8001da0:	807b      	strh	r3, [r7, #2]
 8001da2:	4613      	mov	r3, r2
 8001da4:	803b      	strh	r3, [r7, #0]
  TFT_Draw_Fill_Rectangle(x+r, y, length-2*r, width, color);
 8001da6:	88fa      	ldrh	r2, [r7, #6]
 8001da8:	8b3b      	ldrh	r3, [r7, #24]
 8001daa:	4413      	add	r3, r2
 8001dac:	b298      	uxth	r0, r3
 8001dae:	8b3b      	ldrh	r3, [r7, #24]
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	887a      	ldrh	r2, [r7, #2]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	883c      	ldrh	r4, [r7, #0]
 8001dbc:	88b9      	ldrh	r1, [r7, #4]
 8001dbe:	8bbb      	ldrh	r3, [r7, #28]
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	4623      	mov	r3, r4
 8001dc4:	f7ff fba6 	bl	8001514 <TFT_Draw_Fill_Rectangle>

  TFT_Draw_Fill_Circle_Helper(x+length-r-1, y+r, r, 1, width-2*r-1, color);
 8001dc8:	88fa      	ldrh	r2, [r7, #6]
 8001dca:	887b      	ldrh	r3, [r7, #2]
 8001dcc:	4413      	add	r3, r2
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	8b3b      	ldrh	r3, [r7, #24]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	b218      	sxth	r0, r3
 8001ddc:	88ba      	ldrh	r2, [r7, #4]
 8001dde:	8b3b      	ldrh	r3, [r7, #24]
 8001de0:	4413      	add	r3, r2
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	b219      	sxth	r1, r3
 8001de6:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 8001dea:	8b3b      	ldrh	r3, [r7, #24]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	883a      	ldrh	r2, [r7, #0]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	3b01      	subs	r3, #1
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	b21b      	sxth	r3, r3
 8001dfc:	8bba      	ldrh	r2, [r7, #28]
 8001dfe:	9201      	str	r2, [sp, #4]
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	2301      	movs	r3, #1
 8001e04:	4622      	mov	r2, r4
 8001e06:	f7ff ff11 	bl	8001c2c <TFT_Draw_Fill_Circle_Helper>
  TFT_Draw_Fill_Circle_Helper(x+r    , y+r, r, 2, width-2*r-1, color);
 8001e0a:	88fa      	ldrh	r2, [r7, #6]
 8001e0c:	8b3b      	ldrh	r3, [r7, #24]
 8001e0e:	4413      	add	r3, r2
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	b218      	sxth	r0, r3
 8001e14:	88ba      	ldrh	r2, [r7, #4]
 8001e16:	8b3b      	ldrh	r3, [r7, #24]
 8001e18:	4413      	add	r3, r2
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	b219      	sxth	r1, r3
 8001e1e:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 8001e22:	8b3b      	ldrh	r3, [r7, #24]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	883a      	ldrh	r2, [r7, #0]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	b21b      	sxth	r3, r3
 8001e34:	8bba      	ldrh	r2, [r7, #28]
 8001e36:	9201      	str	r2, [sp, #4]
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	4622      	mov	r2, r4
 8001e3e:	f7ff fef5 	bl	8001c2c <TFT_Draw_Fill_Circle_Helper>
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd90      	pop	{r4, r7, pc}

08001e4a <LCD_Char>:

static void LCD_Char(int16_t x, int16_t y, const GFXglyph *glyph, const GFXfont *font, uint8_t size, uint32_t color24)
{
 8001e4a:	b590      	push	{r4, r7, lr}
 8001e4c:	b08b      	sub	sp, #44	@ 0x2c
 8001e4e:	af02      	add	r7, sp, #8
 8001e50:	60ba      	str	r2, [r7, #8]
 8001e52:	607b      	str	r3, [r7, #4]
 8001e54:	4603      	mov	r3, r0
 8001e56:	81fb      	strh	r3, [r7, #14]
 8001e58:	460b      	mov	r3, r1
 8001e5a:	81bb      	strh	r3, [r7, #12]
	uint8_t  *bitmap = font -> bitmap;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	617b      	str	r3, [r7, #20]
	uint16_t bo = glyph -> bitmapOffset;
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	83fb      	strh	r3, [r7, #30]
	uint8_t bits = 0, bit = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	777b      	strb	r3, [r7, #29]
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	773b      	strb	r3, [r7, #28]
	uint16_t set_pixels = 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	837b      	strh	r3, [r7, #26]
	uint8_t  cur_x, cur_y;
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	763b      	strb	r3, [r7, #24]
 8001e78:	e095      	b.n	8001fa6 <LCD_Char+0x15c>
	{
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	767b      	strb	r3, [r7, #25]
 8001e7e:	e053      	b.n	8001f28 <LCD_Char+0xde>
		{
			if(bit == 0)
 8001e80:	7f3b      	ldrb	r3, [r7, #28]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d109      	bne.n	8001e9a <LCD_Char+0x50>
			{
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 8001e86:	8bfb      	ldrh	r3, [r7, #30]
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	83fa      	strh	r2, [r7, #30]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	4413      	add	r3, r2
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	777b      	strb	r3, [r7, #29]
				bit  = 0x80;
 8001e96:	2380      	movs	r3, #128	@ 0x80
 8001e98:	773b      	strb	r3, [r7, #28]
			}
			if(bits & bit)
 8001e9a:	7f7a      	ldrb	r2, [r7, #29]
 8001e9c:	7f3b      	ldrb	r3, [r7, #28]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <LCD_Char+0x64>
			{
				set_pixels++;
 8001ea6:	8b7b      	ldrh	r3, [r7, #26]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	837b      	strh	r3, [r7, #26]
 8001eac:	e036      	b.n	8001f1c <LCD_Char+0xd2>
			}
			else if (set_pixels > 0)
 8001eae:	8b7b      	ldrh	r3, [r7, #26]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d033      	beq.n	8001f1c <LCD_Char+0xd2>
			{
				TFT_Draw_Fill_Rectangle(x + (glyph -> xOffset + cur_x - set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	7e7b      	ldrb	r3, [r7, #25]
 8001ebe:	441a      	add	r2, r3
 8001ec0:	8b7b      	ldrh	r3, [r7, #26]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	fb12 f303 	smulbb	r3, r2, r3
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	89fb      	ldrh	r3, [r7, #14]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	b298      	uxth	r0, r3
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	7e3b      	ldrb	r3, [r7, #24]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	fb12 f303 	smulbb	r3, r2, r3
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	89bb      	ldrh	r3, [r7, #12]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	b299      	uxth	r1, r3
 8001ef8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	8b7a      	ldrh	r2, [r7, #26]
 8001f00:	fb12 f303 	smulbb	r3, r2, r3
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f0a:	b29c      	uxth	r4, r3
 8001f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	4623      	mov	r3, r4
 8001f14:	f7ff fafe 	bl	8001514 <TFT_Draw_Fill_Rectangle>
				set_pixels = 0;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	837b      	strh	r3, [r7, #26]
			}
			bit >>= 1;
 8001f1c:	7f3b      	ldrb	r3, [r7, #28]
 8001f1e:	085b      	lsrs	r3, r3, #1
 8001f20:	773b      	strb	r3, [r7, #28]
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 8001f22:	7e7b      	ldrb	r3, [r7, #25]
 8001f24:	3301      	adds	r3, #1
 8001f26:	767b      	strb	r3, [r7, #25]
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	789b      	ldrb	r3, [r3, #2]
 8001f2c:	7e7a      	ldrb	r2, [r7, #25]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d3a6      	bcc.n	8001e80 <LCD_Char+0x36>
		}
		if (set_pixels > 0)
 8001f32:	8b7b      	ldrh	r3, [r7, #26]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d033      	beq.n	8001fa0 <LCD_Char+0x156>
		{
			TFT_Draw_Fill_Rectangle(x + (glyph -> xOffset + cur_x-set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	7e7b      	ldrb	r3, [r7, #25]
 8001f42:	441a      	add	r2, r3
 8001f44:	8b7b      	ldrh	r3, [r7, #26]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	fb12 f303 	smulbb	r3, r2, r3
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	89fb      	ldrh	r3, [r7, #14]
 8001f58:	4413      	add	r3, r2
 8001f5a:	b298      	uxth	r0, r3
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8001f62:	461a      	mov	r2, r3
 8001f64:	7e3b      	ldrb	r3, [r7, #24]
 8001f66:	4413      	add	r3, r2
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	fb12 f303 	smulbb	r3, r2, r3
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	89bb      	ldrh	r3, [r7, #12]
 8001f78:	4413      	add	r3, r2
 8001f7a:	b299      	uxth	r1, r3
 8001f7c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	8b7a      	ldrh	r2, [r7, #26]
 8001f84:	fb12 f303 	smulbb	r3, r2, r3
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f8e:	b29c      	uxth	r4, r3
 8001f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	4623      	mov	r3, r4
 8001f98:	f7ff fabc 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			set_pixels = 0;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	837b      	strh	r3, [r7, #26]
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 8001fa0:	7e3b      	ldrb	r3, [r7, #24]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	763b      	strb	r3, [r7, #24]
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	78db      	ldrb	r3, [r3, #3]
 8001faa:	7e3a      	ldrb	r2, [r7, #24]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	f4ff af64 	bcc.w	8001e7a <LCD_Char+0x30>
		}
	}
}
 8001fb2:	bf00      	nop
 8001fb4:	bf00      	nop
 8001fb6:	3724      	adds	r7, #36	@ 0x24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd90      	pop	{r4, r7, pc}

08001fbc <LCD_Font>:
void LCD_Font(uint16_t x, uint16_t y, char *text, const GFXfont *p_font, uint8_t size, uint32_t color24)
{
 8001fbc:	b590      	push	{r4, r7, lr}
 8001fbe:	b08f      	sub	sp, #60	@ 0x3c
 8001fc0:	af02      	add	r7, sp, #8
 8001fc2:	60ba      	str	r2, [r7, #8]
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	81fb      	strh	r3, [r7, #14]
 8001fca:	460b      	mov	r3, r1
 8001fcc:	81bb      	strh	r3, [r7, #12]
	int16_t cursor_x = x;
 8001fce:	89fb      	ldrh	r3, [r7, #14]
 8001fd0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	int16_t cursor_y = y;
 8001fd2:	89bb      	ldrh	r3, [r7, #12]
 8001fd4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	GFXfont font;
	memcpy((&font), (p_font), (sizeof(GFXfont)));
 8001fd6:	f107 031c 	add.w	r3, r7, #28
 8001fda:	220c      	movs	r2, #12
 8001fdc:	6879      	ldr	r1, [r7, #4]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f005 f8c3 	bl	800716a <memcpy>
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8001fe8:	e056      	b.n	8002098 <LCD_Font+0xdc>
	{
		char c = text[text_pos];
 8001fea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001fec:	68ba      	ldr	r2, [r7, #8]
 8001fee:	4413      	add	r3, r2
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
		if(c == '\n')
 8001ff6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001ffa:	2b0a      	cmp	r3, #10
 8001ffc:	d10f      	bne.n	800201e <LCD_Font+0x62>
		{
			cursor_x = x;
 8001ffe:	89fb      	ldrh	r3, [r7, #14]
 8002000:	85fb      	strh	r3, [r7, #46]	@ 0x2e
			cursor_y += font.yAdvance * size;
 8002002:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002006:	461a      	mov	r2, r3
 8002008:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800200c:	b29b      	uxth	r3, r3
 800200e:	fb12 f303 	smulbb	r3, r2, r3
 8002012:	b29a      	uxth	r2, r3
 8002014:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002016:	4413      	add	r3, r2
 8002018:	b29b      	uxth	r3, r3
 800201a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800201c:	e039      	b.n	8002092 <LCD_Font+0xd6>
		}
		else if(c >= font.first && c <= font.last && c != '\r')
 800201e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002022:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8002026:	429a      	cmp	r2, r3
 8002028:	d333      	bcc.n	8002092 <LCD_Font+0xd6>
 800202a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800202e:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8002032:	429a      	cmp	r2, r3
 8002034:	d82d      	bhi.n	8002092 <LCD_Font+0xd6>
 8002036:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800203a:	2b0d      	cmp	r3, #13
 800203c:	d029      	beq.n	8002092 <LCD_Font+0xd6>
		{
			GFXglyph glyph;
			memcpy((&glyph), (&font.glyph[c - font.first]), (sizeof(GFXglyph)));
 800203e:	6a3a      	ldr	r2, [r7, #32]
 8002040:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8002044:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 8002048:	1a5b      	subs	r3, r3, r1
 800204a:	00db      	lsls	r3, r3, #3
 800204c:	18d1      	adds	r1, r2, r3
 800204e:	f107 0314 	add.w	r3, r7, #20
 8002052:	2208      	movs	r2, #8
 8002054:	4618      	mov	r0, r3
 8002056:	f005 f888 	bl	800716a <memcpy>
			LCD_Char(cursor_x, cursor_y, &glyph, &font, size, color24);
 800205a:	f107 041c 	add.w	r4, r7, #28
 800205e:	f107 0214 	add.w	r2, r7, #20
 8002062:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8002066:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 800206a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800206c:	9301      	str	r3, [sp, #4]
 800206e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8002072:	9300      	str	r3, [sp, #0]
 8002074:	4623      	mov	r3, r4
 8002076:	f7ff fee8 	bl	8001e4a <LCD_Char>
			cursor_x += glyph.xAdvance * size;
 800207a:	7e3b      	ldrb	r3, [r7, #24]
 800207c:	461a      	mov	r2, r3
 800207e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8002082:	b29b      	uxth	r3, r3
 8002084:	fb12 f303 	smulbb	r3, r2, r3
 8002088:	b29a      	uxth	r2, r3
 800208a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800208c:	4413      	add	r3, r2
 800208e:	b29b      	uxth	r3, r3
 8002090:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8002092:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002094:	3301      	adds	r3, #1
 8002096:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8002098:	8d7c      	ldrh	r4, [r7, #42]	@ 0x2a
 800209a:	68b8      	ldr	r0, [r7, #8]
 800209c:	f7fe f8e8 	bl	8000270 <strlen>
 80020a0:	4603      	mov	r3, r0
 80020a2:	429c      	cmp	r4, r3
 80020a4:	d3a1      	bcc.n	8001fea <LCD_Font+0x2e>
		}
	}
}
 80020a6:	bf00      	nop
 80020a8:	bf00      	nop
 80020aa:	3734      	adds	r7, #52	@ 0x34
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd90      	pop	{r4, r7, pc}

080020b0 <TFT_Draw_Bitmap>:
        cursor_x += glyph.xAdvance * size;
    }
}

void TFT_Draw_Bitmap(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t *bmp, uint32_t color24)
{
 80020b0:	b590      	push	{r4, r7, lr}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4604      	mov	r4, r0
 80020b8:	4608      	mov	r0, r1
 80020ba:	4611      	mov	r1, r2
 80020bc:	461a      	mov	r2, r3
 80020be:	4623      	mov	r3, r4
 80020c0:	80fb      	strh	r3, [r7, #6]
 80020c2:	4603      	mov	r3, r0
 80020c4:	80bb      	strh	r3, [r7, #4]
 80020c6:	460b      	mov	r3, r1
 80020c8:	807b      	strh	r3, [r7, #2]
 80020ca:	4613      	mov	r3, r2
 80020cc:	803b      	strh	r3, [r7, #0]
	for (uint16_t row = 0; row < h; row++)
 80020ce:	2300      	movs	r3, #0
 80020d0:	81fb      	strh	r3, [r7, #14]
 80020d2:	e029      	b.n	8002128 <TFT_Draw_Bitmap+0x78>
		{
			for (uint16_t col = 0; col < w; col++)
 80020d4:	2300      	movs	r3, #0
 80020d6:	81bb      	strh	r3, [r7, #12]
 80020d8:	e01f      	b.n	800211a <TFT_Draw_Bitmap+0x6a>
			{
				uint16_t c = bmp[row * w + col];
 80020da:	89fb      	ldrh	r3, [r7, #14]
 80020dc:	887a      	ldrh	r2, [r7, #2]
 80020de:	fb03 f202 	mul.w	r2, r3, r2
 80020e2:	89bb      	ldrh	r3, [r7, #12]
 80020e4:	4413      	add	r3, r2
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	6a3a      	ldr	r2, [r7, #32]
 80020ea:	4413      	add	r3, r2
 80020ec:	881b      	ldrh	r3, [r3, #0]
 80020ee:	817b      	strh	r3, [r7, #10]
				if (c != 0x0000)
 80020f0:	897b      	ldrh	r3, [r7, #10]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00e      	beq.n	8002114 <TFT_Draw_Bitmap+0x64>
				{
					// Lcd_SetPixel faz: SetArea(x,x,y,y); Cmd(0x2C); Write_Data(color);
					Lcd_SetPixel(x + col, y + row, color24);
 80020f6:	88fa      	ldrh	r2, [r7, #6]
 80020f8:	89bb      	ldrh	r3, [r7, #12]
 80020fa:	4413      	add	r3, r2
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	b218      	sxth	r0, r3
 8002100:	88ba      	ldrh	r2, [r7, #4]
 8002102:	89fb      	ldrh	r3, [r7, #14]
 8002104:	4413      	add	r3, r2
 8002106:	b29b      	uxth	r3, r3
 8002108:	b21b      	sxth	r3, r3
 800210a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800210c:	b212      	sxth	r2, r2
 800210e:	4619      	mov	r1, r3
 8002110:	f7ff f80e 	bl	8001130 <Lcd_SetPixel>
			for (uint16_t col = 0; col < w; col++)
 8002114:	89bb      	ldrh	r3, [r7, #12]
 8002116:	3301      	adds	r3, #1
 8002118:	81bb      	strh	r3, [r7, #12]
 800211a:	89ba      	ldrh	r2, [r7, #12]
 800211c:	887b      	ldrh	r3, [r7, #2]
 800211e:	429a      	cmp	r2, r3
 8002120:	d3db      	bcc.n	80020da <TFT_Draw_Bitmap+0x2a>
	for (uint16_t row = 0; row < h; row++)
 8002122:	89fb      	ldrh	r3, [r7, #14]
 8002124:	3301      	adds	r3, #1
 8002126:	81fb      	strh	r3, [r7, #14]
 8002128:	89fa      	ldrh	r2, [r7, #14]
 800212a:	883b      	ldrh	r3, [r7, #0]
 800212c:	429a      	cmp	r2, r3
 800212e:	d3d1      	bcc.n	80020d4 <TFT_Draw_Bitmap+0x24>
				}
			}
		}
}
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	3714      	adds	r7, #20
 8002136:	46bd      	mov	sp, r7
 8002138:	bd90      	pop	{r4, r7, pc}
	...

0800213c <starter_Screen>:
  CONFIGURACAO_BITMAP_HEIGHT
};


void starter_Screen (void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af02      	add	r7, sp, #8
	if(ultimo_estado_menu == -1)
 8002142:	4bb4      	ldr	r3, [pc, #720]	@ (8002414 <starter_Screen+0x2d8>)
 8002144:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800214c:	d10d      	bne.n	800216a <starter_Screen+0x2e>
	{
		TFT_Clear_Screen(VIVID_BLUE);
 800214e:	f240 401f 	movw	r0, #1055	@ 0x41f
 8002152:	f7ff f961 	bl	8001418 <TFT_Clear_Screen>
		TFT_Draw_HLine(30, 45, 740, 3, WHITE);
 8002156:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	2303      	movs	r3, #3
 800215e:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8002162:	212d      	movs	r1, #45	@ 0x2d
 8002164:	201e      	movs	r0, #30
 8002166:	f7ff f97b 	bl	8001460 <TFT_Draw_HLine>
	}

	if(current_screen == 1)
 800216a:	4bab      	ldr	r3, [pc, #684]	@ (8002418 <starter_Screen+0x2dc>)
 800216c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002170:	2b01      	cmp	r3, #1
 8002172:	f040 81be 	bne.w	80024f2 <starter_Screen+0x3b6>
	{
		if(item_selected == 0)
 8002176:	4ba9      	ldr	r3, [pc, #676]	@ (800241c <starter_Screen+0x2e0>)
 8002178:	f9b3 3000 	ldrsh.w	r3, [r3]
 800217c:	2b00      	cmp	r3, #0
 800217e:	f040 8185 	bne.w	800248c <starter_Screen+0x350>
		{
			// Printar SetPoint grande na tela
			sprintf(buffer, "%d", temp);
 8002182:	4ba7      	ldr	r3, [pc, #668]	@ (8002420 <starter_Screen+0x2e4>)
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	461a      	mov	r2, r3
 8002188:	49a6      	ldr	r1, [pc, #664]	@ (8002424 <starter_Screen+0x2e8>)
 800218a:	48a7      	ldr	r0, [pc, #668]	@ (8002428 <starter_Screen+0x2ec>)
 800218c:	f004 ff08 	bl	8006fa0 <siprintf>
			LCD_Font(160, 280, buffer,_Open_Sans_Bold_128, 1, WHITE);
 8002190:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002194:	9301      	str	r3, [sp, #4]
 8002196:	2301      	movs	r3, #1
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	4ba4      	ldr	r3, [pc, #656]	@ (800242c <starter_Screen+0x2f0>)
 800219c:	4aa2      	ldr	r2, [pc, #648]	@ (8002428 <starter_Screen+0x2ec>)
 800219e:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80021a2:	20a0      	movs	r0, #160	@ 0xa0
 80021a4:	f7ff ff0a 	bl	8001fbc <LCD_Font>
			LCD_Font(320, 225, "C",_Open_Sans_Bold_48, 1, WHITE);
 80021a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021ac:	9301      	str	r3, [sp, #4]
 80021ae:	2301      	movs	r3, #1
 80021b0:	9300      	str	r3, [sp, #0]
 80021b2:	4b9f      	ldr	r3, [pc, #636]	@ (8002430 <starter_Screen+0x2f4>)
 80021b4:	4a9f      	ldr	r2, [pc, #636]	@ (8002434 <starter_Screen+0x2f8>)
 80021b6:	21e1      	movs	r1, #225	@ 0xe1
 80021b8:	f44f 70a0 	mov.w	r0, #320	@ 0x140
 80021bc:	f7ff fefe 	bl	8001fbc <LCD_Font>
			TFT_Draw_Circle(315, 185, 4, 0, 1, WHITE);
 80021c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021c4:	9301      	str	r3, [sp, #4]
 80021c6:	2301      	movs	r3, #1
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	2300      	movs	r3, #0
 80021cc:	2204      	movs	r2, #4
 80021ce:	21b9      	movs	r1, #185	@ 0xb9
 80021d0:	f240 103b 	movw	r0, #315	@ 0x13b
 80021d4:	f7ff fa4a 	bl	800166c <TFT_Draw_Circle>

			// Printar toda a parte de volume na tela
			LCD_Font(705, 90, "Volume",_Open_Sans_Bold_16, 1, GRAYISH_BLUE);
 80021d8:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 80021dc:	9301      	str	r3, [sp, #4]
 80021de:	2301      	movs	r3, #1
 80021e0:	9300      	str	r3, [sp, #0]
 80021e2:	4b95      	ldr	r3, [pc, #596]	@ (8002438 <starter_Screen+0x2fc>)
 80021e4:	4a95      	ldr	r2, [pc, #596]	@ (800243c <starter_Screen+0x300>)
 80021e6:	215a      	movs	r1, #90	@ 0x5a
 80021e8:	f240 20c1 	movw	r0, #705	@ 0x2c1
 80021ec:	f7ff fee6 	bl	8001fbc <LCD_Font>
			LCD_Font(660, 115, "Reservatorio",_Open_Sans_Bold_16, 1, GRAYISH_BLUE);
 80021f0:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 80021f4:	9301      	str	r3, [sp, #4]
 80021f6:	2301      	movs	r3, #1
 80021f8:	9300      	str	r3, [sp, #0]
 80021fa:	4b8f      	ldr	r3, [pc, #572]	@ (8002438 <starter_Screen+0x2fc>)
 80021fc:	4a90      	ldr	r2, [pc, #576]	@ (8002440 <starter_Screen+0x304>)
 80021fe:	2173      	movs	r1, #115	@ 0x73
 8002200:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8002204:	f7ff feda 	bl	8001fbc <LCD_Font>
			sprintf(buffer, "%.1f", volume_ficticio);
 8002208:	4b8e      	ldr	r3, [pc, #568]	@ (8002444 <starter_Screen+0x308>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f7fe f99b 	bl	8000548 <__aeabi_f2d>
 8002212:	4602      	mov	r2, r0
 8002214:	460b      	mov	r3, r1
 8002216:	498c      	ldr	r1, [pc, #560]	@ (8002448 <starter_Screen+0x30c>)
 8002218:	4883      	ldr	r0, [pc, #524]	@ (8002428 <starter_Screen+0x2ec>)
 800221a:	f004 fec1 	bl	8006fa0 <siprintf>
			LCD_Font(600, 155, buffer,_Open_Sans_Bold_28, 1, WHITE);
 800221e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002222:	9301      	str	r3, [sp, #4]
 8002224:	2301      	movs	r3, #1
 8002226:	9300      	str	r3, [sp, #0]
 8002228:	4b88      	ldr	r3, [pc, #544]	@ (800244c <starter_Screen+0x310>)
 800222a:	4a7f      	ldr	r2, [pc, #508]	@ (8002428 <starter_Screen+0x2ec>)
 800222c:	219b      	movs	r1, #155	@ 0x9b
 800222e:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8002232:	f7ff fec3 	bl	8001fbc <LCD_Font>
			LCD_Font(670, 155, "| 20.0",_Open_Sans_Bold_28, 1, GRAYISH_BLUE);
 8002236:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 800223a:	9301      	str	r3, [sp, #4]
 800223c:	2301      	movs	r3, #1
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	4b82      	ldr	r3, [pc, #520]	@ (800244c <starter_Screen+0x310>)
 8002242:	4a83      	ldr	r2, [pc, #524]	@ (8002450 <starter_Screen+0x314>)
 8002244:	219b      	movs	r1, #155	@ 0x9b
 8002246:	f240 209e 	movw	r0, #670	@ 0x29e
 800224a:	f7ff feb7 	bl	8001fbc <LCD_Font>
			LCD_Font(760, 155, "L",_Open_Sans_Bold_16, 1, WHITE);
 800224e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002252:	9301      	str	r3, [sp, #4]
 8002254:	2301      	movs	r3, #1
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	4b77      	ldr	r3, [pc, #476]	@ (8002438 <starter_Screen+0x2fc>)
 800225a:	4a7e      	ldr	r2, [pc, #504]	@ (8002454 <starter_Screen+0x318>)
 800225c:	219b      	movs	r1, #155	@ 0x9b
 800225e:	f44f 703e 	mov.w	r0, #760	@ 0x2f8
 8002262:	f7ff feab 	bl	8001fbc <LCD_Font>

			if(volume_ficticio >= 10.0f)
 8002266:	4b77      	ldr	r3, [pc, #476]	@ (8002444 <starter_Screen+0x308>)
 8002268:	edd3 7a00 	vldr	s15, [r3]
 800226c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002278:	db18      	blt.n	80022ac <starter_Screen+0x170>
			{
				TFT_Draw_Fill_Round_Rect(620, 175, 150, 25, 5, GREEN);
 800227a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800227e:	9301      	str	r3, [sp, #4]
 8002280:	2305      	movs	r3, #5
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	2319      	movs	r3, #25
 8002286:	2296      	movs	r2, #150	@ 0x96
 8002288:	21af      	movs	r1, #175	@ 0xaf
 800228a:	f44f 701b 	mov.w	r0, #620	@ 0x26c
 800228e:	f7ff fd7b 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				LCD_Font(658, 191, "nivel bom",_Open_Sans_Bold_14, 1, VIVID_BLUE);
 8002292:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002296:	9301      	str	r3, [sp, #4]
 8002298:	2301      	movs	r3, #1
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	4b6e      	ldr	r3, [pc, #440]	@ (8002458 <starter_Screen+0x31c>)
 800229e:	4a6f      	ldr	r2, [pc, #444]	@ (800245c <starter_Screen+0x320>)
 80022a0:	21bf      	movs	r1, #191	@ 0xbf
 80022a2:	f240 2092 	movw	r0, #658	@ 0x292
 80022a6:	f7ff fe89 	bl	8001fbc <LCD_Font>
 80022aa:	e044      	b.n	8002336 <starter_Screen+0x1fa>
			}
			else if(volume_ficticio > 5.0f && volume_ficticio < 10.0f)
 80022ac:	4b65      	ldr	r3, [pc, #404]	@ (8002444 <starter_Screen+0x308>)
 80022ae:	edd3 7a00 	vldr	s15, [r3]
 80022b2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80022b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022be:	dd22      	ble.n	8002306 <starter_Screen+0x1ca>
 80022c0:	4b60      	ldr	r3, [pc, #384]	@ (8002444 <starter_Screen+0x308>)
 80022c2:	edd3 7a00 	vldr	s15, [r3]
 80022c6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80022ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d2:	d518      	bpl.n	8002306 <starter_Screen+0x1ca>
			{
				TFT_Draw_Fill_Round_Rect(620, 175, 150, 25, 5, YELLOW);
 80022d4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80022d8:	9301      	str	r3, [sp, #4]
 80022da:	2305      	movs	r3, #5
 80022dc:	9300      	str	r3, [sp, #0]
 80022de:	2319      	movs	r3, #25
 80022e0:	2296      	movs	r2, #150	@ 0x96
 80022e2:	21af      	movs	r1, #175	@ 0xaf
 80022e4:	f44f 701b 	mov.w	r0, #620	@ 0x26c
 80022e8:	f7ff fd4e 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				LCD_Font(655, 191, "nivel baixo",_Open_Sans_Bold_14, 1, VIVID_BLUE);
 80022ec:	f240 431f 	movw	r3, #1055	@ 0x41f
 80022f0:	9301      	str	r3, [sp, #4]
 80022f2:	2301      	movs	r3, #1
 80022f4:	9300      	str	r3, [sp, #0]
 80022f6:	4b58      	ldr	r3, [pc, #352]	@ (8002458 <starter_Screen+0x31c>)
 80022f8:	4a59      	ldr	r2, [pc, #356]	@ (8002460 <starter_Screen+0x324>)
 80022fa:	21bf      	movs	r1, #191	@ 0xbf
 80022fc:	f240 208f 	movw	r0, #655	@ 0x28f
 8002300:	f7ff fe5c 	bl	8001fbc <LCD_Font>
 8002304:	e017      	b.n	8002336 <starter_Screen+0x1fa>
			}
			else
			{
				TFT_Draw_Fill_Round_Rect(620, 175, 150, 25, 5, RED);
 8002306:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800230a:	9301      	str	r3, [sp, #4]
 800230c:	2305      	movs	r3, #5
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	2319      	movs	r3, #25
 8002312:	2296      	movs	r2, #150	@ 0x96
 8002314:	21af      	movs	r1, #175	@ 0xaf
 8002316:	f44f 701b 	mov.w	r0, #620	@ 0x26c
 800231a:	f7ff fd35 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				LCD_Font(630, 191, "nivel insuficiente",_Open_Sans_Bold_14, 1, VIVID_BLUE);
 800231e:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002322:	9301      	str	r3, [sp, #4]
 8002324:	2301      	movs	r3, #1
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	4b4b      	ldr	r3, [pc, #300]	@ (8002458 <starter_Screen+0x31c>)
 800232a:	4a4e      	ldr	r2, [pc, #312]	@ (8002464 <starter_Screen+0x328>)
 800232c:	21bf      	movs	r1, #191	@ 0xbf
 800232e:	f240 2076 	movw	r0, #630	@ 0x276
 8002332:	f7ff fe43 	bl	8001fbc <LCD_Font>
			}

			// Printar todos os 3 ícones apagados no início da tela
			TFT_Draw_Bitmap(595, 237, BANHO_PRONTO_WIDTH, BANHO_PRONTO_HEIGHT, banho_pronto_bitmap, GRAYISH_BLUE);
 8002336:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 800233a:	9301      	str	r3, [sp, #4]
 800233c:	4b4a      	ldr	r3, [pc, #296]	@ (8002468 <starter_Screen+0x32c>)
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	231b      	movs	r3, #27
 8002342:	2218      	movs	r2, #24
 8002344:	21ed      	movs	r1, #237	@ 0xed
 8002346:	f240 2053 	movw	r0, #595	@ 0x253
 800234a:	f7ff feb1 	bl	80020b0 <TFT_Draw_Bitmap>
			LCD_Font(635, 257, "Banho Pronto",_Open_Sans_Bold_16, 1, GRAYISH_BLUE);
 800234e:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	2301      	movs	r3, #1
 8002356:	9300      	str	r3, [sp, #0]
 8002358:	4b37      	ldr	r3, [pc, #220]	@ (8002438 <starter_Screen+0x2fc>)
 800235a:	4a44      	ldr	r2, [pc, #272]	@ (800246c <starter_Screen+0x330>)
 800235c:	f240 1101 	movw	r1, #257	@ 0x101
 8002360:	f240 207b 	movw	r0, #635	@ 0x27b
 8002364:	f7ff fe2a 	bl	8001fbc <LCD_Font>
			sprintf(buffer, "%d|25", temp);
 8002368:	4b2d      	ldr	r3, [pc, #180]	@ (8002420 <starter_Screen+0x2e4>)
 800236a:	881b      	ldrh	r3, [r3, #0]
 800236c:	461a      	mov	r2, r3
 800236e:	4940      	ldr	r1, [pc, #256]	@ (8002470 <starter_Screen+0x334>)
 8002370:	482d      	ldr	r0, [pc, #180]	@ (8002428 <starter_Screen+0x2ec>)
 8002372:	f004 fe15 	bl	8006fa0 <siprintf>
			LCD_Font(551, 310, buffer, _Open_Sans_Bold_24, 1, GRAYISH_BLUE);
 8002376:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	2301      	movs	r3, #1
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	4b3c      	ldr	r3, [pc, #240]	@ (8002474 <starter_Screen+0x338>)
 8002382:	4a29      	ldr	r2, [pc, #164]	@ (8002428 <starter_Screen+0x2ec>)
 8002384:	f44f 719b 	mov.w	r1, #310	@ 0x136
 8002388:	f240 2027 	movw	r0, #551	@ 0x227
 800238c:	f7ff fe16 	bl	8001fbc <LCD_Font>
			LCD_Font(631, 307, "c", _Open_Sans_Bold_18, 1, GRAYISH_BLUE);
 8002390:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 8002394:	9301      	str	r3, [sp, #4]
 8002396:	2301      	movs	r3, #1
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	4b37      	ldr	r3, [pc, #220]	@ (8002478 <starter_Screen+0x33c>)
 800239c:	4a37      	ldr	r2, [pc, #220]	@ (800247c <starter_Screen+0x340>)
 800239e:	f240 1133 	movw	r1, #307	@ 0x133
 80023a2:	f240 2077 	movw	r0, #631	@ 0x277
 80023a6:	f7ff fe09 	bl	8001fbc <LCD_Font>
			TFT_Draw_Circle(629, 293, 2, 0, 1, GRAYISH_BLUE);
 80023aa:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 80023ae:	9301      	str	r3, [sp, #4]
 80023b0:	2301      	movs	r3, #1
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	2300      	movs	r3, #0
 80023b6:	2202      	movs	r2, #2
 80023b8:	f240 1125 	movw	r1, #293	@ 0x125
 80023bc:	f240 2075 	movw	r0, #629	@ 0x275
 80023c0:	f7ff f954 	bl	800166c <TFT_Draw_Circle>
			LCD_Font(661, 307, "Aquecendo",_Open_Sans_Bold_16, 1, GRAYISH_BLUE);
 80023c4:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	2301      	movs	r3, #1
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002438 <starter_Screen+0x2fc>)
 80023d0:	4a2b      	ldr	r2, [pc, #172]	@ (8002480 <starter_Screen+0x344>)
 80023d2:	f240 1133 	movw	r1, #307	@ 0x133
 80023d6:	f240 2095 	movw	r0, #661	@ 0x295
 80023da:	f7ff fdef 	bl	8001fbc <LCD_Font>
			TFT_Draw_Bitmap(603, 337, RECIRCULACAO_WIDTH, RECIRCULACAO_HEIGHT, recirculacao_bitmap, GRAYISH_BLUE);
 80023de:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 80023e2:	9301      	str	r3, [sp, #4]
 80023e4:	4b27      	ldr	r3, [pc, #156]	@ (8002484 <starter_Screen+0x348>)
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	231b      	movs	r3, #27
 80023ea:	2215      	movs	r2, #21
 80023ec:	f240 1151 	movw	r1, #337	@ 0x151
 80023f0:	f240 205b 	movw	r0, #603	@ 0x25b
 80023f4:	f7ff fe5c 	bl	80020b0 <TFT_Draw_Bitmap>
			LCD_Font(643, 357, "Recirculando",_Open_Sans_Bold_16, 1, GRAYISH_BLUE);
 80023f8:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	2301      	movs	r3, #1
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	4b0d      	ldr	r3, [pc, #52]	@ (8002438 <starter_Screen+0x2fc>)
 8002404:	4a20      	ldr	r2, [pc, #128]	@ (8002488 <starter_Screen+0x34c>)
 8002406:	f240 1165 	movw	r1, #357	@ 0x165
 800240a:	f240 2083 	movw	r0, #643	@ 0x283
 800240e:	f7ff fdd5 	bl	8001fbc <LCD_Font>
			TFT_Draw_VLine(400, 180, 110, 2, WHITE);
			LCD_Font(440, 280, "20.0", _Open_Sans_Bold_128, 1, GRAYISH_BLUE);

		}
	}
}
 8002412:	e06e      	b.n	80024f2 <starter_Screen+0x3b6>
 8002414:	20000050 	.word	0x20000050
 8002418:	20000260 	.word	0x20000260
 800241c:	20000262 	.word	0x20000262
 8002420:	2000005c 	.word	0x2000005c
 8002424:	0800a840 	.word	0x0800a840
 8002428:	20000298 	.word	0x20000298
 800242c:	0801f3a0 	.word	0x0801f3a0
 8002430:	08010058 	.word	0x08010058
 8002434:	0800a844 	.word	0x0800a844
 8002438:	0800b77c 	.word	0x0800b77c
 800243c:	0800a848 	.word	0x0800a848
 8002440:	0800a850 	.word	0x0800a850
 8002444:	20000058 	.word	0x20000058
 8002448:	0800a860 	.word	0x0800a860
 800244c:	0800daec 	.word	0x0800daec
 8002450:	0800a868 	.word	0x0800a868
 8002454:	0800a870 	.word	0x0800a870
 8002458:	0800aff8 	.word	0x0800aff8
 800245c:	0800a874 	.word	0x0800a874
 8002460:	0800a880 	.word	0x0800a880
 8002464:	0800a88c 	.word	0x0800a88c
 8002468:	080211d8 	.word	0x080211d8
 800246c:	0800a8a0 	.word	0x0800a8a0
 8002470:	0800a8b0 	.word	0x0800a8b0
 8002474:	0800cbd4 	.word	0x0800cbd4
 8002478:	0800bfb8 	.word	0x0800bfb8
 800247c:	0800a8b8 	.word	0x0800a8b8
 8002480:	0800a8bc 	.word	0x0800a8bc
 8002484:	08020d68 	.word	0x08020d68
 8002488:	0800a8c8 	.word	0x0800a8c8
		else if(item_selected == 1)
 800248c:	4b1a      	ldr	r3, [pc, #104]	@ (80024f8 <starter_Screen+0x3bc>)
 800248e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d12d      	bne.n	80024f2 <starter_Screen+0x3b6>
			sprintf(buffer, "%.1f", volume_ficticio);
 8002496:	4b19      	ldr	r3, [pc, #100]	@ (80024fc <starter_Screen+0x3c0>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f7fe f854 	bl	8000548 <__aeabi_f2d>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	4916      	ldr	r1, [pc, #88]	@ (8002500 <starter_Screen+0x3c4>)
 80024a6:	4817      	ldr	r0, [pc, #92]	@ (8002504 <starter_Screen+0x3c8>)
 80024a8:	f004 fd7a 	bl	8006fa0 <siprintf>
			LCD_Font(100, 280, buffer, _Open_Sans_Bold_128, 1, WHITE);
 80024ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024b0:	9301      	str	r3, [sp, #4]
 80024b2:	2301      	movs	r3, #1
 80024b4:	9300      	str	r3, [sp, #0]
 80024b6:	4b14      	ldr	r3, [pc, #80]	@ (8002508 <starter_Screen+0x3cc>)
 80024b8:	4a12      	ldr	r2, [pc, #72]	@ (8002504 <starter_Screen+0x3c8>)
 80024ba:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80024be:	2064      	movs	r0, #100	@ 0x64
 80024c0:	f7ff fd7c 	bl	8001fbc <LCD_Font>
			TFT_Draw_VLine(400, 180, 110, 2, WHITE);
 80024c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	2302      	movs	r3, #2
 80024cc:	226e      	movs	r2, #110	@ 0x6e
 80024ce:	21b4      	movs	r1, #180	@ 0xb4
 80024d0:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80024d4:	f7fe fff1 	bl	80014ba <TFT_Draw_VLine>
			LCD_Font(440, 280, "20.0", _Open_Sans_Bold_128, 1, GRAYISH_BLUE);
 80024d8:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 80024dc:	9301      	str	r3, [sp, #4]
 80024de:	2301      	movs	r3, #1
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	4b09      	ldr	r3, [pc, #36]	@ (8002508 <starter_Screen+0x3cc>)
 80024e4:	4a09      	ldr	r2, [pc, #36]	@ (800250c <starter_Screen+0x3d0>)
 80024e6:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80024ea:	f44f 70dc 	mov.w	r0, #440	@ 0x1b8
 80024ee:	f7ff fd65 	bl	8001fbc <LCD_Font>
}
 80024f2:	bf00      	nop
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	20000262 	.word	0x20000262
 80024fc:	20000058 	.word	0x20000058
 8002500:	0800a860 	.word	0x0800a860
 8002504:	20000298 	.word	0x20000298
 8002508:	0801f3a0 	.word	0x0801f3a0
 800250c:	0800a8d8 	.word	0x0800a8d8

08002510 <home_screen>:

void home_screen(void) {
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af04      	add	r7, sp, #16
	TFT_Draw_Round_Rect(30, 90, 740, 65, 10, 1, WHITE);
 8002516:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800251a:	9302      	str	r3, [sp, #8]
 800251c:	2301      	movs	r3, #1
 800251e:	9301      	str	r3, [sp, #4]
 8002520:	230a      	movs	r3, #10
 8002522:	9300      	str	r3, [sp, #0]
 8002524:	2341      	movs	r3, #65	@ 0x41
 8002526:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800252a:	215a      	movs	r1, #90	@ 0x5a
 800252c:	201e      	movs	r0, #30
 800252e:	f7ff fab8 	bl	8001aa2 <TFT_Draw_Round_Rect>
	TFT_Draw_Round_Rect(30, 165, 740, 65, 10, 1, WHITE);
 8002532:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002536:	9302      	str	r3, [sp, #8]
 8002538:	2301      	movs	r3, #1
 800253a:	9301      	str	r3, [sp, #4]
 800253c:	230a      	movs	r3, #10
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	2341      	movs	r3, #65	@ 0x41
 8002542:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8002546:	21a5      	movs	r1, #165	@ 0xa5
 8002548:	201e      	movs	r0, #30
 800254a:	f7ff faaa 	bl	8001aa2 <TFT_Draw_Round_Rect>
	TFT_Draw_Round_Rect(30, 240, 740, 65, 10, 1, WHITE);
 800254e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002552:	9302      	str	r3, [sp, #8]
 8002554:	2301      	movs	r3, #1
 8002556:	9301      	str	r3, [sp, #4]
 8002558:	230a      	movs	r3, #10
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	2341      	movs	r3, #65	@ 0x41
 800255e:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8002562:	21f0      	movs	r1, #240	@ 0xf0
 8002564:	201e      	movs	r0, #30
 8002566:	f7ff fa9c 	bl	8001aa2 <TFT_Draw_Round_Rect>
	TFT_Draw_Round_Rect(30, 315, 740, 65, 10, 1, WHITE);
 800256a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800256e:	9302      	str	r3, [sp, #8]
 8002570:	2301      	movs	r3, #1
 8002572:	9301      	str	r3, [sp, #4]
 8002574:	230a      	movs	r3, #10
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	2341      	movs	r3, #65	@ 0x41
 800257a:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800257e:	f240 113b 	movw	r1, #315	@ 0x13b
 8002582:	201e      	movs	r0, #30
 8002584:	f7ff fa8d 	bl	8001aa2 <TFT_Draw_Round_Rect>

	// Escreve os 4 modos nas suas devidas posições
	LCD_Font(140, 130, menu_items[0], _Open_Sans_Bold_24, 1, WHITE);
 8002588:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800258c:	9301      	str	r3, [sp, #4]
 800258e:	2301      	movs	r3, #1
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	4b2c      	ldr	r3, [pc, #176]	@ (8002644 <home_screen+0x134>)
 8002594:	4a2c      	ldr	r2, [pc, #176]	@ (8002648 <home_screen+0x138>)
 8002596:	2182      	movs	r1, #130	@ 0x82
 8002598:	208c      	movs	r0, #140	@ 0x8c
 800259a:	f7ff fd0f 	bl	8001fbc <LCD_Font>
	LCD_Font(140, 205, menu_items[1], _Open_Sans_Bold_24, 1, WHITE);
 800259e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025a2:	9301      	str	r3, [sp, #4]
 80025a4:	2301      	movs	r3, #1
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	4b26      	ldr	r3, [pc, #152]	@ (8002644 <home_screen+0x134>)
 80025aa:	4a28      	ldr	r2, [pc, #160]	@ (800264c <home_screen+0x13c>)
 80025ac:	21cd      	movs	r1, #205	@ 0xcd
 80025ae:	208c      	movs	r0, #140	@ 0x8c
 80025b0:	f7ff fd04 	bl	8001fbc <LCD_Font>
	LCD_Font(140, 280, menu_items[2], _Open_Sans_Bold_24, 1, WHITE);
 80025b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025b8:	9301      	str	r3, [sp, #4]
 80025ba:	2301      	movs	r3, #1
 80025bc:	9300      	str	r3, [sp, #0]
 80025be:	4b21      	ldr	r3, [pc, #132]	@ (8002644 <home_screen+0x134>)
 80025c0:	4a23      	ldr	r2, [pc, #140]	@ (8002650 <home_screen+0x140>)
 80025c2:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80025c6:	208c      	movs	r0, #140	@ 0x8c
 80025c8:	f7ff fcf8 	bl	8001fbc <LCD_Font>
	LCD_Font(140, 355, menu_items[3], _Open_Sans_Bold_24, 1, WHITE);
 80025cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025d0:	9301      	str	r3, [sp, #4]
 80025d2:	2301      	movs	r3, #1
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002644 <home_screen+0x134>)
 80025d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002654 <home_screen+0x144>)
 80025da:	f240 1163 	movw	r1, #355	@ 0x163
 80025de:	208c      	movs	r0, #140	@ 0x8c
 80025e0:	f7ff fcec 	bl	8001fbc <LCD_Font>

	TFT_Draw_Bitmap(70, 105, BANHO_BITMAP_WIDTH, BANHO_BITMAP_HEIGHT, banho_bitmap, WHITE);
 80025e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025e8:	9301      	str	r3, [sp, #4]
 80025ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002658 <home_screen+0x148>)
 80025ec:	9300      	str	r3, [sp, #0]
 80025ee:	2318      	movs	r3, #24
 80025f0:	2212      	movs	r2, #18
 80025f2:	2169      	movs	r1, #105	@ 0x69
 80025f4:	2046      	movs	r0, #70	@ 0x46
 80025f6:	f7ff fd5b 	bl	80020b0 <TFT_Draw_Bitmap>
	TFT_Draw_Bitmap(70, 180, ABASTECIMENTO_BITMAP_WIDTH, ABASTECIMENTO_BITMAP_HEIGHT, abastecimento_bitmap, WHITE);
 80025fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025fe:	9301      	str	r3, [sp, #4]
 8002600:	4b16      	ldr	r3, [pc, #88]	@ (800265c <home_screen+0x14c>)
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	2318      	movs	r3, #24
 8002606:	2217      	movs	r2, #23
 8002608:	21b4      	movs	r1, #180	@ 0xb4
 800260a:	2046      	movs	r0, #70	@ 0x46
 800260c:	f7ff fd50 	bl	80020b0 <TFT_Draw_Bitmap>
	TFT_Draw_Bitmap(70, 255, DRENAGEM_BITMAP_WIDTH, DRENAGEM_BITMAP_HEIGHT, drenagem_bitmap, WHITE);
 8002610:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002614:	9301      	str	r3, [sp, #4]
 8002616:	4b12      	ldr	r3, [pc, #72]	@ (8002660 <home_screen+0x150>)
 8002618:	9300      	str	r3, [sp, #0]
 800261a:	2318      	movs	r3, #24
 800261c:	2212      	movs	r2, #18
 800261e:	21ff      	movs	r1, #255	@ 0xff
 8002620:	2046      	movs	r0, #70	@ 0x46
 8002622:	f7ff fd45 	bl	80020b0 <TFT_Draw_Bitmap>
	TFT_Draw_Bitmap(70, 330, CONFIGURACAO_BITMAP_WIDTH, CONFIGURACAO_BITMAP_HEIGHT, configuracao_bitmap, WHITE);
 8002626:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800262a:	9301      	str	r3, [sp, #4]
 800262c:	4b0d      	ldr	r3, [pc, #52]	@ (8002664 <home_screen+0x154>)
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	231a      	movs	r3, #26
 8002632:	2216      	movs	r2, #22
 8002634:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8002638:	2046      	movs	r0, #70	@ 0x46
 800263a:	f7ff fd39 	bl	80020b0 <TFT_Draw_Bitmap>
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	0800cbd4 	.word	0x0800cbd4
 8002648:	20000000 	.word	0x20000000
 800264c:	20000014 	.word	0x20000014
 8002650:	20000028 	.word	0x20000028
 8002654:	2000003c 	.word	0x2000003c
 8002658:	0801fde0 	.word	0x0801fde0
 800265c:	08020140 	.word	0x08020140
 8002660:	08020590 	.word	0x08020590
 8002664:	080208f0 	.word	0x080208f0

08002668 <atualiza_Cursor>:

void atualiza_Cursor (void)
{
 8002668:	b590      	push	{r4, r7, lr}
 800266a:	b085      	sub	sp, #20
 800266c:	af02      	add	r7, sp, #8
	// Inserir o Cursor na primeira iteração
	if(ultimo_item_selecionado == -1)
 800266e:	4ba7      	ldr	r3, [pc, #668]	@ (800290c <atualiza_Cursor+0x2a4>)
 8002670:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002678:	d124      	bne.n	80026c4 <atualiza_Cursor+0x5c>
	{
		TFT_Draw_Fill_Round_Rect(31, 91, 738, 63, 6, WHITE);
 800267a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800267e:	9301      	str	r3, [sp, #4]
 8002680:	2306      	movs	r3, #6
 8002682:	9300      	str	r3, [sp, #0]
 8002684:	233f      	movs	r3, #63	@ 0x3f
 8002686:	f240 22e2 	movw	r2, #738	@ 0x2e2
 800268a:	215b      	movs	r1, #91	@ 0x5b
 800268c:	201f      	movs	r0, #31
 800268e:	f7ff fb7b 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
		LCD_Font(140, 130, menu_items[0], _Open_Sans_Bold_24, 1, VIVID_BLUE);
 8002692:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002696:	9301      	str	r3, [sp, #4]
 8002698:	2301      	movs	r3, #1
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	4b9c      	ldr	r3, [pc, #624]	@ (8002910 <atualiza_Cursor+0x2a8>)
 800269e:	4a9d      	ldr	r2, [pc, #628]	@ (8002914 <atualiza_Cursor+0x2ac>)
 80026a0:	2182      	movs	r1, #130	@ 0x82
 80026a2:	208c      	movs	r0, #140	@ 0x8c
 80026a4:	f7ff fc8a 	bl	8001fbc <LCD_Font>
		TFT_Draw_Bitmap(70, 105, BANHO_BITMAP_WIDTH, BANHO_BITMAP_HEIGHT, banho_bitmap, VIVID_BLUE);
 80026a8:	f240 431f 	movw	r3, #1055	@ 0x41f
 80026ac:	9301      	str	r3, [sp, #4]
 80026ae:	4b9a      	ldr	r3, [pc, #616]	@ (8002918 <atualiza_Cursor+0x2b0>)
 80026b0:	9300      	str	r3, [sp, #0]
 80026b2:	2318      	movs	r3, #24
 80026b4:	2212      	movs	r2, #18
 80026b6:	2169      	movs	r1, #105	@ 0x69
 80026b8:	2046      	movs	r0, #70	@ 0x46
 80026ba:	f7ff fcf9 	bl	80020b0 <TFT_Draw_Bitmap>
		ultimo_item_selecionado = 0;
 80026be:	4b93      	ldr	r3, [pc, #588]	@ (800290c <atualiza_Cursor+0x2a4>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	801a      	strh	r2, [r3, #0]

	}

	// Inserir o cursor após a troca de tela
	if(ultimo_estado_menu != current_screen && ultimo_estado_menu != 0)
 80026c4:	4b95      	ldr	r3, [pc, #596]	@ (800291c <atualiza_Cursor+0x2b4>)
 80026c6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80026ca:	4b95      	ldr	r3, [pc, #596]	@ (8002920 <atualiza_Cursor+0x2b8>)
 80026cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d06b      	beq.n	80027ac <atualiza_Cursor+0x144>
 80026d4:	4b91      	ldr	r3, [pc, #580]	@ (800291c <atualiza_Cursor+0x2b4>)
 80026d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d066      	beq.n	80027ac <atualiza_Cursor+0x144>
	{
		ultimo_estado_menu = current_screen;
 80026de:	4b90      	ldr	r3, [pc, #576]	@ (8002920 <atualiza_Cursor+0x2b8>)
 80026e0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80026e4:	4b8d      	ldr	r3, [pc, #564]	@ (800291c <atualiza_Cursor+0x2b4>)
 80026e6:	801a      	strh	r2, [r3, #0]
		TFT_Draw_Fill_Round_Rect(31, (item_selected * (65 + 10)) + 91, 738, 63, 8, WHITE);
 80026e8:	4b8e      	ldr	r3, [pc, #568]	@ (8002924 <atualiza_Cursor+0x2bc>)
 80026ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	461a      	mov	r2, r3
 80026f2:	0092      	lsls	r2, r2, #2
 80026f4:	4413      	add	r3, r2
 80026f6:	461a      	mov	r2, r3
 80026f8:	0112      	lsls	r2, r2, #4
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	335b      	adds	r3, #91	@ 0x5b
 8002700:	b299      	uxth	r1, r3
 8002702:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002706:	9301      	str	r3, [sp, #4]
 8002708:	2308      	movs	r3, #8
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	233f      	movs	r3, #63	@ 0x3f
 800270e:	f240 22e2 	movw	r2, #738	@ 0x2e2
 8002712:	201f      	movs	r0, #31
 8002714:	f7ff fb38 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
		LCD_Font(140, (item_selected * (65 + 10)) + 131, menu_items[item_selected], _Open_Sans_Bold_24, 1, VIVID_BLUE);
 8002718:	4b82      	ldr	r3, [pc, #520]	@ (8002924 <atualiza_Cursor+0x2bc>)
 800271a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800271e:	b29b      	uxth	r3, r3
 8002720:	461a      	mov	r2, r3
 8002722:	0092      	lsls	r2, r2, #2
 8002724:	4413      	add	r3, r2
 8002726:	461a      	mov	r2, r3
 8002728:	0112      	lsls	r2, r2, #4
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	b29b      	uxth	r3, r3
 800272e:	3383      	adds	r3, #131	@ 0x83
 8002730:	b299      	uxth	r1, r3
 8002732:	4b7c      	ldr	r3, [pc, #496]	@ (8002924 <atualiza_Cursor+0x2bc>)
 8002734:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002738:	461a      	mov	r2, r3
 800273a:	4613      	mov	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4a74      	ldr	r2, [pc, #464]	@ (8002914 <atualiza_Cursor+0x2ac>)
 8002744:	441a      	add	r2, r3
 8002746:	f240 431f 	movw	r3, #1055	@ 0x41f
 800274a:	9301      	str	r3, [sp, #4]
 800274c:	2301      	movs	r3, #1
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	4b6f      	ldr	r3, [pc, #444]	@ (8002910 <atualiza_Cursor+0x2a8>)
 8002752:	208c      	movs	r0, #140	@ 0x8c
 8002754:	f7ff fc32 	bl	8001fbc <LCD_Font>
		TFT_Draw_Bitmap(70, (item_selected * (65 + 10)) + 105, bitmap_w[item_selected], bitmap_h[item_selected], bitmap_icons[item_selected], VIVID_BLUE);
 8002758:	4b72      	ldr	r3, [pc, #456]	@ (8002924 <atualiza_Cursor+0x2bc>)
 800275a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800275e:	b29b      	uxth	r3, r3
 8002760:	461a      	mov	r2, r3
 8002762:	0092      	lsls	r2, r2, #2
 8002764:	4413      	add	r3, r2
 8002766:	461a      	mov	r2, r3
 8002768:	0112      	lsls	r2, r2, #4
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	b29b      	uxth	r3, r3
 800276e:	3369      	adds	r3, #105	@ 0x69
 8002770:	b299      	uxth	r1, r3
 8002772:	4b6c      	ldr	r3, [pc, #432]	@ (8002924 <atualiza_Cursor+0x2bc>)
 8002774:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002778:	461a      	mov	r2, r3
 800277a:	4b6b      	ldr	r3, [pc, #428]	@ (8002928 <atualiza_Cursor+0x2c0>)
 800277c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002780:	4b68      	ldr	r3, [pc, #416]	@ (8002924 <atualiza_Cursor+0x2bc>)
 8002782:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002786:	4618      	mov	r0, r3
 8002788:	4b68      	ldr	r3, [pc, #416]	@ (800292c <atualiza_Cursor+0x2c4>)
 800278a:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 800278e:	4b65      	ldr	r3, [pc, #404]	@ (8002924 <atualiza_Cursor+0x2bc>)
 8002790:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002794:	461c      	mov	r4, r3
 8002796:	4b66      	ldr	r3, [pc, #408]	@ (8002930 <atualiza_Cursor+0x2c8>)
 8002798:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800279c:	f240 441f 	movw	r4, #1055	@ 0x41f
 80027a0:	9401      	str	r4, [sp, #4]
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	4603      	mov	r3, r0
 80027a6:	2046      	movs	r0, #70	@ 0x46
 80027a8:	f7ff fc82 	bl	80020b0 <TFT_Draw_Bitmap>
	}

	// Verifica se a variável item_selecionado mudou = a posição do cursor deve mudar para a nova posição
	if (ultimo_item_selecionado != item_selected)
 80027ac:	4b57      	ldr	r3, [pc, #348]	@ (800290c <atualiza_Cursor+0x2a4>)
 80027ae:	f9b3 2000 	ldrsh.w	r2, [r3]
 80027b2:	4b5c      	ldr	r3, [pc, #368]	@ (8002924 <atualiza_Cursor+0x2bc>)
 80027b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	f000 80a3 	beq.w	8002904 <atualiza_Cursor+0x29c>
	{
		uint16_t y_old = (ultimo_item_selecionado*(65+10)) + 110;
 80027be:	4b53      	ldr	r3, [pc, #332]	@ (800290c <atualiza_Cursor+0x2a4>)
 80027c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	461a      	mov	r2, r3
 80027c8:	0092      	lsls	r2, r2, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	461a      	mov	r2, r3
 80027ce:	0112      	lsls	r2, r2, #4
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	336e      	adds	r3, #110	@ 0x6e
 80027d6:	80fb      	strh	r3, [r7, #6]
		uint16_t y_new = (item_selected*(65+10)) + 110;
 80027d8:	4b52      	ldr	r3, [pc, #328]	@ (8002924 <atualiza_Cursor+0x2bc>)
 80027da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027de:	b29b      	uxth	r3, r3
 80027e0:	461a      	mov	r2, r3
 80027e2:	0092      	lsls	r2, r2, #2
 80027e4:	4413      	add	r3, r2
 80027e6:	461a      	mov	r2, r3
 80027e8:	0112      	lsls	r2, r2, #4
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	336e      	adds	r3, #110	@ 0x6e
 80027f0:	80bb      	strh	r3, [r7, #4]

		// Escreve os antigos cursores com branco para não precisar apagar a tela totalmente
		TFT_Draw_Fill_Round_Rect(31, y_old-19, 738, 63, 8, VIVID_BLUE);
 80027f2:	88fb      	ldrh	r3, [r7, #6]
 80027f4:	3b13      	subs	r3, #19
 80027f6:	b299      	uxth	r1, r3
 80027f8:	f240 431f 	movw	r3, #1055	@ 0x41f
 80027fc:	9301      	str	r3, [sp, #4]
 80027fe:	2308      	movs	r3, #8
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	233f      	movs	r3, #63	@ 0x3f
 8002804:	f240 22e2 	movw	r2, #738	@ 0x2e2
 8002808:	201f      	movs	r0, #31
 800280a:	f7ff fabd 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
		LCD_Font(140, y_old+21, menu_items[ultimo_item_selecionado], _Open_Sans_Bold_24, 1, WHITE);
 800280e:	88fb      	ldrh	r3, [r7, #6]
 8002810:	3315      	adds	r3, #21
 8002812:	b299      	uxth	r1, r3
 8002814:	4b3d      	ldr	r3, [pc, #244]	@ (800290c <atualiza_Cursor+0x2a4>)
 8002816:	f9b3 3000 	ldrsh.w	r3, [r3]
 800281a:	461a      	mov	r2, r3
 800281c:	4613      	mov	r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	4413      	add	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4a3b      	ldr	r2, [pc, #236]	@ (8002914 <atualiza_Cursor+0x2ac>)
 8002826:	441a      	add	r2, r3
 8002828:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800282c:	9301      	str	r3, [sp, #4]
 800282e:	2301      	movs	r3, #1
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	4b37      	ldr	r3, [pc, #220]	@ (8002910 <atualiza_Cursor+0x2a8>)
 8002834:	208c      	movs	r0, #140	@ 0x8c
 8002836:	f7ff fbc1 	bl	8001fbc <LCD_Font>
		TFT_Draw_Bitmap(70, y_old, bitmap_w[ultimo_item_selecionado], bitmap_h[ultimo_item_selecionado], bitmap_icons[ultimo_item_selecionado], WHITE);
 800283a:	4b34      	ldr	r3, [pc, #208]	@ (800290c <atualiza_Cursor+0x2a4>)
 800283c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002840:	461a      	mov	r2, r3
 8002842:	4b39      	ldr	r3, [pc, #228]	@ (8002928 <atualiza_Cursor+0x2c0>)
 8002844:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002848:	4b30      	ldr	r3, [pc, #192]	@ (800290c <atualiza_Cursor+0x2a4>)
 800284a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800284e:	4619      	mov	r1, r3
 8002850:	4b36      	ldr	r3, [pc, #216]	@ (800292c <atualiza_Cursor+0x2c4>)
 8002852:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8002856:	4b2d      	ldr	r3, [pc, #180]	@ (800290c <atualiza_Cursor+0x2a4>)
 8002858:	f9b3 3000 	ldrsh.w	r3, [r3]
 800285c:	4619      	mov	r1, r3
 800285e:	4b34      	ldr	r3, [pc, #208]	@ (8002930 <atualiza_Cursor+0x2c8>)
 8002860:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002864:	88f9      	ldrh	r1, [r7, #6]
 8002866:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800286a:	9401      	str	r4, [sp, #4]
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	4603      	mov	r3, r0
 8002870:	2046      	movs	r0, #70	@ 0x46
 8002872:	f7ff fc1d 	bl	80020b0 <TFT_Draw_Bitmap>

		ultimo_item_selecionado = item_selected; // Muda o item selecionado
 8002876:	4b2b      	ldr	r3, [pc, #172]	@ (8002924 <atualiza_Cursor+0x2bc>)
 8002878:	f9b3 2000 	ldrsh.w	r2, [r3]
 800287c:	4b23      	ldr	r3, [pc, #140]	@ (800290c <atualiza_Cursor+0x2a4>)
 800287e:	801a      	strh	r2, [r3, #0]

		TFT_Draw_Fill_Round_Rect(31, y_new-19, 738, 63, 8, WHITE);
 8002880:	88bb      	ldrh	r3, [r7, #4]
 8002882:	3b13      	subs	r3, #19
 8002884:	b299      	uxth	r1, r3
 8002886:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800288a:	9301      	str	r3, [sp, #4]
 800288c:	2308      	movs	r3, #8
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	233f      	movs	r3, #63	@ 0x3f
 8002892:	f240 22e2 	movw	r2, #738	@ 0x2e2
 8002896:	201f      	movs	r0, #31
 8002898:	f7ff fa76 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
		LCD_Font(140, y_new+21, menu_items[item_selected], _Open_Sans_Bold_24, 1, VIVID_BLUE);
 800289c:	88bb      	ldrh	r3, [r7, #4]
 800289e:	3315      	adds	r3, #21
 80028a0:	b299      	uxth	r1, r3
 80028a2:	4b20      	ldr	r3, [pc, #128]	@ (8002924 <atualiza_Cursor+0x2bc>)
 80028a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028a8:	461a      	mov	r2, r3
 80028aa:	4613      	mov	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	4413      	add	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4a18      	ldr	r2, [pc, #96]	@ (8002914 <atualiza_Cursor+0x2ac>)
 80028b4:	441a      	add	r2, r3
 80028b6:	f240 431f 	movw	r3, #1055	@ 0x41f
 80028ba:	9301      	str	r3, [sp, #4]
 80028bc:	2301      	movs	r3, #1
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	4b13      	ldr	r3, [pc, #76]	@ (8002910 <atualiza_Cursor+0x2a8>)
 80028c2:	208c      	movs	r0, #140	@ 0x8c
 80028c4:	f7ff fb7a 	bl	8001fbc <LCD_Font>
		TFT_Draw_Bitmap(70, y_new, bitmap_w[item_selected], bitmap_h[item_selected], bitmap_icons[item_selected], VIVID_BLUE);
 80028c8:	4b16      	ldr	r3, [pc, #88]	@ (8002924 <atualiza_Cursor+0x2bc>)
 80028ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028ce:	461a      	mov	r2, r3
 80028d0:	4b15      	ldr	r3, [pc, #84]	@ (8002928 <atualiza_Cursor+0x2c0>)
 80028d2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80028d6:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <atualiza_Cursor+0x2bc>)
 80028d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028dc:	4619      	mov	r1, r3
 80028de:	4b13      	ldr	r3, [pc, #76]	@ (800292c <atualiza_Cursor+0x2c4>)
 80028e0:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 80028e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002924 <atualiza_Cursor+0x2bc>)
 80028e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028ea:	4619      	mov	r1, r3
 80028ec:	4b10      	ldr	r3, [pc, #64]	@ (8002930 <atualiza_Cursor+0x2c8>)
 80028ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80028f2:	88b9      	ldrh	r1, [r7, #4]
 80028f4:	f240 441f 	movw	r4, #1055	@ 0x41f
 80028f8:	9401      	str	r4, [sp, #4]
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	4603      	mov	r3, r0
 80028fe:	2046      	movs	r0, #70	@ 0x46
 8002900:	f7ff fbd6 	bl	80020b0 <TFT_Draw_Bitmap>
	}
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	bd90      	pop	{r4, r7, pc}
 800290c:	20000052 	.word	0x20000052
 8002910:	0800cbd4 	.word	0x0800cbd4
 8002914:	20000000 	.word	0x20000000
 8002918:	0801fde0 	.word	0x0801fde0
 800291c:	20000050 	.word	0x20000050
 8002920:	20000260 	.word	0x20000260
 8002924:	20000262 	.word	0x20000262
 8002928:	080216f8 	.word	0x080216f8
 800292c:	08021700 	.word	0x08021700
 8002930:	20000060 	.word	0x20000060

08002934 <header_fotter>:
	LCD_Font(x, 50, titulo, _Open_Sans_Bold_48, 1, BLACK);
	TFT_Draw_HLine(5, 100, 795, 2, BLACK);
}

void header_fotter (void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af02      	add	r7, sp, #8
	if(flag_escrita_tela)
 800293a:	4bb1      	ldr	r3, [pc, #708]	@ (8002c00 <header_fotter+0x2cc>)
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 8329 	beq.w	8002f98 <header_fotter+0x664>
	{
		if(current_screen == 0)
 8002946:	4baf      	ldr	r3, [pc, #700]	@ (8002c04 <header_fotter+0x2d0>)
 8002948:	f9b3 3000 	ldrsh.w	r3, [r3]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d16e      	bne.n	8002a2e <header_fotter+0xfa>
		{
			TFT_Draw_Fill_Rectangle(30, 0, 600, 35, VIVID_BLUE);
 8002950:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	2323      	movs	r3, #35	@ 0x23
 8002958:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800295c:	2100      	movs	r1, #0
 800295e:	201e      	movs	r0, #30
 8002960:	f7fe fdd8 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			LCD_Font(33, 30, "Menu", _Open_Sans_Bold_18, 1, WHITE);
 8002964:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002968:	9301      	str	r3, [sp, #4]
 800296a:	2301      	movs	r3, #1
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	4ba6      	ldr	r3, [pc, #664]	@ (8002c08 <header_fotter+0x2d4>)
 8002970:	4aa6      	ldr	r2, [pc, #664]	@ (8002c0c <header_fotter+0x2d8>)
 8002972:	211e      	movs	r1, #30
 8002974:	2021      	movs	r0, #33	@ 0x21
 8002976:	f7ff fb21 	bl	8001fbc <LCD_Font>
			TFT_Draw_Fill_Round_Rect(41, 421, 138, 38, 8, VIVID_BLUE);
 800297a:	f240 431f 	movw	r3, #1055	@ 0x41f
 800297e:	9301      	str	r3, [sp, #4]
 8002980:	2308      	movs	r3, #8
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	2326      	movs	r3, #38	@ 0x26
 8002986:	228a      	movs	r2, #138	@ 0x8a
 8002988:	f240 11a5 	movw	r1, #421	@ 0x1a5
 800298c:	2029      	movs	r0, #41	@ 0x29
 800298e:	f7ff f9fb 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
			TFT_Draw_Fill_Round_Rect(231, 421, 138, 38, 8, WHITE);
 8002992:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002996:	9301      	str	r3, [sp, #4]
 8002998:	2308      	movs	r3, #8
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	2326      	movs	r3, #38	@ 0x26
 800299e:	228a      	movs	r2, #138	@ 0x8a
 80029a0:	f240 11a5 	movw	r1, #421	@ 0x1a5
 80029a4:	20e7      	movs	r0, #231	@ 0xe7
 80029a6:	f7ff f9ef 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
			TFT_Draw_Fill_Round_Rect(421, 421, 138, 38, 8, WHITE);
 80029aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80029ae:	9301      	str	r3, [sp, #4]
 80029b0:	2308      	movs	r3, #8
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	2326      	movs	r3, #38	@ 0x26
 80029b6:	228a      	movs	r2, #138	@ 0x8a
 80029b8:	f240 11a5 	movw	r1, #421	@ 0x1a5
 80029bc:	f240 10a5 	movw	r0, #421	@ 0x1a5
 80029c0:	f7ff f9e2 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
			TFT_Draw_Fill_Round_Rect(621, 421, 138, 38, 8, WHITE);
 80029c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80029c8:	9301      	str	r3, [sp, #4]
 80029ca:	2308      	movs	r3, #8
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	2326      	movs	r3, #38	@ 0x26
 80029d0:	228a      	movs	r2, #138	@ 0x8a
 80029d2:	f240 11a5 	movw	r1, #421	@ 0x1a5
 80029d6:	f240 206d 	movw	r0, #621	@ 0x26d
 80029da:	f7ff f9d5 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>

			TFT_Draw_Fill_Triangle_Simple(285, 427, 30, 18, 1, VIVID_BLUE);
 80029de:	f240 431f 	movw	r3, #1055	@ 0x41f
 80029e2:	9301      	str	r3, [sp, #4]
 80029e4:	2301      	movs	r3, #1
 80029e6:	9300      	str	r3, [sp, #0]
 80029e8:	2312      	movs	r3, #18
 80029ea:	221e      	movs	r2, #30
 80029ec:	f240 11ab 	movw	r1, #427	@ 0x1ab
 80029f0:	f240 101d 	movw	r0, #285	@ 0x11d
 80029f4:	f7fe fdbc 	bl	8001570 <TFT_Draw_Fill_Triangle_Simple>
			TFT_Draw_Fill_Triangle_Inverted_Simple(475, 432, 30, 18, 1, VIVID_BLUE);
 80029f8:	f240 431f 	movw	r3, #1055	@ 0x41f
 80029fc:	9301      	str	r3, [sp, #4]
 80029fe:	2301      	movs	r3, #1
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	2312      	movs	r3, #18
 8002a04:	221e      	movs	r2, #30
 8002a06:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 8002a0a:	f240 10db 	movw	r0, #475	@ 0x1db
 8002a0e:	f7fe fded 	bl	80015ec <TFT_Draw_Fill_Triangle_Inverted_Simple>
			LCD_Font(660, 446, "Entrar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002a12:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002a16:	9301      	str	r3, [sp, #4]
 8002a18:	2301      	movs	r3, #1
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	4b7a      	ldr	r3, [pc, #488]	@ (8002c08 <header_fotter+0x2d4>)
 8002a1e:	4a7c      	ldr	r2, [pc, #496]	@ (8002c10 <header_fotter+0x2dc>)
 8002a20:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002a24:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8002a28:	f7ff fac8 	bl	8001fbc <LCD_Font>
 8002a2c:	e2b1      	b.n	8002f92 <header_fotter+0x65e>
		}
		else // current_screen == 1
		{
			if(item_selected == 0)
 8002a2e:	4b79      	ldr	r3, [pc, #484]	@ (8002c14 <header_fotter+0x2e0>)
 8002a30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f040 8161 	bne.w	8002cfc <header_fotter+0x3c8>
			{
				TFT_Draw_Fill_Rectangle(30, 0, 600, 35, VIVID_BLUE);
 8002a3a:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	2323      	movs	r3, #35	@ 0x23
 8002a42:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002a46:	2100      	movs	r1, #0
 8002a48:	201e      	movs	r0, #30
 8002a4a:	f7fe fd63 	bl	8001514 <TFT_Draw_Fill_Rectangle>

				if(flag_desligar_banho)
 8002a4e:	4b72      	ldr	r3, [pc, #456]	@ (8002c18 <header_fotter+0x2e4>)
 8002a50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d064      	beq.n	8002b22 <header_fotter+0x1ee>
				{
					LCD_Font(33, 30, "Banho / Finalizando", _Open_Sans_Bold_18, 1, WHITE);
 8002a58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a5c:	9301      	str	r3, [sp, #4]
 8002a5e:	2301      	movs	r3, #1
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	4b69      	ldr	r3, [pc, #420]	@ (8002c08 <header_fotter+0x2d4>)
 8002a64:	4a6d      	ldr	r2, [pc, #436]	@ (8002c1c <header_fotter+0x2e8>)
 8002a66:	211e      	movs	r1, #30
 8002a68:	2021      	movs	r0, #33	@ 0x21
 8002a6a:	f7ff faa7 	bl	8001fbc <LCD_Font>

					TFT_Draw_Fill_Round_Rect(41, 421, 138, 38, 8, VIVID_BLUE);
 8002a6e:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002a72:	9301      	str	r3, [sp, #4]
 8002a74:	2308      	movs	r3, #8
 8002a76:	9300      	str	r3, [sp, #0]
 8002a78:	2326      	movs	r3, #38	@ 0x26
 8002a7a:	228a      	movs	r2, #138	@ 0x8a
 8002a7c:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002a80:	2029      	movs	r0, #41	@ 0x29
 8002a82:	f7ff f981 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
					TFT_Draw_Fill_Round_Rect(231, 421, 138, 38, 8, GRAYISH_BLUE);
 8002a86:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 8002a8a:	9301      	str	r3, [sp, #4]
 8002a8c:	2308      	movs	r3, #8
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	2326      	movs	r3, #38	@ 0x26
 8002a92:	228a      	movs	r2, #138	@ 0x8a
 8002a94:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002a98:	20e7      	movs	r0, #231	@ 0xe7
 8002a9a:	f7ff f975 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
					TFT_Draw_Fill_Round_Rect(421, 421, 138, 38, 8, GRAYISH_BLUE);
 8002a9e:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 8002aa2:	9301      	str	r3, [sp, #4]
 8002aa4:	2308      	movs	r3, #8
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	2326      	movs	r3, #38	@ 0x26
 8002aaa:	228a      	movs	r2, #138	@ 0x8a
 8002aac:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002ab0:	f240 10a5 	movw	r0, #421	@ 0x1a5
 8002ab4:	f7ff f968 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
					TFT_Draw_Fill_Round_Rect(621, 421, 138, 38, 8, GRAYISH_BLUE);
 8002ab8:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 8002abc:	9301      	str	r3, [sp, #4]
 8002abe:	2308      	movs	r3, #8
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	2326      	movs	r3, #38	@ 0x26
 8002ac4:	228a      	movs	r2, #138	@ 0x8a
 8002ac6:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002aca:	f240 206d 	movw	r0, #621	@ 0x26d
 8002ace:	f7ff f95b 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>

					TFT_Draw_Fill_Triangle_Simple(285, 427, 30, 18, 1, VIVID_BLUE);
 8002ad2:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002ad6:	9301      	str	r3, [sp, #4]
 8002ad8:	2301      	movs	r3, #1
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	2312      	movs	r3, #18
 8002ade:	221e      	movs	r2, #30
 8002ae0:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8002ae4:	f240 101d 	movw	r0, #285	@ 0x11d
 8002ae8:	f7fe fd42 	bl	8001570 <TFT_Draw_Fill_Triangle_Simple>
					TFT_Draw_Fill_Triangle_Inverted_Simple(475, 432, 30, 18, 1, VIVID_BLUE);
 8002aec:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002af0:	9301      	str	r3, [sp, #4]
 8002af2:	2301      	movs	r3, #1
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	2312      	movs	r3, #18
 8002af8:	221e      	movs	r2, #30
 8002afa:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 8002afe:	f240 10db 	movw	r0, #475	@ 0x1db
 8002b02:	f7fe fd73 	bl	80015ec <TFT_Draw_Fill_Triangle_Inverted_Simple>
					LCD_Font(665, 446, "Parar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002b06:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002b0a:	9301      	str	r3, [sp, #4]
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	9300      	str	r3, [sp, #0]
 8002b10:	4b3d      	ldr	r3, [pc, #244]	@ (8002c08 <header_fotter+0x2d4>)
 8002b12:	4a43      	ldr	r2, [pc, #268]	@ (8002c20 <header_fotter+0x2ec>)
 8002b14:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002b18:	f240 2099 	movw	r0, #665	@ 0x299
 8002b1c:	f7ff fa4e 	bl	8001fbc <LCD_Font>
 8002b20:	e237      	b.n	8002f92 <header_fotter+0x65e>
				}
				else
				{
					LCD_Font(33, 30, "Banho / Ajuste a Temperatura do Banho", _Open_Sans_Bold_18, 1, WHITE);
 8002b22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b26:	9301      	str	r3, [sp, #4]
 8002b28:	2301      	movs	r3, #1
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	4b36      	ldr	r3, [pc, #216]	@ (8002c08 <header_fotter+0x2d4>)
 8002b2e:	4a3d      	ldr	r2, [pc, #244]	@ (8002c24 <header_fotter+0x2f0>)
 8002b30:	211e      	movs	r1, #30
 8002b32:	2021      	movs	r0, #33	@ 0x21
 8002b34:	f7ff fa42 	bl	8001fbc <LCD_Font>

					if(flag_estado_banho || flag_iniciar_banho)
 8002b38:	4b3b      	ldr	r3, [pc, #236]	@ (8002c28 <header_fotter+0x2f4>)
 8002b3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d104      	bne.n	8002b4c <header_fotter+0x218>
 8002b42:	4b3a      	ldr	r3, [pc, #232]	@ (8002c2c <header_fotter+0x2f8>)
 8002b44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d071      	beq.n	8002c30 <header_fotter+0x2fc>
					{
						TFT_Draw_Fill_Round_Rect(41, 421, 138, 38, 8, VIVID_BLUE);
 8002b4c:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002b50:	9301      	str	r3, [sp, #4]
 8002b52:	2308      	movs	r3, #8
 8002b54:	9300      	str	r3, [sp, #0]
 8002b56:	2326      	movs	r3, #38	@ 0x26
 8002b58:	228a      	movs	r2, #138	@ 0x8a
 8002b5a:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002b5e:	2029      	movs	r0, #41	@ 0x29
 8002b60:	f7ff f912 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
						TFT_Draw_Fill_Round_Rect(231, 421, 138, 38, 8, WHITE);
 8002b64:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b68:	9301      	str	r3, [sp, #4]
 8002b6a:	2308      	movs	r3, #8
 8002b6c:	9300      	str	r3, [sp, #0]
 8002b6e:	2326      	movs	r3, #38	@ 0x26
 8002b70:	228a      	movs	r2, #138	@ 0x8a
 8002b72:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002b76:	20e7      	movs	r0, #231	@ 0xe7
 8002b78:	f7ff f906 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
						TFT_Draw_Fill_Round_Rect(421, 421, 138, 38, 8, WHITE);
 8002b7c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b80:	9301      	str	r3, [sp, #4]
 8002b82:	2308      	movs	r3, #8
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	2326      	movs	r3, #38	@ 0x26
 8002b88:	228a      	movs	r2, #138	@ 0x8a
 8002b8a:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002b8e:	f240 10a5 	movw	r0, #421	@ 0x1a5
 8002b92:	f7ff f8f9 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
						TFT_Draw_Fill_Round_Rect(621, 421, 138, 38, 8, WHITE);
 8002b96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b9a:	9301      	str	r3, [sp, #4]
 8002b9c:	2308      	movs	r3, #8
 8002b9e:	9300      	str	r3, [sp, #0]
 8002ba0:	2326      	movs	r3, #38	@ 0x26
 8002ba2:	228a      	movs	r2, #138	@ 0x8a
 8002ba4:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002ba8:	f240 206d 	movw	r0, #621	@ 0x26d
 8002bac:	f7ff f8ec 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>

						TFT_Draw_Fill_Triangle_Simple(285, 427, 30, 18, 1, VIVID_BLUE);
 8002bb0:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002bb4:	9301      	str	r3, [sp, #4]
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	2312      	movs	r3, #18
 8002bbc:	221e      	movs	r2, #30
 8002bbe:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8002bc2:	f240 101d 	movw	r0, #285	@ 0x11d
 8002bc6:	f7fe fcd3 	bl	8001570 <TFT_Draw_Fill_Triangle_Simple>
						TFT_Draw_Fill_Triangle_Inverted_Simple(475, 432, 30, 18, 1, VIVID_BLUE);
 8002bca:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002bce:	9301      	str	r3, [sp, #4]
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	2312      	movs	r3, #18
 8002bd6:	221e      	movs	r2, #30
 8002bd8:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 8002bdc:	f240 10db 	movw	r0, #475	@ 0x1db
 8002be0:	f7fe fd04 	bl	80015ec <TFT_Draw_Fill_Triangle_Inverted_Simple>
						LCD_Font(665, 446, "Parar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002be4:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002be8:	9301      	str	r3, [sp, #4]
 8002bea:	2301      	movs	r3, #1
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	4b06      	ldr	r3, [pc, #24]	@ (8002c08 <header_fotter+0x2d4>)
 8002bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8002c20 <header_fotter+0x2ec>)
 8002bf2:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002bf6:	f240 2099 	movw	r0, #665	@ 0x299
 8002bfa:	f7ff f9df 	bl	8001fbc <LCD_Font>
 8002bfe:	e1c8      	b.n	8002f92 <header_fotter+0x65e>
 8002c00:	20000054 	.word	0x20000054
 8002c04:	20000260 	.word	0x20000260
 8002c08:	0800bfb8 	.word	0x0800bfb8
 8002c0c:	0800a8e0 	.word	0x0800a8e0
 8002c10:	0800a8e8 	.word	0x0800a8e8
 8002c14:	20000262 	.word	0x20000262
 8002c18:	2000026e 	.word	0x2000026e
 8002c1c:	0800a8f0 	.word	0x0800a8f0
 8002c20:	0800a904 	.word	0x0800a904
 8002c24:	0800a90c 	.word	0x0800a90c
 8002c28:	2000026c 	.word	0x2000026c
 8002c2c:	2000026a 	.word	0x2000026a
					}
					else
					{

						TFT_Draw_Fill_Round_Rect(41, 421, 138, 38, 8, WHITE);
 8002c30:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c34:	9301      	str	r3, [sp, #4]
 8002c36:	2308      	movs	r3, #8
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	2326      	movs	r3, #38	@ 0x26
 8002c3c:	228a      	movs	r2, #138	@ 0x8a
 8002c3e:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002c42:	2029      	movs	r0, #41	@ 0x29
 8002c44:	f7ff f8a0 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
						TFT_Draw_Fill_Round_Rect(231, 421, 138, 38, 8, WHITE);
 8002c48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c4c:	9301      	str	r3, [sp, #4]
 8002c4e:	2308      	movs	r3, #8
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	2326      	movs	r3, #38	@ 0x26
 8002c54:	228a      	movs	r2, #138	@ 0x8a
 8002c56:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002c5a:	20e7      	movs	r0, #231	@ 0xe7
 8002c5c:	f7ff f894 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
						TFT_Draw_Fill_Round_Rect(421, 421, 138, 38, 8, WHITE);
 8002c60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c64:	9301      	str	r3, [sp, #4]
 8002c66:	2308      	movs	r3, #8
 8002c68:	9300      	str	r3, [sp, #0]
 8002c6a:	2326      	movs	r3, #38	@ 0x26
 8002c6c:	228a      	movs	r2, #138	@ 0x8a
 8002c6e:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002c72:	f240 10a5 	movw	r0, #421	@ 0x1a5
 8002c76:	f7ff f887 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
						TFT_Draw_Fill_Round_Rect(621, 421, 138, 38, 8, WHITE);
 8002c7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c7e:	9301      	str	r3, [sp, #4]
 8002c80:	2308      	movs	r3, #8
 8002c82:	9300      	str	r3, [sp, #0]
 8002c84:	2326      	movs	r3, #38	@ 0x26
 8002c86:	228a      	movs	r2, #138	@ 0x8a
 8002c88:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002c8c:	f240 206d 	movw	r0, #621	@ 0x26d
 8002c90:	f7ff f87a 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>

						LCD_Font(80, 446, "Voltar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002c94:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002c98:	9301      	str	r3, [sp, #4]
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	4bc0      	ldr	r3, [pc, #768]	@ (8002fa0 <header_fotter+0x66c>)
 8002ca0:	4ac0      	ldr	r2, [pc, #768]	@ (8002fa4 <header_fotter+0x670>)
 8002ca2:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002ca6:	2050      	movs	r0, #80	@ 0x50
 8002ca8:	f7ff f988 	bl	8001fbc <LCD_Font>
						TFT_Draw_Fill_Triangle_Simple(285, 427, 30, 18, 1, VIVID_BLUE);
 8002cac:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002cb0:	9301      	str	r3, [sp, #4]
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	9300      	str	r3, [sp, #0]
 8002cb6:	2312      	movs	r3, #18
 8002cb8:	221e      	movs	r2, #30
 8002cba:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8002cbe:	f240 101d 	movw	r0, #285	@ 0x11d
 8002cc2:	f7fe fc55 	bl	8001570 <TFT_Draw_Fill_Triangle_Simple>
						TFT_Draw_Fill_Triangle_Inverted_Simple(475, 432, 30, 18, 1, VIVID_BLUE);
 8002cc6:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002cca:	9301      	str	r3, [sp, #4]
 8002ccc:	2301      	movs	r3, #1
 8002cce:	9300      	str	r3, [sp, #0]
 8002cd0:	2312      	movs	r3, #18
 8002cd2:	221e      	movs	r2, #30
 8002cd4:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 8002cd8:	f240 10db 	movw	r0, #475	@ 0x1db
 8002cdc:	f7fe fc86 	bl	80015ec <TFT_Draw_Fill_Triangle_Inverted_Simple>
						LCD_Font(655, 446, "Iniciar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002ce0:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002ce4:	9301      	str	r3, [sp, #4]
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	9300      	str	r3, [sp, #0]
 8002cea:	4bad      	ldr	r3, [pc, #692]	@ (8002fa0 <header_fotter+0x66c>)
 8002cec:	4aae      	ldr	r2, [pc, #696]	@ (8002fa8 <header_fotter+0x674>)
 8002cee:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002cf2:	f240 208f 	movw	r0, #655	@ 0x28f
 8002cf6:	f7ff f961 	bl	8001fbc <LCD_Font>
 8002cfa:	e14a      	b.n	8002f92 <header_fotter+0x65e>
					}
				}
			}
			else if(item_selected == 1)
 8002cfc:	4bab      	ldr	r3, [pc, #684]	@ (8002fac <header_fotter+0x678>)
 8002cfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d160      	bne.n	8002dc8 <header_fotter+0x494>
			{
				TFT_Draw_Fill_Rectangle(30, 0, 600, 35, VIVID_BLUE);
 8002d06:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	2323      	movs	r3, #35	@ 0x23
 8002d0e:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002d12:	2100      	movs	r1, #0
 8002d14:	201e      	movs	r0, #30
 8002d16:	f7fe fbfd 	bl	8001514 <TFT_Draw_Fill_Rectangle>
				LCD_Font(33, 30, "Abastecimento", _Open_Sans_Bold_18, 1, WHITE);
 8002d1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d1e:	9301      	str	r3, [sp, #4]
 8002d20:	2301      	movs	r3, #1
 8002d22:	9300      	str	r3, [sp, #0]
 8002d24:	4b9e      	ldr	r3, [pc, #632]	@ (8002fa0 <header_fotter+0x66c>)
 8002d26:	4aa2      	ldr	r2, [pc, #648]	@ (8002fb0 <header_fotter+0x67c>)
 8002d28:	211e      	movs	r1, #30
 8002d2a:	2021      	movs	r0, #33	@ 0x21
 8002d2c:	f7ff f946 	bl	8001fbc <LCD_Font>

				TFT_Draw_Fill_Round_Rect(41, 421, 138, 38, 8, WHITE);
 8002d30:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d34:	9301      	str	r3, [sp, #4]
 8002d36:	2308      	movs	r3, #8
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	2326      	movs	r3, #38	@ 0x26
 8002d3c:	228a      	movs	r2, #138	@ 0x8a
 8002d3e:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002d42:	2029      	movs	r0, #41	@ 0x29
 8002d44:	f7ff f820 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				TFT_Draw_Fill_Round_Rect(231, 421, 138, 38, 8, VIVID_BLUE);
 8002d48:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002d4c:	9301      	str	r3, [sp, #4]
 8002d4e:	2308      	movs	r3, #8
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	2326      	movs	r3, #38	@ 0x26
 8002d54:	228a      	movs	r2, #138	@ 0x8a
 8002d56:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002d5a:	20e7      	movs	r0, #231	@ 0xe7
 8002d5c:	f7ff f814 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				TFT_Draw_Fill_Round_Rect(421, 421, 138, 38, 8, VIVID_BLUE);
 8002d60:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002d64:	9301      	str	r3, [sp, #4]
 8002d66:	2308      	movs	r3, #8
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	2326      	movs	r3, #38	@ 0x26
 8002d6c:	228a      	movs	r2, #138	@ 0x8a
 8002d6e:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002d72:	f240 10a5 	movw	r0, #421	@ 0x1a5
 8002d76:	f7ff f807 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				TFT_Draw_Fill_Round_Rect(621, 421, 138, 38, 8, WHITE);
 8002d7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d7e:	9301      	str	r3, [sp, #4]
 8002d80:	2308      	movs	r3, #8
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	2326      	movs	r3, #38	@ 0x26
 8002d86:	228a      	movs	r2, #138	@ 0x8a
 8002d88:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002d8c:	f240 206d 	movw	r0, #621	@ 0x26d
 8002d90:	f7fe fffa 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>

				LCD_Font(80, 446, "Voltar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002d94:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002d98:	9301      	str	r3, [sp, #4]
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	4b80      	ldr	r3, [pc, #512]	@ (8002fa0 <header_fotter+0x66c>)
 8002da0:	4a80      	ldr	r2, [pc, #512]	@ (8002fa4 <header_fotter+0x670>)
 8002da2:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002da6:	2050      	movs	r0, #80	@ 0x50
 8002da8:	f7ff f908 	bl	8001fbc <LCD_Font>
				LCD_Font(655, 446, "Iniciar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002dac:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002db0:	9301      	str	r3, [sp, #4]
 8002db2:	2301      	movs	r3, #1
 8002db4:	9300      	str	r3, [sp, #0]
 8002db6:	4b7a      	ldr	r3, [pc, #488]	@ (8002fa0 <header_fotter+0x66c>)
 8002db8:	4a7b      	ldr	r2, [pc, #492]	@ (8002fa8 <header_fotter+0x674>)
 8002dba:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002dbe:	f240 208f 	movw	r0, #655	@ 0x28f
 8002dc2:	f7ff f8fb 	bl	8001fbc <LCD_Font>
 8002dc6:	e0e4      	b.n	8002f92 <header_fotter+0x65e>
			}
			else if(item_selected == 2)
 8002dc8:	4b78      	ldr	r3, [pc, #480]	@ (8002fac <header_fotter+0x678>)
 8002dca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d160      	bne.n	8002e94 <header_fotter+0x560>
			{
				TFT_Draw_Fill_Rectangle(30, 0, 600, 35, VIVID_BLUE);
 8002dd2:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	2323      	movs	r3, #35	@ 0x23
 8002dda:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002dde:	2100      	movs	r1, #0
 8002de0:	201e      	movs	r0, #30
 8002de2:	f7fe fb97 	bl	8001514 <TFT_Draw_Fill_Rectangle>
				LCD_Font(33, 30, "Drenagem", _Open_Sans_Bold_18, 1, WHITE);
 8002de6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dea:	9301      	str	r3, [sp, #4]
 8002dec:	2301      	movs	r3, #1
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	4b6b      	ldr	r3, [pc, #428]	@ (8002fa0 <header_fotter+0x66c>)
 8002df2:	4a70      	ldr	r2, [pc, #448]	@ (8002fb4 <header_fotter+0x680>)
 8002df4:	211e      	movs	r1, #30
 8002df6:	2021      	movs	r0, #33	@ 0x21
 8002df8:	f7ff f8e0 	bl	8001fbc <LCD_Font>

				TFT_Draw_Fill_Round_Rect(41, 421, 138, 38, 8, WHITE);
 8002dfc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e00:	9301      	str	r3, [sp, #4]
 8002e02:	2308      	movs	r3, #8
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	2326      	movs	r3, #38	@ 0x26
 8002e08:	228a      	movs	r2, #138	@ 0x8a
 8002e0a:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002e0e:	2029      	movs	r0, #41	@ 0x29
 8002e10:	f7fe ffba 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				TFT_Draw_Fill_Round_Rect(231, 421, 138, 38, 8, VIVID_BLUE);
 8002e14:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002e18:	9301      	str	r3, [sp, #4]
 8002e1a:	2308      	movs	r3, #8
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	2326      	movs	r3, #38	@ 0x26
 8002e20:	228a      	movs	r2, #138	@ 0x8a
 8002e22:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002e26:	20e7      	movs	r0, #231	@ 0xe7
 8002e28:	f7fe ffae 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				TFT_Draw_Fill_Round_Rect(421, 421, 138, 38, 8, VIVID_BLUE);
 8002e2c:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002e30:	9301      	str	r3, [sp, #4]
 8002e32:	2308      	movs	r3, #8
 8002e34:	9300      	str	r3, [sp, #0]
 8002e36:	2326      	movs	r3, #38	@ 0x26
 8002e38:	228a      	movs	r2, #138	@ 0x8a
 8002e3a:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002e3e:	f240 10a5 	movw	r0, #421	@ 0x1a5
 8002e42:	f7fe ffa1 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				TFT_Draw_Fill_Round_Rect(621, 421, 138, 38, 8, WHITE);
 8002e46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e4a:	9301      	str	r3, [sp, #4]
 8002e4c:	2308      	movs	r3, #8
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	2326      	movs	r3, #38	@ 0x26
 8002e52:	228a      	movs	r2, #138	@ 0x8a
 8002e54:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002e58:	f240 206d 	movw	r0, #621	@ 0x26d
 8002e5c:	f7fe ff94 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>

				LCD_Font(80, 446, "Voltar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002e60:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002e64:	9301      	str	r3, [sp, #4]
 8002e66:	2301      	movs	r3, #1
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	4b4d      	ldr	r3, [pc, #308]	@ (8002fa0 <header_fotter+0x66c>)
 8002e6c:	4a4d      	ldr	r2, [pc, #308]	@ (8002fa4 <header_fotter+0x670>)
 8002e6e:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002e72:	2050      	movs	r0, #80	@ 0x50
 8002e74:	f7ff f8a2 	bl	8001fbc <LCD_Font>
				LCD_Font(655, 446, "Iniciar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002e78:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002e7c:	9301      	str	r3, [sp, #4]
 8002e7e:	2301      	movs	r3, #1
 8002e80:	9300      	str	r3, [sp, #0]
 8002e82:	4b47      	ldr	r3, [pc, #284]	@ (8002fa0 <header_fotter+0x66c>)
 8002e84:	4a48      	ldr	r2, [pc, #288]	@ (8002fa8 <header_fotter+0x674>)
 8002e86:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002e8a:	f240 208f 	movw	r0, #655	@ 0x28f
 8002e8e:	f7ff f895 	bl	8001fbc <LCD_Font>
 8002e92:	e07e      	b.n	8002f92 <header_fotter+0x65e>
			}
			else if(item_selected == 3)
 8002e94:	4b45      	ldr	r3, [pc, #276]	@ (8002fac <header_fotter+0x678>)
 8002e96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e9a:	2b03      	cmp	r3, #3
 8002e9c:	d179      	bne.n	8002f92 <header_fotter+0x65e>
			{
				TFT_Draw_Fill_Rectangle(30, 0, 600, 35, VIVID_BLUE);
 8002e9e:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	2323      	movs	r3, #35	@ 0x23
 8002ea6:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002eaa:	2100      	movs	r1, #0
 8002eac:	201e      	movs	r0, #30
 8002eae:	f7fe fb31 	bl	8001514 <TFT_Draw_Fill_Rectangle>
				LCD_Font(33, 30, "Configuracao", _Open_Sans_Bold_18, 1, WHITE);
 8002eb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002eb6:	9301      	str	r3, [sp, #4]
 8002eb8:	2301      	movs	r3, #1
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	4b38      	ldr	r3, [pc, #224]	@ (8002fa0 <header_fotter+0x66c>)
 8002ebe:	4a3e      	ldr	r2, [pc, #248]	@ (8002fb8 <header_fotter+0x684>)
 8002ec0:	211e      	movs	r1, #30
 8002ec2:	2021      	movs	r0, #33	@ 0x21
 8002ec4:	f7ff f87a 	bl	8001fbc <LCD_Font>

				TFT_Draw_Fill_Round_Rect(41, 421, 138, 38, 8, WHITE);
 8002ec8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ecc:	9301      	str	r3, [sp, #4]
 8002ece:	2308      	movs	r3, #8
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	2326      	movs	r3, #38	@ 0x26
 8002ed4:	228a      	movs	r2, #138	@ 0x8a
 8002ed6:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002eda:	2029      	movs	r0, #41	@ 0x29
 8002edc:	f7fe ff54 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				TFT_Draw_Fill_Round_Rect(231, 421, 138, 38, 8, WHITE);
 8002ee0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ee4:	9301      	str	r3, [sp, #4]
 8002ee6:	2308      	movs	r3, #8
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	2326      	movs	r3, #38	@ 0x26
 8002eec:	228a      	movs	r2, #138	@ 0x8a
 8002eee:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002ef2:	20e7      	movs	r0, #231	@ 0xe7
 8002ef4:	f7fe ff48 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				TFT_Draw_Fill_Round_Rect(421, 421, 138, 38, 8, WHITE);
 8002ef8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002efc:	9301      	str	r3, [sp, #4]
 8002efe:	2308      	movs	r3, #8
 8002f00:	9300      	str	r3, [sp, #0]
 8002f02:	2326      	movs	r3, #38	@ 0x26
 8002f04:	228a      	movs	r2, #138	@ 0x8a
 8002f06:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002f0a:	f240 10a5 	movw	r0, #421	@ 0x1a5
 8002f0e:	f7fe ff3b 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
				TFT_Draw_Fill_Round_Rect(621, 421, 138, 38, 8, WHITE);
 8002f12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f16:	9301      	str	r3, [sp, #4]
 8002f18:	2308      	movs	r3, #8
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	2326      	movs	r3, #38	@ 0x26
 8002f1e:	228a      	movs	r2, #138	@ 0x8a
 8002f20:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8002f24:	f240 206d 	movw	r0, #621	@ 0x26d
 8002f28:	f7fe ff2e 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>

				LCD_Font(80, 446, "Voltar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002f2c:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002f30:	9301      	str	r3, [sp, #4]
 8002f32:	2301      	movs	r3, #1
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa0 <header_fotter+0x66c>)
 8002f38:	4a1a      	ldr	r2, [pc, #104]	@ (8002fa4 <header_fotter+0x670>)
 8002f3a:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002f3e:	2050      	movs	r0, #80	@ 0x50
 8002f40:	f7ff f83c 	bl	8001fbc <LCD_Font>
				TFT_Draw_Fill_Triangle_Simple(285, 427, 30, 18, 1, VIVID_BLUE);
 8002f44:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002f48:	9301      	str	r3, [sp, #4]
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	9300      	str	r3, [sp, #0]
 8002f4e:	2312      	movs	r3, #18
 8002f50:	221e      	movs	r2, #30
 8002f52:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8002f56:	f240 101d 	movw	r0, #285	@ 0x11d
 8002f5a:	f7fe fb09 	bl	8001570 <TFT_Draw_Fill_Triangle_Simple>
				TFT_Draw_Fill_Triangle_Inverted_Simple(475, 432, 30, 18, 1, VIVID_BLUE);
 8002f5e:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002f62:	9301      	str	r3, [sp, #4]
 8002f64:	2301      	movs	r3, #1
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	2312      	movs	r3, #18
 8002f6a:	221e      	movs	r2, #30
 8002f6c:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 8002f70:	f240 10db 	movw	r0, #475	@ 0x1db
 8002f74:	f7fe fb3a 	bl	80015ec <TFT_Draw_Fill_Triangle_Inverted_Simple>
				LCD_Font(660, 446, "Entrar", _Open_Sans_Bold_18, 1, VIVID_BLUE);
 8002f78:	f240 431f 	movw	r3, #1055	@ 0x41f
 8002f7c:	9301      	str	r3, [sp, #4]
 8002f7e:	2301      	movs	r3, #1
 8002f80:	9300      	str	r3, [sp, #0]
 8002f82:	4b07      	ldr	r3, [pc, #28]	@ (8002fa0 <header_fotter+0x66c>)
 8002f84:	4a0d      	ldr	r2, [pc, #52]	@ (8002fbc <header_fotter+0x688>)
 8002f86:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8002f8a:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8002f8e:	f7ff f815 	bl	8001fbc <LCD_Font>
			}
		}

		flag_escrita_tela = 0;
 8002f92:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc0 <header_fotter+0x68c>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	701a      	strb	r2, [r3, #0]
	}
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	0800bfb8 	.word	0x0800bfb8
 8002fa4:	0800a934 	.word	0x0800a934
 8002fa8:	0800a93c 	.word	0x0800a93c
 8002fac:	20000262 	.word	0x20000262
 8002fb0:	0800a944 	.word	0x0800a944
 8002fb4:	0800a954 	.word	0x0800a954
 8002fb8:	0800a960 	.word	0x0800a960
 8002fbc:	0800a8e8 	.word	0x0800a8e8
 8002fc0:	20000054 	.word	0x20000054

08002fc4 <scan_membrana>:
	else if (item_selected == 3)
		cabecalho("Configuracao", 75);
}

int8_t scan_membrana(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0

		for(int col = 0; col < 4; col++ )
 8002fca:	2300      	movs	r3, #0
 8002fcc:	60fb      	str	r3, [r7, #12]
 8002fce:	e041      	b.n	8003054 <scan_membrana+0x90>
		{

			uint32_t botao_mask = (GPIOE->IDR & (0x0F << 2)) >> 2;
 8002fd0:	4b26      	ldr	r3, [pc, #152]	@ (800306c <scan_membrana+0xa8>)
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	089b      	lsrs	r3, r3, #2
 8002fd6:	f003 030f 	and.w	r3, r3, #15
 8002fda:	60bb      	str	r3, [r7, #8]
			uint8_t botao = (botao_mask >> col) & 1;
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	fa22 f303 	lsr.w	r3, r2, r3
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	71fb      	strb	r3, [r7, #7]


			if(botao == key_pressed[0][col])
 8002fec:	4a20      	ldr	r2, [pc, #128]	@ (8003070 <scan_membrana+0xac>)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	79fa      	ldrb	r2, [r7, #7]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d105      	bne.n	8003006 <scan_membrana+0x42>
			{
				debounce_counter[0][col] = 0;
 8002ffa:	4a1e      	ldr	r2, [pc, #120]	@ (8003074 <scan_membrana+0xb0>)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	4413      	add	r3, r2
 8003000:	2200      	movs	r2, #0
 8003002:	701a      	strb	r2, [r3, #0]
 8003004:	e023      	b.n	800304e <scan_membrana+0x8a>
			}else if(++debounce_counter[0][col] >= DEBOUNCE_THRESHOLD)
 8003006:	4a1b      	ldr	r2, [pc, #108]	@ (8003074 <scan_membrana+0xb0>)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4413      	add	r3, r2
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	3301      	adds	r3, #1
 8003010:	b2d9      	uxtb	r1, r3
 8003012:	4a18      	ldr	r2, [pc, #96]	@ (8003074 <scan_membrana+0xb0>)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4413      	add	r3, r2
 8003018:	460a      	mov	r2, r1
 800301a:	701a      	strb	r2, [r3, #0]
 800301c:	4a15      	ldr	r2, [pc, #84]	@ (8003074 <scan_membrana+0xb0>)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	4413      	add	r3, r2
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	2b04      	cmp	r3, #4
 8003026:	d912      	bls.n	800304e <scan_membrana+0x8a>
			{
				key_pressed[0][col] = botao;
 8003028:	4a11      	ldr	r2, [pc, #68]	@ (8003070 <scan_membrana+0xac>)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	4413      	add	r3, r2
 800302e:	79fa      	ldrb	r2, [r7, #7]
 8003030:	701a      	strb	r2, [r3, #0]
				debounce_counter[0][col] = 0;
 8003032:	4a10      	ldr	r2, [pc, #64]	@ (8003074 <scan_membrana+0xb0>)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4413      	add	r3, r2
 8003038:	2200      	movs	r2, #0
 800303a:	701a      	strb	r2, [r3, #0]

				if(botao)
 800303c:	79fb      	ldrb	r3, [r7, #7]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d005      	beq.n	800304e <scan_membrana+0x8a>
				{
					return mask_keyboard[0][col];
 8003042:	4a0d      	ldr	r2, [pc, #52]	@ (8003078 <scan_membrana+0xb4>)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	4413      	add	r3, r2
 8003048:	f993 3000 	ldrsb.w	r3, [r3]
 800304c:	e007      	b.n	800305e <scan_membrana+0x9a>
		for(int col = 0; col < 4; col++ )
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	3301      	adds	r3, #1
 8003052:	60fb      	str	r3, [r7, #12]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2b03      	cmp	r3, #3
 8003058:	ddba      	ble.n	8002fd0 <scan_membrana+0xc>
				}
			}
	}

	return -1;
 800305a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800305e:	4618      	mov	r0, r3
 8003060:	3714      	adds	r7, #20
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	40021000 	.word	0x40021000
 8003070:	20000274 	.word	0x20000274
 8003074:	20000284 	.word	0x20000284
 8003078:	080216e8 	.word	0x080216e8

0800307c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003082:	f001 f87f 	bl	8004184 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003086:	f000 fba1 	bl	80037cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800308a:	f000 fca3 	bl	80039d4 <MX_GPIO_Init>
  MX_FSMC_Init();
 800308e:	f000 fceb 	bl	8003a68 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8003092:	f000 fc75 	bl	8003980 <MX_USART1_UART_Init>
  MX_TIM7_Init();
 8003096:	f000 fc03 	bl	80038a0 <MX_TIM7_Init>
  MX_TIM9_Init();
 800309a:	f000 fc37 	bl	800390c <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  Init_SSD1963();
 800309e:	f7fe f864 	bl	800116a <Init_SSD1963>
  HAL_TIM_Base_Start_IT(&htim7);
 80030a2:	48a2      	ldr	r0, [pc, #648]	@ (800332c <main+0x2b0>)
 80030a4:	f002 f8a2 	bl	80051ec <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim9);
 80030a8:	48a1      	ldr	r0, [pc, #644]	@ (8003330 <main+0x2b4>)
 80030aa:	f002 f89f 	bl	80051ec <HAL_TIM_Base_Start_IT>
  TFT_Clear_Screen(WHITE);
 80030ae:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80030b2:	f7fe f9b1 	bl	8001418 <TFT_Clear_Screen>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

/************************************   MENU PRINCIPAL  *********************************************/
	  if(current_screen == 0){
 80030b6:	4b9f      	ldr	r3, [pc, #636]	@ (8003334 <main+0x2b8>)
 80030b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d165      	bne.n	800318c <main+0x110>

		if (current_screen != ultimo_estado_menu)
 80030c0:	4b9c      	ldr	r3, [pc, #624]	@ (8003334 <main+0x2b8>)
 80030c2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80030c6:	4b9c      	ldr	r3, [pc, #624]	@ (8003338 <main+0x2bc>)
 80030c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d01a      	beq.n	8003106 <main+0x8a>
		{
			TFT_Draw_Fill_Rectangle(0, 81, 800, 317, VIVID_BLUE);
 80030d0:	f240 431f 	movw	r3, #1055	@ 0x41f
 80030d4:	9300      	str	r3, [sp, #0]
 80030d6:	f240 133d 	movw	r3, #317	@ 0x13d
 80030da:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80030de:	2151      	movs	r1, #81	@ 0x51
 80030e0:	2000      	movs	r0, #0
 80030e2:	f7fe fa17 	bl	8001514 <TFT_Draw_Fill_Rectangle>
			starter_Screen();
 80030e6:	f7ff f829 	bl	800213c <starter_Screen>
			home_screen();
 80030ea:	f7ff fa11 	bl	8002510 <home_screen>
			flag_botao_on = flag_botao_off = flag_botao_up = flag_botao_down = 0;
 80030ee:	2200      	movs	r2, #0
 80030f0:	4b92      	ldr	r3, [pc, #584]	@ (800333c <main+0x2c0>)
 80030f2:	4611      	mov	r1, r2
 80030f4:	7019      	strb	r1, [r3, #0]
 80030f6:	4b92      	ldr	r3, [pc, #584]	@ (8003340 <main+0x2c4>)
 80030f8:	4611      	mov	r1, r2
 80030fa:	7019      	strb	r1, [r3, #0]
 80030fc:	4b91      	ldr	r3, [pc, #580]	@ (8003344 <main+0x2c8>)
 80030fe:	4611      	mov	r1, r2
 8003100:	7019      	strb	r1, [r3, #0]
 8003102:	4b91      	ldr	r3, [pc, #580]	@ (8003348 <main+0x2cc>)
 8003104:	701a      	strb	r2, [r3, #0]
		}

		if (flag_botao_on){
 8003106:	4b90      	ldr	r3, [pc, #576]	@ (8003348 <main+0x2cc>)
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	d008      	beq.n	8003122 <main+0xa6>
			flag_escrita_tela = 1;
 8003110:	4b8e      	ldr	r3, [pc, #568]	@ (800334c <main+0x2d0>)
 8003112:	2201      	movs	r2, #1
 8003114:	701a      	strb	r2, [r3, #0]
			current_screen = 1;
 8003116:	4b87      	ldr	r3, [pc, #540]	@ (8003334 <main+0x2b8>)
 8003118:	2201      	movs	r2, #1
 800311a:	801a      	strh	r2, [r3, #0]
			flag_botao_on = 0;
 800311c:	4b8a      	ldr	r3, [pc, #552]	@ (8003348 <main+0x2cc>)
 800311e:	2200      	movs	r2, #0
 8003120:	701a      	strb	r2, [r3, #0]
		}


		if (flag_botao_down)
 8003122:	4b86      	ldr	r3, [pc, #536]	@ (800333c <main+0x2c0>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b00      	cmp	r3, #0
 800312a:	d013      	beq.n	8003154 <main+0xd8>
		{
			flag_botao_down = 0;
 800312c:	4b83      	ldr	r3, [pc, #524]	@ (800333c <main+0x2c0>)
 800312e:	2200      	movs	r2, #0
 8003130:	701a      	strb	r2, [r3, #0]
			item_selected++;
 8003132:	4b87      	ldr	r3, [pc, #540]	@ (8003350 <main+0x2d4>)
 8003134:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003138:	b29b      	uxth	r3, r3
 800313a:	3301      	adds	r3, #1
 800313c:	b29b      	uxth	r3, r3
 800313e:	b21a      	sxth	r2, r3
 8003140:	4b83      	ldr	r3, [pc, #524]	@ (8003350 <main+0x2d4>)
 8003142:	801a      	strh	r2, [r3, #0]

			if (item_selected >= NUM_ITEMS)
 8003144:	4b82      	ldr	r3, [pc, #520]	@ (8003350 <main+0x2d4>)
 8003146:	f9b3 3000 	ldrsh.w	r3, [r3]
 800314a:	2b03      	cmp	r3, #3
 800314c:	dd02      	ble.n	8003154 <main+0xd8>
				item_selected = 0;
 800314e:	4b80      	ldr	r3, [pc, #512]	@ (8003350 <main+0x2d4>)
 8003150:	2200      	movs	r2, #0
 8003152:	801a      	strh	r2, [r3, #0]
		}

		if(flag_botao_up)
 8003154:	4b7a      	ldr	r3, [pc, #488]	@ (8003340 <main+0x2c4>)
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d013      	beq.n	8003186 <main+0x10a>
		{
			flag_botao_up = 0;
 800315e:	4b78      	ldr	r3, [pc, #480]	@ (8003340 <main+0x2c4>)
 8003160:	2200      	movs	r2, #0
 8003162:	701a      	strb	r2, [r3, #0]
			item_selected--;
 8003164:	4b7a      	ldr	r3, [pc, #488]	@ (8003350 <main+0x2d4>)
 8003166:	f9b3 3000 	ldrsh.w	r3, [r3]
 800316a:	b29b      	uxth	r3, r3
 800316c:	3b01      	subs	r3, #1
 800316e:	b29b      	uxth	r3, r3
 8003170:	b21a      	sxth	r2, r3
 8003172:	4b77      	ldr	r3, [pc, #476]	@ (8003350 <main+0x2d4>)
 8003174:	801a      	strh	r2, [r3, #0]

			if (item_selected < 0)
 8003176:	4b76      	ldr	r3, [pc, #472]	@ (8003350 <main+0x2d4>)
 8003178:	f9b3 3000 	ldrsh.w	r3, [r3]
 800317c:	2b00      	cmp	r3, #0
 800317e:	da02      	bge.n	8003186 <main+0x10a>
				item_selected = NUM_ITEMS - 1;
 8003180:	4b73      	ldr	r3, [pc, #460]	@ (8003350 <main+0x2d4>)
 8003182:	2203      	movs	r2, #3
 8003184:	801a      	strh	r2, [r3, #0]
		}

		atualiza_Cursor();
 8003186:	f7ff fa6f 	bl	8002668 <atualiza_Cursor>
 800318a:	e308      	b.n	800379e <main+0x722>
	  }

/************************************   TELA ESPECÍFICA  *********************************************/
	  else
	  {
			if (current_screen != ultimo_estado_menu)
 800318c:	4b69      	ldr	r3, [pc, #420]	@ (8003334 <main+0x2b8>)
 800318e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003192:	4b69      	ldr	r3, [pc, #420]	@ (8003338 <main+0x2bc>)
 8003194:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003198:	429a      	cmp	r2, r3
 800319a:	d01d      	beq.n	80031d8 <main+0x15c>
			{
				TFT_Draw_Fill_Rectangle(0, 81, 800, 317, VIVID_BLUE);
 800319c:	f240 431f 	movw	r3, #1055	@ 0x41f
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	f240 133d 	movw	r3, #317	@ 0x13d
 80031a6:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80031aa:	2151      	movs	r1, #81	@ 0x51
 80031ac:	2000      	movs	r0, #0
 80031ae:	f7fe f9b1 	bl	8001514 <TFT_Draw_Fill_Rectangle>
				starter_Screen();
 80031b2:	f7fe ffc3 	bl	800213c <starter_Screen>
				ultimo_estado_menu = current_screen;
 80031b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003334 <main+0x2b8>)
 80031b8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80031bc:	4b5e      	ldr	r3, [pc, #376]	@ (8003338 <main+0x2bc>)
 80031be:	801a      	strh	r2, [r3, #0]
				flag_botao_on = flag_botao_off = flag_botao_up = flag_botao_down = 0;
 80031c0:	2200      	movs	r2, #0
 80031c2:	4b5e      	ldr	r3, [pc, #376]	@ (800333c <main+0x2c0>)
 80031c4:	4611      	mov	r1, r2
 80031c6:	7019      	strb	r1, [r3, #0]
 80031c8:	4b5d      	ldr	r3, [pc, #372]	@ (8003340 <main+0x2c4>)
 80031ca:	4611      	mov	r1, r2
 80031cc:	7019      	strb	r1, [r3, #0]
 80031ce:	4b5d      	ldr	r3, [pc, #372]	@ (8003344 <main+0x2c8>)
 80031d0:	4611      	mov	r1, r2
 80031d2:	7019      	strb	r1, [r3, #0]
 80031d4:	4b5c      	ldr	r3, [pc, #368]	@ (8003348 <main+0x2cc>)
 80031d6:	701a      	strb	r2, [r3, #0]
			}

			/********************* BANHO *************************/
			if(item_selected == 0)
 80031d8:	4b5d      	ldr	r3, [pc, #372]	@ (8003350 <main+0x2d4>)
 80031da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f040 824c 	bne.w	800367c <main+0x600>
			{
				if(flag_estado_banho)
 80031e4:	4b5b      	ldr	r3, [pc, #364]	@ (8003354 <main+0x2d8>)
 80031e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	f000 8102 	beq.w	80033f4 <main+0x378>
				{
					if(!flag_desligar_banho)
 80031f0:	4b59      	ldr	r3, [pc, #356]	@ (8003358 <main+0x2dc>)
 80031f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	f040 80ca 	bne.w	8003390 <main+0x314>
					{
						if(flag_resistencia_ativa)
 80031fc:	4b57      	ldr	r3, [pc, #348]	@ (800335c <main+0x2e0>)
 80031fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d005      	beq.n	8003212 <main+0x196>
						{
							flag_resistencia_ativa = flag_resistencia_ativa;
 8003206:	4b55      	ldr	r3, [pc, #340]	@ (800335c <main+0x2e0>)
 8003208:	f9b3 2000 	ldrsh.w	r2, [r3]
 800320c:	4b53      	ldr	r3, [pc, #332]	@ (800335c <main+0x2e0>)
 800320e:	801a      	strh	r2, [r3, #0]
 8003210:	e047      	b.n	80032a2 <main+0x226>
						}
						else if(!flag_resistencia_ativa && !flag_iniciar_banho)
 8003212:	4b52      	ldr	r3, [pc, #328]	@ (800335c <main+0x2e0>)
 8003214:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d142      	bne.n	80032a2 <main+0x226>
 800321c:	4b50      	ldr	r3, [pc, #320]	@ (8003360 <main+0x2e4>)
 800321e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d13d      	bne.n	80032a2 <main+0x226>
						{
							sprintf(buffer, "%d|25", temp);
 8003226:	4b4f      	ldr	r3, [pc, #316]	@ (8003364 <main+0x2e8>)
 8003228:	881b      	ldrh	r3, [r3, #0]
 800322a:	461a      	mov	r2, r3
 800322c:	494e      	ldr	r1, [pc, #312]	@ (8003368 <main+0x2ec>)
 800322e:	484f      	ldr	r0, [pc, #316]	@ (800336c <main+0x2f0>)
 8003230:	f003 feb6 	bl	8006fa0 <siprintf>
							LCD_Font(551, 310, buffer, _Open_Sans_Bold_24, 1, WHITE);
 8003234:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003238:	9301      	str	r3, [sp, #4]
 800323a:	2301      	movs	r3, #1
 800323c:	9300      	str	r3, [sp, #0]
 800323e:	4b4c      	ldr	r3, [pc, #304]	@ (8003370 <main+0x2f4>)
 8003240:	4a4a      	ldr	r2, [pc, #296]	@ (800336c <main+0x2f0>)
 8003242:	f44f 719b 	mov.w	r1, #310	@ 0x136
 8003246:	f240 2027 	movw	r0, #551	@ 0x227
 800324a:	f7fe feb7 	bl	8001fbc <LCD_Font>
							LCD_Font(631, 307, "c", _Open_Sans_Bold_18, 1, WHITE);
 800324e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003252:	9301      	str	r3, [sp, #4]
 8003254:	2301      	movs	r3, #1
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	4b46      	ldr	r3, [pc, #280]	@ (8003374 <main+0x2f8>)
 800325a:	4a47      	ldr	r2, [pc, #284]	@ (8003378 <main+0x2fc>)
 800325c:	f240 1133 	movw	r1, #307	@ 0x133
 8003260:	f240 2077 	movw	r0, #631	@ 0x277
 8003264:	f7fe feaa 	bl	8001fbc <LCD_Font>
							TFT_Draw_Circle(629, 293, 2, 0, 1, WHITE);
 8003268:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800326c:	9301      	str	r3, [sp, #4]
 800326e:	2301      	movs	r3, #1
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	2300      	movs	r3, #0
 8003274:	2202      	movs	r2, #2
 8003276:	f240 1125 	movw	r1, #293	@ 0x125
 800327a:	f240 2075 	movw	r0, #629	@ 0x275
 800327e:	f7fe f9f5 	bl	800166c <TFT_Draw_Circle>
							LCD_Font(661, 307, "Aquecendo",_Open_Sans_Bold_16, 1, WHITE);
 8003282:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	2301      	movs	r3, #1
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	4b3b      	ldr	r3, [pc, #236]	@ (800337c <main+0x300>)
 800328e:	4a3c      	ldr	r2, [pc, #240]	@ (8003380 <main+0x304>)
 8003290:	f240 1133 	movw	r1, #307	@ 0x133
 8003294:	f240 2095 	movw	r0, #661	@ 0x295
 8003298:	f7fe fe90 	bl	8001fbc <LCD_Font>
							flag_resistencia_ativa = 1;
 800329c:	4b2f      	ldr	r3, [pc, #188]	@ (800335c <main+0x2e0>)
 800329e:	2201      	movs	r2, #1
 80032a0:	801a      	strh	r2, [r3, #0]
						}

						if(flag_botao_on)
 80032a2:	4b29      	ldr	r3, [pc, #164]	@ (8003348 <main+0x2cc>)
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 80f2 	beq.w	8003492 <main+0x416>
						{
							TFT_Draw_Fill_Rectangle(0, 81, 800, 317, VIVID_BLUE);
 80032ae:	f240 431f 	movw	r3, #1055	@ 0x41f
 80032b2:	9300      	str	r3, [sp, #0]
 80032b4:	f240 133d 	movw	r3, #317	@ 0x13d
 80032b8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80032bc:	2151      	movs	r1, #81	@ 0x51
 80032be:	2000      	movs	r0, #0
 80032c0:	f7fe f928 	bl	8001514 <TFT_Draw_Fill_Rectangle>
							LCD_Font(150, 185, "Finalizando...", _Free_Serif_12, 1, WHITE);
 80032c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80032c8:	9301      	str	r3, [sp, #4]
 80032ca:	2301      	movs	r3, #1
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	4b2d      	ldr	r3, [pc, #180]	@ (8003384 <main+0x308>)
 80032d0:	4a2d      	ldr	r2, [pc, #180]	@ (8003388 <main+0x30c>)
 80032d2:	21b9      	movs	r1, #185	@ 0xb9
 80032d4:	2096      	movs	r0, #150	@ 0x96
 80032d6:	f7fe fe71 	bl	8001fbc <LCD_Font>
							TFT_Draw_Fill_Round_Rect(150, 200, 500, 30, 10, GRAYISH_BLUE);
 80032da:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 80032de:	9301      	str	r3, [sp, #4]
 80032e0:	230a      	movs	r3, #10
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	231e      	movs	r3, #30
 80032e6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80032ea:	21c8      	movs	r1, #200	@ 0xc8
 80032ec:	2096      	movs	r0, #150	@ 0x96
 80032ee:	f7fe fd4b 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
							flag_desligar_banho = 1;
 80032f2:	4b19      	ldr	r3, [pc, #100]	@ (8003358 <main+0x2dc>)
 80032f4:	2201      	movs	r2, #1
 80032f6:	801a      	strh	r2, [r3, #0]
							flag_resistencia_ativa = 0;
 80032f8:	4b18      	ldr	r3, [pc, #96]	@ (800335c <main+0x2e0>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	801a      	strh	r2, [r3, #0]
							flag_botao_on = flag_botao_off = flag_botao_up = flag_botao_down = 0;
 80032fe:	2200      	movs	r2, #0
 8003300:	4b0e      	ldr	r3, [pc, #56]	@ (800333c <main+0x2c0>)
 8003302:	4611      	mov	r1, r2
 8003304:	7019      	strb	r1, [r3, #0]
 8003306:	4b0e      	ldr	r3, [pc, #56]	@ (8003340 <main+0x2c4>)
 8003308:	4611      	mov	r1, r2
 800330a:	7019      	strb	r1, [r3, #0]
 800330c:	4b0d      	ldr	r3, [pc, #52]	@ (8003344 <main+0x2c8>)
 800330e:	4611      	mov	r1, r2
 8003310:	7019      	strb	r1, [r3, #0]
 8003312:	4b0d      	ldr	r3, [pc, #52]	@ (8003348 <main+0x2cc>)
 8003314:	701a      	strb	r2, [r3, #0]
							flag_iniciar_banho = 0;
 8003316:	4b12      	ldr	r3, [pc, #72]	@ (8003360 <main+0x2e4>)
 8003318:	2200      	movs	r2, #0
 800331a:	801a      	strh	r2, [r3, #0]
							contador_Iniciar = 0;
 800331c:	4b1b      	ldr	r3, [pc, #108]	@ (800338c <main+0x310>)
 800331e:	2200      	movs	r2, #0
 8003320:	801a      	strh	r2, [r3, #0]

							flag_escrita_tela = 1;
 8003322:	4b0a      	ldr	r3, [pc, #40]	@ (800334c <main+0x2d0>)
 8003324:	2201      	movs	r2, #1
 8003326:	701a      	strb	r2, [r3, #0]
 8003328:	e0b3      	b.n	8003492 <main+0x416>
 800332a:	bf00      	nop
 800332c:	200002bc 	.word	0x200002bc
 8003330:	20000304 	.word	0x20000304
 8003334:	20000260 	.word	0x20000260
 8003338:	20000050 	.word	0x20000050
 800333c:	20000296 	.word	0x20000296
 8003340:	20000295 	.word	0x20000295
 8003344:	20000294 	.word	0x20000294
 8003348:	20000297 	.word	0x20000297
 800334c:	20000054 	.word	0x20000054
 8003350:	20000262 	.word	0x20000262
 8003354:	2000026c 	.word	0x2000026c
 8003358:	2000026e 	.word	0x2000026e
 800335c:	20000270 	.word	0x20000270
 8003360:	2000026a 	.word	0x2000026a
 8003364:	2000005c 	.word	0x2000005c
 8003368:	0800a8b0 	.word	0x0800a8b0
 800336c:	20000298 	.word	0x20000298
 8003370:	0800cbd4 	.word	0x0800cbd4
 8003374:	0800bfb8 	.word	0x0800bfb8
 8003378:	0800a8b8 	.word	0x0800a8b8
 800337c:	0800b77c 	.word	0x0800b77c
 8003380:	0800a8bc 	.word	0x0800a8bc
 8003384:	0801fdd4 	.word	0x0801fdd4
 8003388:	0800a984 	.word	0x0800a984
 800338c:	20000268 	.word	0x20000268
						}
					}
					else
					{
						if(ultimo_contador_Desligar != contador_Desligar && (contador_Desligar % 5 == 0))
 8003390:	4ba5      	ldr	r3, [pc, #660]	@ (8003628 <main+0x5ac>)
 8003392:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003396:	4ba5      	ldr	r3, [pc, #660]	@ (800362c <main+0x5b0>)
 8003398:	f9b3 3000 	ldrsh.w	r3, [r3]
 800339c:	429a      	cmp	r2, r3
 800339e:	d078      	beq.n	8003492 <main+0x416>
 80033a0:	4ba2      	ldr	r3, [pc, #648]	@ (800362c <main+0x5b0>)
 80033a2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80033a6:	4ba2      	ldr	r3, [pc, #648]	@ (8003630 <main+0x5b4>)
 80033a8:	fb83 1302 	smull	r1, r3, r3, r2
 80033ac:	1059      	asrs	r1, r3, #1
 80033ae:	17d3      	asrs	r3, r2, #31
 80033b0:	1ac9      	subs	r1, r1, r3
 80033b2:	460b      	mov	r3, r1
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	440b      	add	r3, r1
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	b21b      	sxth	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d168      	bne.n	8003492 <main+0x416>
						{
							ultimo_contador_Desligar = contador_Desligar;
 80033c0:	4b9a      	ldr	r3, [pc, #616]	@ (800362c <main+0x5b0>)
 80033c2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80033c6:	4b98      	ldr	r3, [pc, #608]	@ (8003628 <main+0x5ac>)
 80033c8:	801a      	strh	r2, [r3, #0]
							uint16_t w = (500 * contador_Desligar) / COUNT_LIM;
 80033ca:	4b98      	ldr	r3, [pc, #608]	@ (800362c <main+0x5b0>)
 80033cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	461a      	mov	r2, r3
 80033d4:	0092      	lsls	r2, r2, #2
 80033d6:	4413      	add	r3, r2
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	80fb      	strh	r3, [r7, #6]
							TFT_Draw_Fill_Round_Rect(150, 200, w, 30, 10, WHITE);
 80033dc:	88fa      	ldrh	r2, [r7, #6]
 80033de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80033e2:	9301      	str	r3, [sp, #4]
 80033e4:	230a      	movs	r3, #10
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	231e      	movs	r3, #30
 80033ea:	21c8      	movs	r1, #200	@ 0xc8
 80033ec:	2096      	movs	r0, #150	@ 0x96
 80033ee:	f7fe fccb 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
 80033f2:	e04e      	b.n	8003492 <main+0x416>
						}
					}
				}
				else
				{
					if (flag_botao_off)
 80033f4:	4b8f      	ldr	r3, [pc, #572]	@ (8003634 <main+0x5b8>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d014      	beq.n	8003428 <main+0x3ac>
					{
						flag_escrita_tela = 1;
 80033fe:	4b8e      	ldr	r3, [pc, #568]	@ (8003638 <main+0x5bc>)
 8003400:	2201      	movs	r2, #1
 8003402:	701a      	strb	r2, [r3, #0]
						flag_botao_off = 0;
 8003404:	4b8b      	ldr	r3, [pc, #556]	@ (8003634 <main+0x5b8>)
 8003406:	2200      	movs	r2, #0
 8003408:	701a      	strb	r2, [r3, #0]
						flag_botao_on = flag_botao_off = flag_botao_up = flag_botao_down = 0;
 800340a:	2200      	movs	r2, #0
 800340c:	4b8b      	ldr	r3, [pc, #556]	@ (800363c <main+0x5c0>)
 800340e:	4611      	mov	r1, r2
 8003410:	7019      	strb	r1, [r3, #0]
 8003412:	4b8b      	ldr	r3, [pc, #556]	@ (8003640 <main+0x5c4>)
 8003414:	4611      	mov	r1, r2
 8003416:	7019      	strb	r1, [r3, #0]
 8003418:	4b86      	ldr	r3, [pc, #536]	@ (8003634 <main+0x5b8>)
 800341a:	4611      	mov	r1, r2
 800341c:	7019      	strb	r1, [r3, #0]
 800341e:	4b89      	ldr	r3, [pc, #548]	@ (8003644 <main+0x5c8>)
 8003420:	701a      	strb	r2, [r3, #0]
						current_screen = 0;
 8003422:	4b89      	ldr	r3, [pc, #548]	@ (8003648 <main+0x5cc>)
 8003424:	2200      	movs	r2, #0
 8003426:	801a      	strh	r2, [r3, #0]
					}

					if(flag_botao_on && !flag_estado_banho && !flag_desligar_banho)
 8003428:	4b86      	ldr	r3, [pc, #536]	@ (8003644 <main+0x5c8>)
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d02f      	beq.n	8003492 <main+0x416>
 8003432:	4b86      	ldr	r3, [pc, #536]	@ (800364c <main+0x5d0>)
 8003434:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d12a      	bne.n	8003492 <main+0x416>
 800343c:	4b84      	ldr	r3, [pc, #528]	@ (8003650 <main+0x5d4>)
 800343e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d125      	bne.n	8003492 <main+0x416>
					{
						flag_botao_on = 0;
 8003446:	4b7f      	ldr	r3, [pc, #508]	@ (8003644 <main+0x5c8>)
 8003448:	2200      	movs	r2, #0
 800344a:	701a      	strb	r2, [r3, #0]
						flag_escrita_tela = 1;
 800344c:	4b7a      	ldr	r3, [pc, #488]	@ (8003638 <main+0x5bc>)
 800344e:	2201      	movs	r2, #1
 8003450:	701a      	strb	r2, [r3, #0]
						flag_iniciar_banho = 1;
 8003452:	4b80      	ldr	r3, [pc, #512]	@ (8003654 <main+0x5d8>)
 8003454:	2201      	movs	r2, #1
 8003456:	801a      	strh	r2, [r3, #0]
						flag_estado_banho = 1;
 8003458:	4b7c      	ldr	r3, [pc, #496]	@ (800364c <main+0x5d0>)
 800345a:	2201      	movs	r2, #1
 800345c:	801a      	strh	r2, [r3, #0]
						TFT_Draw_Bitmap(603, 337, RECIRCULACAO_WIDTH, RECIRCULACAO_HEIGHT, recirculacao_bitmap, WHITE);
 800345e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003462:	9301      	str	r3, [sp, #4]
 8003464:	4b7c      	ldr	r3, [pc, #496]	@ (8003658 <main+0x5dc>)
 8003466:	9300      	str	r3, [sp, #0]
 8003468:	231b      	movs	r3, #27
 800346a:	2215      	movs	r2, #21
 800346c:	f240 1151 	movw	r1, #337	@ 0x151
 8003470:	f240 205b 	movw	r0, #603	@ 0x25b
 8003474:	f7fe fe1c 	bl	80020b0 <TFT_Draw_Bitmap>
						LCD_Font(643, 357, "Recirculando",_Open_Sans_Bold_16, 1, WHITE);
 8003478:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800347c:	9301      	str	r3, [sp, #4]
 800347e:	2301      	movs	r3, #1
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	4b76      	ldr	r3, [pc, #472]	@ (800365c <main+0x5e0>)
 8003484:	4a76      	ldr	r2, [pc, #472]	@ (8003660 <main+0x5e4>)
 8003486:	f240 1165 	movw	r1, #357	@ 0x165
 800348a:	f240 2083 	movw	r0, #643	@ 0x283
 800348e:	f7fe fd95 	bl	8001fbc <LCD_Font>

					}
				}

				if(flag_botao_up)
 8003492:	4b6b      	ldr	r3, [pc, #428]	@ (8003640 <main+0x5c4>)
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d05e      	beq.n	800355a <main+0x4de>
				{
					flag_botao_up = 0;
 800349c:	4b68      	ldr	r3, [pc, #416]	@ (8003640 <main+0x5c4>)
 800349e:	2200      	movs	r2, #0
 80034a0:	701a      	strb	r2, [r3, #0]
					temp++;
 80034a2:	4b70      	ldr	r3, [pc, #448]	@ (8003664 <main+0x5e8>)
 80034a4:	881b      	ldrh	r3, [r3, #0]
 80034a6:	3301      	adds	r3, #1
 80034a8:	b29a      	uxth	r2, r3
 80034aa:	4b6e      	ldr	r3, [pc, #440]	@ (8003664 <main+0x5e8>)
 80034ac:	801a      	strh	r2, [r3, #0]

					if(temp > 42) temp = 42;
 80034ae:	4b6d      	ldr	r3, [pc, #436]	@ (8003664 <main+0x5e8>)
 80034b0:	881b      	ldrh	r3, [r3, #0]
 80034b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80034b4:	d903      	bls.n	80034be <main+0x442>
 80034b6:	4b6b      	ldr	r3, [pc, #428]	@ (8003664 <main+0x5e8>)
 80034b8:	222a      	movs	r2, #42	@ 0x2a
 80034ba:	801a      	strh	r2, [r3, #0]
 80034bc:	e04d      	b.n	800355a <main+0x4de>

					else
					{
						TFT_Draw_Fill_Rectangle(160, 185, 150, 100, VIVID_BLUE);
 80034be:	f240 431f 	movw	r3, #1055	@ 0x41f
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	2364      	movs	r3, #100	@ 0x64
 80034c6:	2296      	movs	r2, #150	@ 0x96
 80034c8:	21b9      	movs	r1, #185	@ 0xb9
 80034ca:	20a0      	movs	r0, #160	@ 0xa0
 80034cc:	f7fe f822 	bl	8001514 <TFT_Draw_Fill_Rectangle>
						sprintf(buffer, "%d", temp);
 80034d0:	4b64      	ldr	r3, [pc, #400]	@ (8003664 <main+0x5e8>)
 80034d2:	881b      	ldrh	r3, [r3, #0]
 80034d4:	461a      	mov	r2, r3
 80034d6:	4964      	ldr	r1, [pc, #400]	@ (8003668 <main+0x5ec>)
 80034d8:	4864      	ldr	r0, [pc, #400]	@ (800366c <main+0x5f0>)
 80034da:	f003 fd61 	bl	8006fa0 <siprintf>
						LCD_Font(160, 280, buffer,_Open_Sans_Bold_128, 1, WHITE);
 80034de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80034e2:	9301      	str	r3, [sp, #4]
 80034e4:	2301      	movs	r3, #1
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	4b61      	ldr	r3, [pc, #388]	@ (8003670 <main+0x5f4>)
 80034ea:	4a60      	ldr	r2, [pc, #384]	@ (800366c <main+0x5f0>)
 80034ec:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80034f0:	20a0      	movs	r0, #160	@ 0xa0
 80034f2:	f7fe fd63 	bl	8001fbc <LCD_Font>

						TFT_Draw_Fill_Rectangle(546, 290, 35, 30, VIVID_BLUE);
 80034f6:	f240 431f 	movw	r3, #1055	@ 0x41f
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	231e      	movs	r3, #30
 80034fe:	2223      	movs	r2, #35	@ 0x23
 8003500:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8003504:	f240 2022 	movw	r0, #546	@ 0x222
 8003508:	f7fe f804 	bl	8001514 <TFT_Draw_Fill_Rectangle>
						sprintf(buffer, "%d", temp);
 800350c:	4b55      	ldr	r3, [pc, #340]	@ (8003664 <main+0x5e8>)
 800350e:	881b      	ldrh	r3, [r3, #0]
 8003510:	461a      	mov	r2, r3
 8003512:	4955      	ldr	r1, [pc, #340]	@ (8003668 <main+0x5ec>)
 8003514:	4855      	ldr	r0, [pc, #340]	@ (800366c <main+0x5f0>)
 8003516:	f003 fd43 	bl	8006fa0 <siprintf>

						if(flag_resistencia_ativa) LCD_Font(551, 310, buffer, _Open_Sans_Bold_24, 1, WHITE);
 800351a:	4b56      	ldr	r3, [pc, #344]	@ (8003674 <main+0x5f8>)
 800351c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00d      	beq.n	8003540 <main+0x4c4>
 8003524:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003528:	9301      	str	r3, [sp, #4]
 800352a:	2301      	movs	r3, #1
 800352c:	9300      	str	r3, [sp, #0]
 800352e:	4b52      	ldr	r3, [pc, #328]	@ (8003678 <main+0x5fc>)
 8003530:	4a4e      	ldr	r2, [pc, #312]	@ (800366c <main+0x5f0>)
 8003532:	f44f 719b 	mov.w	r1, #310	@ 0x136
 8003536:	f240 2027 	movw	r0, #551	@ 0x227
 800353a:	f7fe fd3f 	bl	8001fbc <LCD_Font>
 800353e:	e00c      	b.n	800355a <main+0x4de>
						else LCD_Font(551, 310, buffer, _Open_Sans_Bold_24, 1, GRAYISH_BLUE);
 8003540:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 8003544:	9301      	str	r3, [sp, #4]
 8003546:	2301      	movs	r3, #1
 8003548:	9300      	str	r3, [sp, #0]
 800354a:	4b4b      	ldr	r3, [pc, #300]	@ (8003678 <main+0x5fc>)
 800354c:	4a47      	ldr	r2, [pc, #284]	@ (800366c <main+0x5f0>)
 800354e:	f44f 719b 	mov.w	r1, #310	@ 0x136
 8003552:	f240 2027 	movw	r0, #551	@ 0x227
 8003556:	f7fe fd31 	bl	8001fbc <LCD_Font>
					}
				}

				if(flag_botao_down)
 800355a:	4b38      	ldr	r3, [pc, #224]	@ (800363c <main+0x5c0>)
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	b2db      	uxtb	r3, r3
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 811c 	beq.w	800379e <main+0x722>
				{
					flag_botao_down = 0;
 8003566:	4b35      	ldr	r3, [pc, #212]	@ (800363c <main+0x5c0>)
 8003568:	2200      	movs	r2, #0
 800356a:	701a      	strb	r2, [r3, #0]
					temp--;
 800356c:	4b3d      	ldr	r3, [pc, #244]	@ (8003664 <main+0x5e8>)
 800356e:	881b      	ldrh	r3, [r3, #0]
 8003570:	3b01      	subs	r3, #1
 8003572:	b29a      	uxth	r2, r3
 8003574:	4b3b      	ldr	r3, [pc, #236]	@ (8003664 <main+0x5e8>)
 8003576:	801a      	strh	r2, [r3, #0]

					if(temp < 36) temp = 36;
 8003578:	4b3a      	ldr	r3, [pc, #232]	@ (8003664 <main+0x5e8>)
 800357a:	881b      	ldrh	r3, [r3, #0]
 800357c:	2b23      	cmp	r3, #35	@ 0x23
 800357e:	d803      	bhi.n	8003588 <main+0x50c>
 8003580:	4b38      	ldr	r3, [pc, #224]	@ (8003664 <main+0x5e8>)
 8003582:	2224      	movs	r2, #36	@ 0x24
 8003584:	801a      	strh	r2, [r3, #0]
 8003586:	e10a      	b.n	800379e <main+0x722>

					else
					{
						TFT_Draw_Fill_Rectangle(160, 185, 150, 100, VIVID_BLUE);
 8003588:	f240 431f 	movw	r3, #1055	@ 0x41f
 800358c:	9300      	str	r3, [sp, #0]
 800358e:	2364      	movs	r3, #100	@ 0x64
 8003590:	2296      	movs	r2, #150	@ 0x96
 8003592:	21b9      	movs	r1, #185	@ 0xb9
 8003594:	20a0      	movs	r0, #160	@ 0xa0
 8003596:	f7fd ffbd 	bl	8001514 <TFT_Draw_Fill_Rectangle>
						sprintf(buffer, "%d", temp);
 800359a:	4b32      	ldr	r3, [pc, #200]	@ (8003664 <main+0x5e8>)
 800359c:	881b      	ldrh	r3, [r3, #0]
 800359e:	461a      	mov	r2, r3
 80035a0:	4931      	ldr	r1, [pc, #196]	@ (8003668 <main+0x5ec>)
 80035a2:	4832      	ldr	r0, [pc, #200]	@ (800366c <main+0x5f0>)
 80035a4:	f003 fcfc 	bl	8006fa0 <siprintf>
						LCD_Font(160, 280, buffer,_Open_Sans_Bold_128, 1, WHITE);
 80035a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80035ac:	9301      	str	r3, [sp, #4]
 80035ae:	2301      	movs	r3, #1
 80035b0:	9300      	str	r3, [sp, #0]
 80035b2:	4b2f      	ldr	r3, [pc, #188]	@ (8003670 <main+0x5f4>)
 80035b4:	4a2d      	ldr	r2, [pc, #180]	@ (800366c <main+0x5f0>)
 80035b6:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80035ba:	20a0      	movs	r0, #160	@ 0xa0
 80035bc:	f7fe fcfe 	bl	8001fbc <LCD_Font>

						TFT_Draw_Fill_Rectangle(546, 290, 35, 30, VIVID_BLUE);
 80035c0:	f240 431f 	movw	r3, #1055	@ 0x41f
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	231e      	movs	r3, #30
 80035c8:	2223      	movs	r2, #35	@ 0x23
 80035ca:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80035ce:	f240 2022 	movw	r0, #546	@ 0x222
 80035d2:	f7fd ff9f 	bl	8001514 <TFT_Draw_Fill_Rectangle>
						sprintf(buffer, "%d", temp);
 80035d6:	4b23      	ldr	r3, [pc, #140]	@ (8003664 <main+0x5e8>)
 80035d8:	881b      	ldrh	r3, [r3, #0]
 80035da:	461a      	mov	r2, r3
 80035dc:	4922      	ldr	r1, [pc, #136]	@ (8003668 <main+0x5ec>)
 80035de:	4823      	ldr	r0, [pc, #140]	@ (800366c <main+0x5f0>)
 80035e0:	f003 fcde 	bl	8006fa0 <siprintf>

						if(flag_resistencia_ativa) LCD_Font(551, 310, buffer, _Open_Sans_Bold_24, 1, WHITE);
 80035e4:	4b23      	ldr	r3, [pc, #140]	@ (8003674 <main+0x5f8>)
 80035e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00d      	beq.n	800360a <main+0x58e>
 80035ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80035f2:	9301      	str	r3, [sp, #4]
 80035f4:	2301      	movs	r3, #1
 80035f6:	9300      	str	r3, [sp, #0]
 80035f8:	4b1f      	ldr	r3, [pc, #124]	@ (8003678 <main+0x5fc>)
 80035fa:	4a1c      	ldr	r2, [pc, #112]	@ (800366c <main+0x5f0>)
 80035fc:	f44f 719b 	mov.w	r1, #310	@ 0x136
 8003600:	f240 2027 	movw	r0, #551	@ 0x227
 8003604:	f7fe fcda 	bl	8001fbc <LCD_Font>
 8003608:	e0c9      	b.n	800379e <main+0x722>
						else LCD_Font(551, 310, buffer, _Open_Sans_Bold_24, 1, GRAYISH_BLUE);
 800360a:	f647 53ff 	movw	r3, #32255	@ 0x7dff
 800360e:	9301      	str	r3, [sp, #4]
 8003610:	2301      	movs	r3, #1
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	4b18      	ldr	r3, [pc, #96]	@ (8003678 <main+0x5fc>)
 8003616:	4a15      	ldr	r2, [pc, #84]	@ (800366c <main+0x5f0>)
 8003618:	f44f 719b 	mov.w	r1, #310	@ 0x136
 800361c:	f240 2027 	movw	r0, #551	@ 0x227
 8003620:	f7fe fccc 	bl	8001fbc <LCD_Font>
 8003624:	e0bb      	b.n	800379e <main+0x722>
 8003626:	bf00      	nop
 8003628:	20000266 	.word	0x20000266
 800362c:	20000264 	.word	0x20000264
 8003630:	66666667 	.word	0x66666667
 8003634:	20000294 	.word	0x20000294
 8003638:	20000054 	.word	0x20000054
 800363c:	20000296 	.word	0x20000296
 8003640:	20000295 	.word	0x20000295
 8003644:	20000297 	.word	0x20000297
 8003648:	20000260 	.word	0x20000260
 800364c:	2000026c 	.word	0x2000026c
 8003650:	2000026e 	.word	0x2000026e
 8003654:	2000026a 	.word	0x2000026a
 8003658:	08020d68 	.word	0x08020d68
 800365c:	0800b77c 	.word	0x0800b77c
 8003660:	0800a8c8 	.word	0x0800a8c8
 8003664:	2000005c 	.word	0x2000005c
 8003668:	0800a840 	.word	0x0800a840
 800366c:	20000298 	.word	0x20000298
 8003670:	0801f3a0 	.word	0x0801f3a0
 8003674:	20000270 	.word	0x20000270
 8003678:	0800cbd4 	.word	0x0800cbd4
					}
				}
			}

			/********************* ABASTECIMENTO *************************/
			else if(item_selected == 1)
 800367c:	4b49      	ldr	r3, [pc, #292]	@ (80037a4 <main+0x728>)
 800367e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d14c      	bne.n	8003720 <main+0x6a4>
			{
				if(flag_estado_abastecimento)
 8003686:	4b48      	ldr	r3, [pc, #288]	@ (80037a8 <main+0x72c>)
 8003688:	f9b3 3000 	ldrsh.w	r3, [r3]
 800368c:	2b00      	cmp	r3, #0
 800368e:	f040 8086 	bne.w	800379e <main+0x722>
				{

				}
				else
				{
					if (flag_botao_off)
 8003692:	4b46      	ldr	r3, [pc, #280]	@ (80037ac <main+0x730>)
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	b2db      	uxtb	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	d014      	beq.n	80036c6 <main+0x64a>
					{
						flag_escrita_tela = 1;
 800369c:	4b44      	ldr	r3, [pc, #272]	@ (80037b0 <main+0x734>)
 800369e:	2201      	movs	r2, #1
 80036a0:	701a      	strb	r2, [r3, #0]
						flag_botao_off = 0;
 80036a2:	4b42      	ldr	r3, [pc, #264]	@ (80037ac <main+0x730>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	701a      	strb	r2, [r3, #0]
						flag_botao_on = flag_botao_off = flag_botao_up = flag_botao_down = 0;
 80036a8:	2200      	movs	r2, #0
 80036aa:	4b42      	ldr	r3, [pc, #264]	@ (80037b4 <main+0x738>)
 80036ac:	4611      	mov	r1, r2
 80036ae:	7019      	strb	r1, [r3, #0]
 80036b0:	4b41      	ldr	r3, [pc, #260]	@ (80037b8 <main+0x73c>)
 80036b2:	4611      	mov	r1, r2
 80036b4:	7019      	strb	r1, [r3, #0]
 80036b6:	4b3d      	ldr	r3, [pc, #244]	@ (80037ac <main+0x730>)
 80036b8:	4611      	mov	r1, r2
 80036ba:	7019      	strb	r1, [r3, #0]
 80036bc:	4b3f      	ldr	r3, [pc, #252]	@ (80037bc <main+0x740>)
 80036be:	701a      	strb	r2, [r3, #0]
						current_screen = 0;
 80036c0:	4b3f      	ldr	r3, [pc, #252]	@ (80037c0 <main+0x744>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	801a      	strh	r2, [r3, #0]
					}

					if(flag_botao_on)
 80036c6:	4b3d      	ldr	r3, [pc, #244]	@ (80037bc <main+0x740>)
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d066      	beq.n	800379e <main+0x722>
					{
						flag_botao_on = flag_botao_off = flag_botao_up = flag_botao_down = 0;
 80036d0:	2200      	movs	r2, #0
 80036d2:	4b38      	ldr	r3, [pc, #224]	@ (80037b4 <main+0x738>)
 80036d4:	4611      	mov	r1, r2
 80036d6:	7019      	strb	r1, [r3, #0]
 80036d8:	4b37      	ldr	r3, [pc, #220]	@ (80037b8 <main+0x73c>)
 80036da:	4611      	mov	r1, r2
 80036dc:	7019      	strb	r1, [r3, #0]
 80036de:	4b33      	ldr	r3, [pc, #204]	@ (80037ac <main+0x730>)
 80036e0:	4611      	mov	r1, r2
 80036e2:	7019      	strb	r1, [r3, #0]
 80036e4:	4b35      	ldr	r3, [pc, #212]	@ (80037bc <main+0x740>)
 80036e6:	701a      	strb	r2, [r3, #0]
						flag_estado_abastecimento = 1;
 80036e8:	4b2f      	ldr	r3, [pc, #188]	@ (80037a8 <main+0x72c>)
 80036ea:	2201      	movs	r2, #1
 80036ec:	801a      	strh	r2, [r3, #0]
						TFT_Draw_Fill_Round_Rect(200, 300, 150, 25, 5, GREEN);
 80036ee:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80036f2:	9301      	str	r3, [sp, #4]
 80036f4:	2305      	movs	r3, #5
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	2319      	movs	r3, #25
 80036fa:	2296      	movs	r2, #150	@ 0x96
 80036fc:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8003700:	20c8      	movs	r0, #200	@ 0xc8
 8003702:	f7fe fb41 	bl	8001d88 <TFT_Draw_Fill_Round_Rect>
						LCD_Font(233, 316, "Abastecendo", _Open_Sans_Bold_14, 1, VIVID_BLUE);
 8003706:	f240 431f 	movw	r3, #1055	@ 0x41f
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	2301      	movs	r3, #1
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	4b2c      	ldr	r3, [pc, #176]	@ (80037c4 <main+0x748>)
 8003712:	4a2d      	ldr	r2, [pc, #180]	@ (80037c8 <main+0x74c>)
 8003714:	f44f 719e 	mov.w	r1, #316	@ 0x13c
 8003718:	20e9      	movs	r0, #233	@ 0xe9
 800371a:	f7fe fc4f 	bl	8001fbc <LCD_Font>
 800371e:	e03e      	b.n	800379e <main+0x722>
				}

			}

			/********************* DRENAGEM *************************/
			else if(item_selected == 2)
 8003720:	4b20      	ldr	r3, [pc, #128]	@ (80037a4 <main+0x728>)
 8003722:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003726:	2b02      	cmp	r3, #2
 8003728:	d11a      	bne.n	8003760 <main+0x6e4>
			{
				if (flag_botao_off)
 800372a:	4b20      	ldr	r3, [pc, #128]	@ (80037ac <main+0x730>)
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b00      	cmp	r3, #0
 8003732:	d034      	beq.n	800379e <main+0x722>
				{
					flag_escrita_tela = 1;
 8003734:	4b1e      	ldr	r3, [pc, #120]	@ (80037b0 <main+0x734>)
 8003736:	2201      	movs	r2, #1
 8003738:	701a      	strb	r2, [r3, #0]
					flag_botao_off = 0;
 800373a:	4b1c      	ldr	r3, [pc, #112]	@ (80037ac <main+0x730>)
 800373c:	2200      	movs	r2, #0
 800373e:	701a      	strb	r2, [r3, #0]
					flag_botao_on = flag_botao_off = flag_botao_up = flag_botao_down = 0;
 8003740:	2200      	movs	r2, #0
 8003742:	4b1c      	ldr	r3, [pc, #112]	@ (80037b4 <main+0x738>)
 8003744:	4611      	mov	r1, r2
 8003746:	7019      	strb	r1, [r3, #0]
 8003748:	4b1b      	ldr	r3, [pc, #108]	@ (80037b8 <main+0x73c>)
 800374a:	4611      	mov	r1, r2
 800374c:	7019      	strb	r1, [r3, #0]
 800374e:	4b17      	ldr	r3, [pc, #92]	@ (80037ac <main+0x730>)
 8003750:	4611      	mov	r1, r2
 8003752:	7019      	strb	r1, [r3, #0]
 8003754:	4b19      	ldr	r3, [pc, #100]	@ (80037bc <main+0x740>)
 8003756:	701a      	strb	r2, [r3, #0]
					current_screen = 0;
 8003758:	4b19      	ldr	r3, [pc, #100]	@ (80037c0 <main+0x744>)
 800375a:	2200      	movs	r2, #0
 800375c:	801a      	strh	r2, [r3, #0]
 800375e:	e01e      	b.n	800379e <main+0x722>
				}
			}

			/********************* CONFIGURAÇÃO *************************/
			else if(item_selected == 3)
 8003760:	4b10      	ldr	r3, [pc, #64]	@ (80037a4 <main+0x728>)
 8003762:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003766:	2b03      	cmp	r3, #3
 8003768:	d119      	bne.n	800379e <main+0x722>
			{
				if (flag_botao_off)
 800376a:	4b10      	ldr	r3, [pc, #64]	@ (80037ac <main+0x730>)
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b00      	cmp	r3, #0
 8003772:	d014      	beq.n	800379e <main+0x722>
				{
					flag_escrita_tela = 1;
 8003774:	4b0e      	ldr	r3, [pc, #56]	@ (80037b0 <main+0x734>)
 8003776:	2201      	movs	r2, #1
 8003778:	701a      	strb	r2, [r3, #0]
					flag_botao_off = 0;
 800377a:	4b0c      	ldr	r3, [pc, #48]	@ (80037ac <main+0x730>)
 800377c:	2200      	movs	r2, #0
 800377e:	701a      	strb	r2, [r3, #0]
					flag_botao_on = flag_botao_off = flag_botao_up = flag_botao_down = 0;
 8003780:	2200      	movs	r2, #0
 8003782:	4b0c      	ldr	r3, [pc, #48]	@ (80037b4 <main+0x738>)
 8003784:	4611      	mov	r1, r2
 8003786:	7019      	strb	r1, [r3, #0]
 8003788:	4b0b      	ldr	r3, [pc, #44]	@ (80037b8 <main+0x73c>)
 800378a:	4611      	mov	r1, r2
 800378c:	7019      	strb	r1, [r3, #0]
 800378e:	4b07      	ldr	r3, [pc, #28]	@ (80037ac <main+0x730>)
 8003790:	4611      	mov	r1, r2
 8003792:	7019      	strb	r1, [r3, #0]
 8003794:	4b09      	ldr	r3, [pc, #36]	@ (80037bc <main+0x740>)
 8003796:	701a      	strb	r2, [r3, #0]
					current_screen = 0;
 8003798:	4b09      	ldr	r3, [pc, #36]	@ (80037c0 <main+0x744>)
 800379a:	2200      	movs	r2, #0
 800379c:	801a      	strh	r2, [r3, #0]
				}
			}

	  }

		header_fotter();
 800379e:	f7ff f8c9 	bl	8002934 <header_fotter>
	  if(current_screen == 0){
 80037a2:	e488      	b.n	80030b6 <main+0x3a>
 80037a4:	20000262 	.word	0x20000262
 80037a8:	20000272 	.word	0x20000272
 80037ac:	20000294 	.word	0x20000294
 80037b0:	20000054 	.word	0x20000054
 80037b4:	20000296 	.word	0x20000296
 80037b8:	20000295 	.word	0x20000295
 80037bc:	20000297 	.word	0x20000297
 80037c0:	20000260 	.word	0x20000260
 80037c4:	0800aff8 	.word	0x0800aff8
 80037c8:	0800a994 	.word	0x0800a994

080037cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b094      	sub	sp, #80	@ 0x50
 80037d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037d2:	f107 0320 	add.w	r3, r7, #32
 80037d6:	2230      	movs	r2, #48	@ 0x30
 80037d8:	2100      	movs	r1, #0
 80037da:	4618      	mov	r0, r3
 80037dc:	f003 fc45 	bl	800706a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037e0:	f107 030c 	add.w	r3, r7, #12
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	605a      	str	r2, [r3, #4]
 80037ea:	609a      	str	r2, [r3, #8]
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80037f0:	2300      	movs	r3, #0
 80037f2:	60bb      	str	r3, [r7, #8]
 80037f4:	4b28      	ldr	r3, [pc, #160]	@ (8003898 <SystemClock_Config+0xcc>)
 80037f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f8:	4a27      	ldr	r2, [pc, #156]	@ (8003898 <SystemClock_Config+0xcc>)
 80037fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8003800:	4b25      	ldr	r3, [pc, #148]	@ (8003898 <SystemClock_Config+0xcc>)
 8003802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003804:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003808:	60bb      	str	r3, [r7, #8]
 800380a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800380c:	2300      	movs	r3, #0
 800380e:	607b      	str	r3, [r7, #4]
 8003810:	4b22      	ldr	r3, [pc, #136]	@ (800389c <SystemClock_Config+0xd0>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a21      	ldr	r2, [pc, #132]	@ (800389c <SystemClock_Config+0xd0>)
 8003816:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800381a:	6013      	str	r3, [r2, #0]
 800381c:	4b1f      	ldr	r3, [pc, #124]	@ (800389c <SystemClock_Config+0xd0>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003824:	607b      	str	r3, [r7, #4]
 8003826:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003828:	2302      	movs	r3, #2
 800382a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800382c:	2301      	movs	r3, #1
 800382e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003830:	2310      	movs	r3, #16
 8003832:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003834:	2302      	movs	r3, #2
 8003836:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003838:	2300      	movs	r3, #0
 800383a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800383c:	2308      	movs	r3, #8
 800383e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003840:	23a8      	movs	r3, #168	@ 0xa8
 8003842:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003844:	2302      	movs	r3, #2
 8003846:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003848:	2304      	movs	r3, #4
 800384a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800384c:	f107 0320 	add.w	r3, r7, #32
 8003850:	4618      	mov	r0, r3
 8003852:	f000 ffdb 	bl	800480c <HAL_RCC_OscConfig>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800385c:	f000 fa3a 	bl	8003cd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003860:	230f      	movs	r3, #15
 8003862:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003864:	2302      	movs	r3, #2
 8003866:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003868:	2300      	movs	r3, #0
 800386a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800386c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003870:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003872:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003876:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003878:	f107 030c 	add.w	r3, r7, #12
 800387c:	2105      	movs	r1, #5
 800387e:	4618      	mov	r0, r3
 8003880:	f001 fa3c 	bl	8004cfc <HAL_RCC_ClockConfig>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800388a:	f000 fa23 	bl	8003cd4 <Error_Handler>
  }
}
 800388e:	bf00      	nop
 8003890:	3750      	adds	r7, #80	@ 0x50
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	40023800 	.word	0x40023800
 800389c:	40007000 	.word	0x40007000

080038a0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038a6:	463b      	mov	r3, r7
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]
 80038ac:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80038ae:	4b15      	ldr	r3, [pc, #84]	@ (8003904 <MX_TIM7_Init+0x64>)
 80038b0:	4a15      	ldr	r2, [pc, #84]	@ (8003908 <MX_TIM7_Init+0x68>)
 80038b2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8399;
 80038b4:	4b13      	ldr	r3, [pc, #76]	@ (8003904 <MX_TIM7_Init+0x64>)
 80038b6:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80038ba:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038bc:	4b11      	ldr	r3, [pc, #68]	@ (8003904 <MX_TIM7_Init+0x64>)
 80038be:	2200      	movs	r2, #0
 80038c0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 80038c2:	4b10      	ldr	r3, [pc, #64]	@ (8003904 <MX_TIM7_Init+0x64>)
 80038c4:	2231      	movs	r2, #49	@ 0x31
 80038c6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003904 <MX_TIM7_Init+0x64>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80038ce:	480d      	ldr	r0, [pc, #52]	@ (8003904 <MX_TIM7_Init+0x64>)
 80038d0:	f001 fc3c 	bl	800514c <HAL_TIM_Base_Init>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80038da:	f000 f9fb 	bl	8003cd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038de:	2300      	movs	r3, #0
 80038e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038e2:	2300      	movs	r3, #0
 80038e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80038e6:	463b      	mov	r3, r7
 80038e8:	4619      	mov	r1, r3
 80038ea:	4806      	ldr	r0, [pc, #24]	@ (8003904 <MX_TIM7_Init+0x64>)
 80038ec:	f002 f80e 	bl	800590c <HAL_TIMEx_MasterConfigSynchronization>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80038f6:	f000 f9ed 	bl	8003cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80038fa:	bf00      	nop
 80038fc:	3708      	adds	r7, #8
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	200002bc 	.word	0x200002bc
 8003908:	40001400 	.word	0x40001400

0800390c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003912:	463b      	mov	r3, r7
 8003914:	2200      	movs	r2, #0
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	605a      	str	r2, [r3, #4]
 800391a:	609a      	str	r2, [r3, #8]
 800391c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800391e:	4b16      	ldr	r3, [pc, #88]	@ (8003978 <MX_TIM9_Init+0x6c>)
 8003920:	4a16      	ldr	r2, [pc, #88]	@ (800397c <MX_TIM9_Init+0x70>)
 8003922:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 16799;
 8003924:	4b14      	ldr	r3, [pc, #80]	@ (8003978 <MX_TIM9_Init+0x6c>)
 8003926:	f244 129f 	movw	r2, #16799	@ 0x419f
 800392a:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800392c:	4b12      	ldr	r3, [pc, #72]	@ (8003978 <MX_TIM9_Init+0x6c>)
 800392e:	2200      	movs	r2, #0
 8003930:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1999;
 8003932:	4b11      	ldr	r3, [pc, #68]	@ (8003978 <MX_TIM9_Init+0x6c>)
 8003934:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8003938:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800393a:	4b0f      	ldr	r3, [pc, #60]	@ (8003978 <MX_TIM9_Init+0x6c>)
 800393c:	2200      	movs	r2, #0
 800393e:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003940:	4b0d      	ldr	r3, [pc, #52]	@ (8003978 <MX_TIM9_Init+0x6c>)
 8003942:	2200      	movs	r2, #0
 8003944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003946:	480c      	ldr	r0, [pc, #48]	@ (8003978 <MX_TIM9_Init+0x6c>)
 8003948:	f001 fc00 	bl	800514c <HAL_TIM_Base_Init>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8003952:	f000 f9bf 	bl	8003cd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003956:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800395a:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800395c:	463b      	mov	r3, r7
 800395e:	4619      	mov	r1, r3
 8003960:	4805      	ldr	r0, [pc, #20]	@ (8003978 <MX_TIM9_Init+0x6c>)
 8003962:	f001 fda3 	bl	80054ac <HAL_TIM_ConfigClockSource>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 800396c:	f000 f9b2 	bl	8003cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8003970:	bf00      	nop
 8003972:	3710      	adds	r7, #16
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	20000304 	.word	0x20000304
 800397c:	40014000 	.word	0x40014000

08003980 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003984:	4b10      	ldr	r3, [pc, #64]	@ (80039c8 <MX_USART1_UART_Init+0x48>)
 8003986:	4a11      	ldr	r2, [pc, #68]	@ (80039cc <MX_USART1_UART_Init+0x4c>)
 8003988:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 800398a:	4b0f      	ldr	r3, [pc, #60]	@ (80039c8 <MX_USART1_UART_Init+0x48>)
 800398c:	4a10      	ldr	r2, [pc, #64]	@ (80039d0 <MX_USART1_UART_Init+0x50>)
 800398e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003990:	4b0d      	ldr	r3, [pc, #52]	@ (80039c8 <MX_USART1_UART_Init+0x48>)
 8003992:	2200      	movs	r2, #0
 8003994:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003996:	4b0c      	ldr	r3, [pc, #48]	@ (80039c8 <MX_USART1_UART_Init+0x48>)
 8003998:	2200      	movs	r2, #0
 800399a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800399c:	4b0a      	ldr	r3, [pc, #40]	@ (80039c8 <MX_USART1_UART_Init+0x48>)
 800399e:	2200      	movs	r2, #0
 80039a0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80039a2:	4b09      	ldr	r3, [pc, #36]	@ (80039c8 <MX_USART1_UART_Init+0x48>)
 80039a4:	220c      	movs	r2, #12
 80039a6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039a8:	4b07      	ldr	r3, [pc, #28]	@ (80039c8 <MX_USART1_UART_Init+0x48>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80039ae:	4b06      	ldr	r3, [pc, #24]	@ (80039c8 <MX_USART1_UART_Init+0x48>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80039b4:	4804      	ldr	r0, [pc, #16]	@ (80039c8 <MX_USART1_UART_Init+0x48>)
 80039b6:	f002 f839 	bl	8005a2c <HAL_UART_Init>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 80039c0:	f000 f988 	bl	8003cd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80039c4:	bf00      	nop
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	2000034c 	.word	0x2000034c
 80039cc:	40011000 	.word	0x40011000
 80039d0:	000f4240 	.word	0x000f4240

080039d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b088      	sub	sp, #32
 80039d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039da:	f107 030c 	add.w	r3, r7, #12
 80039de:	2200      	movs	r2, #0
 80039e0:	601a      	str	r2, [r3, #0]
 80039e2:	605a      	str	r2, [r3, #4]
 80039e4:	609a      	str	r2, [r3, #8]
 80039e6:	60da      	str	r2, [r3, #12]
 80039e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	60bb      	str	r3, [r7, #8]
 80039ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003a60 <MX_GPIO_Init+0x8c>)
 80039f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f2:	4a1b      	ldr	r2, [pc, #108]	@ (8003a60 <MX_GPIO_Init+0x8c>)
 80039f4:	f043 0310 	orr.w	r3, r3, #16
 80039f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80039fa:	4b19      	ldr	r3, [pc, #100]	@ (8003a60 <MX_GPIO_Init+0x8c>)
 80039fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fe:	f003 0310 	and.w	r3, r3, #16
 8003a02:	60bb      	str	r3, [r7, #8]
 8003a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	607b      	str	r3, [r7, #4]
 8003a0a:	4b15      	ldr	r3, [pc, #84]	@ (8003a60 <MX_GPIO_Init+0x8c>)
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0e:	4a14      	ldr	r2, [pc, #80]	@ (8003a60 <MX_GPIO_Init+0x8c>)
 8003a10:	f043 0308 	orr.w	r3, r3, #8
 8003a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a16:	4b12      	ldr	r3, [pc, #72]	@ (8003a60 <MX_GPIO_Init+0x8c>)
 8003a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1a:	f003 0308 	and.w	r3, r3, #8
 8003a1e:	607b      	str	r3, [r7, #4]
 8003a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	603b      	str	r3, [r7, #0]
 8003a26:	4b0e      	ldr	r3, [pc, #56]	@ (8003a60 <MX_GPIO_Init+0x8c>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2a:	4a0d      	ldr	r2, [pc, #52]	@ (8003a60 <MX_GPIO_Init+0x8c>)
 8003a2c:	f043 0301 	orr.w	r3, r3, #1
 8003a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a32:	4b0b      	ldr	r3, [pc, #44]	@ (8003a60 <MX_GPIO_Init+0x8c>)
 8003a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	603b      	str	r3, [r7, #0]
 8003a3c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003a3e:	233c      	movs	r3, #60	@ 0x3c
 8003a40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a42:	2300      	movs	r3, #0
 8003a44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a46:	2302      	movs	r3, #2
 8003a48:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a4a:	f107 030c 	add.w	r3, r7, #12
 8003a4e:	4619      	mov	r1, r3
 8003a50:	4804      	ldr	r0, [pc, #16]	@ (8003a64 <MX_GPIO_Init+0x90>)
 8003a52:	f000 fd3f 	bl	80044d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003a56:	bf00      	nop
 8003a58:	3720      	adds	r7, #32
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40021000 	.word	0x40021000

08003a68 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b088      	sub	sp, #32
 8003a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8003a6e:	1d3b      	adds	r3, r7, #4
 8003a70:	2200      	movs	r2, #0
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	605a      	str	r2, [r3, #4]
 8003a76:	609a      	str	r2, [r3, #8]
 8003a78:	60da      	str	r2, [r3, #12]
 8003a7a:	611a      	str	r2, [r3, #16]
 8003a7c:	615a      	str	r2, [r3, #20]
 8003a7e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8003a80:	4b27      	ldr	r3, [pc, #156]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003a82:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8003a86:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003a88:	4b25      	ldr	r3, [pc, #148]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003a8a:	4a26      	ldr	r2, [pc, #152]	@ (8003b24 <MX_FSMC_Init+0xbc>)
 8003a8c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003a8e:	4b24      	ldr	r3, [pc, #144]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8003a94:	4b22      	ldr	r3, [pc, #136]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8003a9a:	4b21      	ldr	r3, [pc, #132]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003aa2:	2210      	movs	r2, #16
 8003aa4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8003aa6:	4b1e      	ldr	r3, [pc, #120]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003aac:	4b1c      	ldr	r3, [pc, #112]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8003ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8003ab8:	4b19      	ldr	r3, [pc, #100]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8003abe:	4b18      	ldr	r3, [pc, #96]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003ac0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003ac4:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8003ac6:	4b16      	ldr	r3, [pc, #88]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8003acc:	4b14      	ldr	r3, [pc, #80]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003ad2:	4b13      	ldr	r3, [pc, #76]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8003ad8:	4b11      	ldr	r3, [pc, #68]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8003ade:	4b10      	ldr	r3, [pc, #64]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 1;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8003ae8:	230f      	movs	r3, #15
 8003aea:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 5;
 8003aec:	2305      	movs	r3, #5
 8003aee:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8003af0:	230f      	movs	r3, #15
 8003af2:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8003af4:	2310      	movs	r3, #16
 8003af6:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003af8:	2311      	movs	r3, #17
 8003afa:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003afc:	2300      	movs	r3, #0
 8003afe:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8003b00:	1d3b      	adds	r3, r7, #4
 8003b02:	2200      	movs	r2, #0
 8003b04:	4619      	mov	r1, r3
 8003b06:	4806      	ldr	r0, [pc, #24]	@ (8003b20 <MX_FSMC_Init+0xb8>)
 8003b08:	f001 fad8 	bl	80050bc <HAL_SRAM_Init>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d001      	beq.n	8003b16 <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8003b12:	f000 f8df 	bl	8003cd4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8003b16:	bf00      	nop
 8003b18:	3720      	adds	r7, #32
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20000394 	.word	0x20000394
 8003b24:	a0000104 	.word	0xa0000104

08003b28 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch) {
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
	USART1->DR = (ch & (uint16_t) 0x01FF);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a09      	ldr	r2, [pc, #36]	@ (8003b58 <__io_putchar+0x30>)
 8003b34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b38:	6053      	str	r3, [r2, #4]
	while (!(USART1->SR & USART_SR_TXE))
 8003b3a:	bf00      	nop
 8003b3c:	4b06      	ldr	r3, [pc, #24]	@ (8003b58 <__io_putchar+0x30>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0f9      	beq.n	8003b3c <__io_putchar+0x14>
		; //espera pelo fim da transmissão do caractere para evitar a segunda transmissão antes da primeira ser concluída
	return ch;
 8003b48:	687b      	ldr	r3, [r7, #4]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	370c      	adds	r7, #12
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	40011000 	.word	0x40011000

08003b5c <__io_getchar>:

int __io_getchar(void) {
 8003b5c:	b480      	push	{r7}
 8003b5e:	af00      	add	r7, sp, #0
	return (uint16_t) (USART1->DR & (uint16_t) 0x01FF);
 8003b60:	4b04      	ldr	r3, [pc, #16]	@ (8003b74 <__io_getchar+0x18>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr
 8003b74:	40011000 	.word	0x40011000

08003b78 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b086      	sub	sp, #24
 8003b7c:	af02      	add	r7, sp, #8
 8003b7e:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM7)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a46      	ldr	r2, [pc, #280]	@ (8003ca0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d134      	bne.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x7c>
	{
		int8_t botao_selecionado = scan_membrana();
 8003b8a:	f7ff fa1b 	bl	8002fc4 <scan_membrana>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	73fb      	strb	r3, [r7, #15]
		if(botao_selecionado != -1){
 8003b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b9a:	d02b      	beq.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x7c>

			switch(botao_selecionado){
 8003b9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	2b09      	cmp	r3, #9
 8003ba4:	d826      	bhi.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x7c>
 8003ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8003bac <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bac:	08003bdd 	.word	0x08003bdd
 8003bb0:	08003be5 	.word	0x08003be5
 8003bb4:	08003bed 	.word	0x08003bed
 8003bb8:	08003bf5 	.word	0x08003bf5
 8003bbc:	08003bf5 	.word	0x08003bf5
 8003bc0:	08003bf5 	.word	0x08003bf5
 8003bc4:	08003bf5 	.word	0x08003bf5
 8003bc8:	08003bf5 	.word	0x08003bf5
 8003bcc:	08003bf5 	.word	0x08003bf5
 8003bd0:	08003bd5 	.word	0x08003bd5

			case 10:
				flag_botao_on = 1;
 8003bd4:	4b33      	ldr	r3, [pc, #204]	@ (8003ca4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	701a      	strb	r2, [r3, #0]
				break;
 8003bda:	e00b      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x7c>

			case 1:
				flag_botao_off = 1;
 8003bdc:	4b32      	ldr	r3, [pc, #200]	@ (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8003bde:	2201      	movs	r2, #1
 8003be0:	701a      	strb	r2, [r3, #0]
				break;
 8003be2:	e007      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x7c>

			case 2:
				flag_botao_up = 1;
 8003be4:	4b31      	ldr	r3, [pc, #196]	@ (8003cac <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003be6:	2201      	movs	r2, #1
 8003be8:	701a      	strb	r2, [r3, #0]
				break;
 8003bea:	e003      	b.n	8003bf4 <HAL_TIM_PeriodElapsedCallback+0x7c>

			case 3:
				flag_botao_down = 1;
 8003bec:	4b30      	ldr	r3, [pc, #192]	@ (8003cb0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8003bee:	2201      	movs	r2, #1
 8003bf0:	701a      	strb	r2, [r3, #0]
				break;
 8003bf2:	bf00      	nop
			}
		}
	}
	if(htim->Instance == TIM9)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a2e      	ldr	r2, [pc, #184]	@ (8003cb4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d14c      	bne.n	8003c98 <HAL_TIM_PeriodElapsedCallback+0x120>
	{
		if(flag_iniciar_banho)
 8003bfe:	4b2e      	ldr	r3, [pc, #184]	@ (8003cb8 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8003c00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d017      	beq.n	8003c38 <HAL_TIM_PeriodElapsedCallback+0xc0>
		{
			if(contador_Iniciar >= COUNT_LIM)
 8003c08:	4b2c      	ldr	r3, [pc, #176]	@ (8003cbc <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003c0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c0e:	2b31      	cmp	r3, #49	@ 0x31
 8003c10:	dd09      	ble.n	8003c26 <HAL_TIM_PeriodElapsedCallback+0xae>
			{
				contador_Iniciar = 0;
 8003c12:	4b2a      	ldr	r3, [pc, #168]	@ (8003cbc <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	801a      	strh	r2, [r3, #0]
				flag_iniciar_banho = 0;
 8003c18:	4b27      	ldr	r3, [pc, #156]	@ (8003cb8 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	801a      	strh	r2, [r3, #0]
				flag_escrita_tela = 1;
 8003c1e:	4b28      	ldr	r3, [pc, #160]	@ (8003cc0 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8003c20:	2201      	movs	r2, #1
 8003c22:	701a      	strb	r2, [r3, #0]
 8003c24:	e008      	b.n	8003c38 <HAL_TIM_PeriodElapsedCallback+0xc0>
			}
			else
			{
				contador_Iniciar++;
 8003c26:	4b25      	ldr	r3, [pc, #148]	@ (8003cbc <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003c28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3301      	adds	r3, #1
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	b21a      	sxth	r2, r3
 8003c34:	4b21      	ldr	r3, [pc, #132]	@ (8003cbc <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003c36:	801a      	strh	r2, [r3, #0]
			}

		}

		if(flag_desligar_banho)
 8003c38:	4b22      	ldr	r3, [pc, #136]	@ (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8003c3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d02a      	beq.n	8003c98 <HAL_TIM_PeriodElapsedCallback+0x120>
		{
			if(contador_Desligar >= COUNT_LIM)
 8003c42:	4b21      	ldr	r3, [pc, #132]	@ (8003cc8 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8003c44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c48:	2b31      	cmp	r3, #49	@ 0x31
 8003c4a:	dd1c      	ble.n	8003c86 <HAL_TIM_PeriodElapsedCallback+0x10e>
			{
				flag_estado_banho = 0;
 8003c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003ccc <HAL_TIM_PeriodElapsedCallback+0x154>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	801a      	strh	r2, [r3, #0]
				contador_Desligar = 0;
 8003c52:	4b1d      	ldr	r3, [pc, #116]	@ (8003cc8 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	801a      	strh	r2, [r3, #0]
				ultimo_contador_Desligar = 0;
 8003c58:	4b1d      	ldr	r3, [pc, #116]	@ (8003cd0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	801a      	strh	r2, [r3, #0]
				flag_desligar_banho = 0;
 8003c5e:	4b19      	ldr	r3, [pc, #100]	@ (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	801a      	strh	r2, [r3, #0]
				TFT_Draw_Fill_Rectangle(0, 81, 800, 317, VIVID_BLUE);
 8003c64:	f240 431f 	movw	r3, #1055	@ 0x41f
 8003c68:	9300      	str	r3, [sp, #0]
 8003c6a:	f240 133d 	movw	r3, #317	@ 0x13d
 8003c6e:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003c72:	2151      	movs	r1, #81	@ 0x51
 8003c74:	2000      	movs	r0, #0
 8003c76:	f7fd fc4d 	bl	8001514 <TFT_Draw_Fill_Rectangle>
				starter_Screen();
 8003c7a:	f7fe fa5f 	bl	800213c <starter_Screen>
				flag_escrita_tela = 1;
 8003c7e:	4b10      	ldr	r3, [pc, #64]	@ (8003cc0 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8003c80:	2201      	movs	r2, #1
 8003c82:	701a      	strb	r2, [r3, #0]
			}
			else contador_Desligar++;
		}
	}
}
 8003c84:	e008      	b.n	8003c98 <HAL_TIM_PeriodElapsedCallback+0x120>
			else contador_Desligar++;
 8003c86:	4b10      	ldr	r3, [pc, #64]	@ (8003cc8 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8003c88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	3301      	adds	r3, #1
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	b21a      	sxth	r2, r3
 8003c94:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc8 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8003c96:	801a      	strh	r2, [r3, #0]
}
 8003c98:	bf00      	nop
 8003c9a:	3710      	adds	r7, #16
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	40001400 	.word	0x40001400
 8003ca4:	20000297 	.word	0x20000297
 8003ca8:	20000294 	.word	0x20000294
 8003cac:	20000295 	.word	0x20000295
 8003cb0:	20000296 	.word	0x20000296
 8003cb4:	40014000 	.word	0x40014000
 8003cb8:	2000026a 	.word	0x2000026a
 8003cbc:	20000268 	.word	0x20000268
 8003cc0:	20000054 	.word	0x20000054
 8003cc4:	2000026e 	.word	0x2000026e
 8003cc8:	20000264 	.word	0x20000264
 8003ccc:	2000026c 	.word	0x2000026c
 8003cd0:	20000266 	.word	0x20000266

08003cd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003cd8:	b672      	cpsid	i
}
 8003cda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003cdc:	bf00      	nop
 8003cde:	e7fd      	b.n	8003cdc <Error_Handler+0x8>

08003ce0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	607b      	str	r3, [r7, #4]
 8003cea:	4b10      	ldr	r3, [pc, #64]	@ (8003d2c <HAL_MspInit+0x4c>)
 8003cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cee:	4a0f      	ldr	r2, [pc, #60]	@ (8003d2c <HAL_MspInit+0x4c>)
 8003cf0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8003d2c <HAL_MspInit+0x4c>)
 8003cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cfe:	607b      	str	r3, [r7, #4]
 8003d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d02:	2300      	movs	r3, #0
 8003d04:	603b      	str	r3, [r7, #0]
 8003d06:	4b09      	ldr	r3, [pc, #36]	@ (8003d2c <HAL_MspInit+0x4c>)
 8003d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0a:	4a08      	ldr	r2, [pc, #32]	@ (8003d2c <HAL_MspInit+0x4c>)
 8003d0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d10:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d12:	4b06      	ldr	r3, [pc, #24]	@ (8003d2c <HAL_MspInit+0x4c>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d1a:	603b      	str	r3, [r7, #0]
 8003d1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	40023800 	.word	0x40023800

08003d30 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a1c      	ldr	r2, [pc, #112]	@ (8003db0 <HAL_TIM_Base_MspInit+0x80>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d116      	bne.n	8003d70 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003d42:	2300      	movs	r3, #0
 8003d44:	60fb      	str	r3, [r7, #12]
 8003d46:	4b1b      	ldr	r3, [pc, #108]	@ (8003db4 <HAL_TIM_Base_MspInit+0x84>)
 8003d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4a:	4a1a      	ldr	r2, [pc, #104]	@ (8003db4 <HAL_TIM_Base_MspInit+0x84>)
 8003d4c:	f043 0320 	orr.w	r3, r3, #32
 8003d50:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d52:	4b18      	ldr	r3, [pc, #96]	@ (8003db4 <HAL_TIM_Base_MspInit+0x84>)
 8003d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d56:	f003 0320 	and.w	r3, r3, #32
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003d5e:	2200      	movs	r2, #0
 8003d60:	2100      	movs	r1, #0
 8003d62:	2037      	movs	r0, #55	@ 0x37
 8003d64:	f000 fb7f 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003d68:	2037      	movs	r0, #55	@ 0x37
 8003d6a:	f000 fb98 	bl	800449e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8003d6e:	e01a      	b.n	8003da6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM9)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a10      	ldr	r2, [pc, #64]	@ (8003db8 <HAL_TIM_Base_MspInit+0x88>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d115      	bne.n	8003da6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60bb      	str	r3, [r7, #8]
 8003d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003db4 <HAL_TIM_Base_MspInit+0x84>)
 8003d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d82:	4a0c      	ldr	r2, [pc, #48]	@ (8003db4 <HAL_TIM_Base_MspInit+0x84>)
 8003d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d88:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8003db4 <HAL_TIM_Base_MspInit+0x84>)
 8003d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d92:	60bb      	str	r3, [r7, #8]
 8003d94:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003d96:	2200      	movs	r2, #0
 8003d98:	2100      	movs	r1, #0
 8003d9a:	2018      	movs	r0, #24
 8003d9c:	f000 fb63 	bl	8004466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003da0:	2018      	movs	r0, #24
 8003da2:	f000 fb7c 	bl	800449e <HAL_NVIC_EnableIRQ>
}
 8003da6:	bf00      	nop
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40001400 	.word	0x40001400
 8003db4:	40023800 	.word	0x40023800
 8003db8:	40014000 	.word	0x40014000

08003dbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b08a      	sub	sp, #40	@ 0x28
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dc4:	f107 0314 	add.w	r3, r7, #20
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	605a      	str	r2, [r3, #4]
 8003dce:	609a      	str	r2, [r3, #8]
 8003dd0:	60da      	str	r2, [r3, #12]
 8003dd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a19      	ldr	r2, [pc, #100]	@ (8003e40 <HAL_UART_MspInit+0x84>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d12c      	bne.n	8003e38 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003dde:	2300      	movs	r3, #0
 8003de0:	613b      	str	r3, [r7, #16]
 8003de2:	4b18      	ldr	r3, [pc, #96]	@ (8003e44 <HAL_UART_MspInit+0x88>)
 8003de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de6:	4a17      	ldr	r2, [pc, #92]	@ (8003e44 <HAL_UART_MspInit+0x88>)
 8003de8:	f043 0310 	orr.w	r3, r3, #16
 8003dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dee:	4b15      	ldr	r3, [pc, #84]	@ (8003e44 <HAL_UART_MspInit+0x88>)
 8003df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df2:	f003 0310 	and.w	r3, r3, #16
 8003df6:	613b      	str	r3, [r7, #16]
 8003df8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	60fb      	str	r3, [r7, #12]
 8003dfe:	4b11      	ldr	r3, [pc, #68]	@ (8003e44 <HAL_UART_MspInit+0x88>)
 8003e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e02:	4a10      	ldr	r2, [pc, #64]	@ (8003e44 <HAL_UART_MspInit+0x88>)
 8003e04:	f043 0301 	orr.w	r3, r3, #1
 8003e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003e44 <HAL_UART_MspInit+0x88>)
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	60fb      	str	r3, [r7, #12]
 8003e14:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003e16:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003e1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e20:	2300      	movs	r3, #0
 8003e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e24:	2303      	movs	r3, #3
 8003e26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003e28:	2307      	movs	r3, #7
 8003e2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e2c:	f107 0314 	add.w	r3, r7, #20
 8003e30:	4619      	mov	r1, r3
 8003e32:	4805      	ldr	r0, [pc, #20]	@ (8003e48 <HAL_UART_MspInit+0x8c>)
 8003e34:	f000 fb4e 	bl	80044d4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003e38:	bf00      	nop
 8003e3a:	3728      	adds	r7, #40	@ 0x28
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	40011000 	.word	0x40011000
 8003e44:	40023800 	.word	0x40023800
 8003e48:	40020000 	.word	0x40020000

08003e4c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8003e52:	1d3b      	adds	r3, r7, #4
 8003e54:	2200      	movs	r2, #0
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	605a      	str	r2, [r3, #4]
 8003e5a:	609a      	str	r2, [r3, #8]
 8003e5c:	60da      	str	r2, [r3, #12]
 8003e5e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8003e60:	4b1c      	ldr	r3, [pc, #112]	@ (8003ed4 <HAL_FSMC_MspInit+0x88>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d131      	bne.n	8003ecc <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8003e68:	4b1a      	ldr	r3, [pc, #104]	@ (8003ed4 <HAL_FSMC_MspInit+0x88>)
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8003e6e:	2300      	movs	r3, #0
 8003e70:	603b      	str	r3, [r7, #0]
 8003e72:	4b19      	ldr	r3, [pc, #100]	@ (8003ed8 <HAL_FSMC_MspInit+0x8c>)
 8003e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e76:	4a18      	ldr	r2, [pc, #96]	@ (8003ed8 <HAL_FSMC_MspInit+0x8c>)
 8003e78:	f043 0301 	orr.w	r3, r3, #1
 8003e7c:	6393      	str	r3, [r2, #56]	@ 0x38
 8003e7e:	4b16      	ldr	r3, [pc, #88]	@ (8003ed8 <HAL_FSMC_MspInit+0x8c>)
 8003e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	603b      	str	r3, [r7, #0]
 8003e88:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8003e8a:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8003e8e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e90:	2302      	movs	r3, #2
 8003e92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e94:	2300      	movs	r3, #0
 8003e96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8003e9c:	230c      	movs	r3, #12
 8003e9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ea0:	1d3b      	adds	r3, r7, #4
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	480d      	ldr	r0, [pc, #52]	@ (8003edc <HAL_FSMC_MspInit+0x90>)
 8003ea6:	f000 fb15 	bl	80044d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003eaa:	f64c 73b3 	movw	r3, #53171	@ 0xcfb3
 8003eae:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8003ebc:	230c      	movs	r3, #12
 8003ebe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ec0:	1d3b      	adds	r3, r7, #4
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	4806      	ldr	r0, [pc, #24]	@ (8003ee0 <HAL_FSMC_MspInit+0x94>)
 8003ec6:	f000 fb05 	bl	80044d4 <HAL_GPIO_Init>
 8003eca:	e000      	b.n	8003ece <HAL_FSMC_MspInit+0x82>
    return;
 8003ecc:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8003ece:	3718      	adds	r7, #24
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	200003e4 	.word	0x200003e4
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	40020c00 	.word	0x40020c00

08003ee4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8003eec:	f7ff ffae 	bl	8003e4c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8003ef0:	bf00      	nop
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003efc:	bf00      	nop
 8003efe:	e7fd      	b.n	8003efc <NMI_Handler+0x4>

08003f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f04:	bf00      	nop
 8003f06:	e7fd      	b.n	8003f04 <HardFault_Handler+0x4>

08003f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f0c:	bf00      	nop
 8003f0e:	e7fd      	b.n	8003f0c <MemManage_Handler+0x4>

08003f10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f14:	bf00      	nop
 8003f16:	e7fd      	b.n	8003f14 <BusFault_Handler+0x4>

08003f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f1c:	bf00      	nop
 8003f1e:	e7fd      	b.n	8003f1c <UsageFault_Handler+0x4>

08003f20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f24:	bf00      	nop
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f32:	bf00      	nop
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f40:	bf00      	nop
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr

08003f4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f4e:	f000 f96b 	bl	8004228 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f52:	bf00      	nop
 8003f54:	bd80      	pop	{r7, pc}
	...

08003f58 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8003f5c:	4802      	ldr	r0, [pc, #8]	@ (8003f68 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8003f5e:	f001 f9b5 	bl	80052cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003f62:	bf00      	nop
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	20000304 	.word	0x20000304

08003f6c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003f70:	4802      	ldr	r0, [pc, #8]	@ (8003f7c <TIM7_IRQHandler+0x10>)
 8003f72:	f001 f9ab 	bl	80052cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003f76:	bf00      	nop
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	200002bc 	.word	0x200002bc

08003f80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  return 1;
 8003f84:	2301      	movs	r3, #1
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <_kill>:

int _kill(int pid, int sig)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f9a:	f003 f8b9 	bl	8007110 <__errno>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2216      	movs	r2, #22
 8003fa2:	601a      	str	r2, [r3, #0]
  return -1;
 8003fa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <_exit>:

void _exit (int status)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003fb8:	f04f 31ff 	mov.w	r1, #4294967295
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7ff ffe7 	bl	8003f90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003fc2:	bf00      	nop
 8003fc4:	e7fd      	b.n	8003fc2 <_exit+0x12>

08003fc6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b086      	sub	sp, #24
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	60f8      	str	r0, [r7, #12]
 8003fce:	60b9      	str	r1, [r7, #8]
 8003fd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	617b      	str	r3, [r7, #20]
 8003fd6:	e00a      	b.n	8003fee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003fd8:	f7ff fdc0 	bl	8003b5c <__io_getchar>
 8003fdc:	4601      	mov	r1, r0
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	1c5a      	adds	r2, r3, #1
 8003fe2:	60ba      	str	r2, [r7, #8]
 8003fe4:	b2ca      	uxtb	r2, r1
 8003fe6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	3301      	adds	r3, #1
 8003fec:	617b      	str	r3, [r7, #20]
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	dbf0      	blt.n	8003fd8 <_read+0x12>
  }

  return len;
 8003ff6:	687b      	ldr	r3, [r7, #4]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800400c:	2300      	movs	r3, #0
 800400e:	617b      	str	r3, [r7, #20]
 8004010:	e009      	b.n	8004026 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	60ba      	str	r2, [r7, #8]
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	4618      	mov	r0, r3
 800401c:	f7ff fd84 	bl	8003b28 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	3301      	adds	r3, #1
 8004024:	617b      	str	r3, [r7, #20]
 8004026:	697a      	ldr	r2, [r7, #20]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	429a      	cmp	r2, r3
 800402c:	dbf1      	blt.n	8004012 <_write+0x12>
  }
  return len;
 800402e:	687b      	ldr	r3, [r7, #4]
}
 8004030:	4618      	mov	r0, r3
 8004032:	3718      	adds	r7, #24
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <_close>:

int _close(int file)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004040:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004044:	4618      	mov	r0, r3
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004060:	605a      	str	r2, [r3, #4]
  return 0;
 8004062:	2300      	movs	r3, #0
}
 8004064:	4618      	mov	r0, r3
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <_isatty>:

int _isatty(int file)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004078:	2301      	movs	r3, #1
}
 800407a:	4618      	mov	r0, r3
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr

08004086 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004086:	b480      	push	{r7}
 8004088:	b085      	sub	sp, #20
 800408a:	af00      	add	r7, sp, #0
 800408c:	60f8      	str	r0, [r7, #12]
 800408e:	60b9      	str	r1, [r7, #8]
 8004090:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004092:	2300      	movs	r3, #0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3714      	adds	r7, #20
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040a8:	4a14      	ldr	r2, [pc, #80]	@ (80040fc <_sbrk+0x5c>)
 80040aa:	4b15      	ldr	r3, [pc, #84]	@ (8004100 <_sbrk+0x60>)
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040b4:	4b13      	ldr	r3, [pc, #76]	@ (8004104 <_sbrk+0x64>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d102      	bne.n	80040c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040bc:	4b11      	ldr	r3, [pc, #68]	@ (8004104 <_sbrk+0x64>)
 80040be:	4a12      	ldr	r2, [pc, #72]	@ (8004108 <_sbrk+0x68>)
 80040c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040c2:	4b10      	ldr	r3, [pc, #64]	@ (8004104 <_sbrk+0x64>)
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4413      	add	r3, r2
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d207      	bcs.n	80040e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040d0:	f003 f81e 	bl	8007110 <__errno>
 80040d4:	4603      	mov	r3, r0
 80040d6:	220c      	movs	r2, #12
 80040d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80040da:	f04f 33ff 	mov.w	r3, #4294967295
 80040de:	e009      	b.n	80040f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040e0:	4b08      	ldr	r3, [pc, #32]	@ (8004104 <_sbrk+0x64>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040e6:	4b07      	ldr	r3, [pc, #28]	@ (8004104 <_sbrk+0x64>)
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4413      	add	r3, r2
 80040ee:	4a05      	ldr	r2, [pc, #20]	@ (8004104 <_sbrk+0x64>)
 80040f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040f2:	68fb      	ldr	r3, [r7, #12]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3718      	adds	r7, #24
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	20020000 	.word	0x20020000
 8004100:	00000400 	.word	0x00000400
 8004104:	200003e8 	.word	0x200003e8
 8004108:	20000540 	.word	0x20000540

0800410c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004110:	4b06      	ldr	r3, [pc, #24]	@ (800412c <SystemInit+0x20>)
 8004112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004116:	4a05      	ldr	r2, [pc, #20]	@ (800412c <SystemInit+0x20>)
 8004118:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800411c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004120:	bf00      	nop
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	e000ed00 	.word	0xe000ed00

08004130 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004130:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004168 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004134:	f7ff ffea 	bl	800410c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004138:	480c      	ldr	r0, [pc, #48]	@ (800416c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800413a:	490d      	ldr	r1, [pc, #52]	@ (8004170 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800413c:	4a0d      	ldr	r2, [pc, #52]	@ (8004174 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800413e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004140:	e002      	b.n	8004148 <LoopCopyDataInit>

08004142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004146:	3304      	adds	r3, #4

08004148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800414a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800414c:	d3f9      	bcc.n	8004142 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800414e:	4a0a      	ldr	r2, [pc, #40]	@ (8004178 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004150:	4c0a      	ldr	r4, [pc, #40]	@ (800417c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004154:	e001      	b.n	800415a <LoopFillZerobss>

08004156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004158:	3204      	adds	r2, #4

0800415a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800415a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800415c:	d3fb      	bcc.n	8004156 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800415e:	f002 ffdd 	bl	800711c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004162:	f7fe ff8b 	bl	800307c <main>
  bx  lr    
 8004166:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004168:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800416c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004170:	20000244 	.word	0x20000244
  ldr r2, =_sidata
 8004174:	08021b5c 	.word	0x08021b5c
  ldr r2, =_sbss
 8004178:	20000244 	.word	0x20000244
  ldr r4, =_ebss
 800417c:	2000053c 	.word	0x2000053c

08004180 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004180:	e7fe      	b.n	8004180 <ADC_IRQHandler>
	...

08004184 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004188:	4b0e      	ldr	r3, [pc, #56]	@ (80041c4 <HAL_Init+0x40>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a0d      	ldr	r2, [pc, #52]	@ (80041c4 <HAL_Init+0x40>)
 800418e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004192:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004194:	4b0b      	ldr	r3, [pc, #44]	@ (80041c4 <HAL_Init+0x40>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a0a      	ldr	r2, [pc, #40]	@ (80041c4 <HAL_Init+0x40>)
 800419a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800419e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041a0:	4b08      	ldr	r3, [pc, #32]	@ (80041c4 <HAL_Init+0x40>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a07      	ldr	r2, [pc, #28]	@ (80041c4 <HAL_Init+0x40>)
 80041a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041ac:	2003      	movs	r0, #3
 80041ae:	f000 f94f 	bl	8004450 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80041b2:	200f      	movs	r0, #15
 80041b4:	f000 f808 	bl	80041c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80041b8:	f7ff fd92 	bl	8003ce0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	40023c00 	.word	0x40023c00

080041c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80041d0:	4b12      	ldr	r3, [pc, #72]	@ (800421c <HAL_InitTick+0x54>)
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	4b12      	ldr	r3, [pc, #72]	@ (8004220 <HAL_InitTick+0x58>)
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	4619      	mov	r1, r3
 80041da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041de:	fbb3 f3f1 	udiv	r3, r3, r1
 80041e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e6:	4618      	mov	r0, r3
 80041e8:	f000 f967 	bl	80044ba <HAL_SYSTICK_Config>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e00e      	b.n	8004214 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b0f      	cmp	r3, #15
 80041fa:	d80a      	bhi.n	8004212 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041fc:	2200      	movs	r2, #0
 80041fe:	6879      	ldr	r1, [r7, #4]
 8004200:	f04f 30ff 	mov.w	r0, #4294967295
 8004204:	f000 f92f 	bl	8004466 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004208:	4a06      	ldr	r2, [pc, #24]	@ (8004224 <HAL_InitTick+0x5c>)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800420e:	2300      	movs	r3, #0
 8004210:	e000      	b.n	8004214 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
}
 8004214:	4618      	mov	r0, r3
 8004216:	3708      	adds	r7, #8
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	20000070 	.word	0x20000070
 8004220:	20000078 	.word	0x20000078
 8004224:	20000074 	.word	0x20000074

08004228 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004228:	b480      	push	{r7}
 800422a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800422c:	4b06      	ldr	r3, [pc, #24]	@ (8004248 <HAL_IncTick+0x20>)
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	461a      	mov	r2, r3
 8004232:	4b06      	ldr	r3, [pc, #24]	@ (800424c <HAL_IncTick+0x24>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4413      	add	r3, r2
 8004238:	4a04      	ldr	r2, [pc, #16]	@ (800424c <HAL_IncTick+0x24>)
 800423a:	6013      	str	r3, [r2, #0]
}
 800423c:	bf00      	nop
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	20000078 	.word	0x20000078
 800424c:	200003ec 	.word	0x200003ec

08004250 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
  return uwTick;
 8004254:	4b03      	ldr	r3, [pc, #12]	@ (8004264 <HAL_GetTick+0x14>)
 8004256:	681b      	ldr	r3, [r3, #0]
}
 8004258:	4618      	mov	r0, r3
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	200003ec 	.word	0x200003ec

08004268 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004270:	f7ff ffee 	bl	8004250 <HAL_GetTick>
 8004274:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004280:	d005      	beq.n	800428e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004282:	4b0a      	ldr	r3, [pc, #40]	@ (80042ac <HAL_Delay+0x44>)
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	461a      	mov	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4413      	add	r3, r2
 800428c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800428e:	bf00      	nop
 8004290:	f7ff ffde 	bl	8004250 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	68fa      	ldr	r2, [r7, #12]
 800429c:	429a      	cmp	r2, r3
 800429e:	d8f7      	bhi.n	8004290 <HAL_Delay+0x28>
  {
  }
}
 80042a0:	bf00      	nop
 80042a2:	bf00      	nop
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20000078 	.word	0x20000078

080042b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f003 0307 	and.w	r3, r3, #7
 80042be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042c0:	4b0c      	ldr	r3, [pc, #48]	@ (80042f4 <__NVIC_SetPriorityGrouping+0x44>)
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042cc:	4013      	ands	r3, r2
 80042ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80042dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042e2:	4a04      	ldr	r2, [pc, #16]	@ (80042f4 <__NVIC_SetPriorityGrouping+0x44>)
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	60d3      	str	r3, [r2, #12]
}
 80042e8:	bf00      	nop
 80042ea:	3714      	adds	r7, #20
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr
 80042f4:	e000ed00 	.word	0xe000ed00

080042f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042fc:	4b04      	ldr	r3, [pc, #16]	@ (8004310 <__NVIC_GetPriorityGrouping+0x18>)
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	0a1b      	lsrs	r3, r3, #8
 8004302:	f003 0307 	and.w	r3, r3, #7
}
 8004306:	4618      	mov	r0, r3
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	e000ed00 	.word	0xe000ed00

08004314 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	4603      	mov	r3, r0
 800431c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800431e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004322:	2b00      	cmp	r3, #0
 8004324:	db0b      	blt.n	800433e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004326:	79fb      	ldrb	r3, [r7, #7]
 8004328:	f003 021f 	and.w	r2, r3, #31
 800432c:	4907      	ldr	r1, [pc, #28]	@ (800434c <__NVIC_EnableIRQ+0x38>)
 800432e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004332:	095b      	lsrs	r3, r3, #5
 8004334:	2001      	movs	r0, #1
 8004336:	fa00 f202 	lsl.w	r2, r0, r2
 800433a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800433e:	bf00      	nop
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	e000e100 	.word	0xe000e100

08004350 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	4603      	mov	r3, r0
 8004358:	6039      	str	r1, [r7, #0]
 800435a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800435c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004360:	2b00      	cmp	r3, #0
 8004362:	db0a      	blt.n	800437a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	b2da      	uxtb	r2, r3
 8004368:	490c      	ldr	r1, [pc, #48]	@ (800439c <__NVIC_SetPriority+0x4c>)
 800436a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436e:	0112      	lsls	r2, r2, #4
 8004370:	b2d2      	uxtb	r2, r2
 8004372:	440b      	add	r3, r1
 8004374:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004378:	e00a      	b.n	8004390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	b2da      	uxtb	r2, r3
 800437e:	4908      	ldr	r1, [pc, #32]	@ (80043a0 <__NVIC_SetPriority+0x50>)
 8004380:	79fb      	ldrb	r3, [r7, #7]
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	3b04      	subs	r3, #4
 8004388:	0112      	lsls	r2, r2, #4
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	440b      	add	r3, r1
 800438e:	761a      	strb	r2, [r3, #24]
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr
 800439c:	e000e100 	.word	0xe000e100
 80043a0:	e000ed00 	.word	0xe000ed00

080043a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b089      	sub	sp, #36	@ 0x24
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f003 0307 	and.w	r3, r3, #7
 80043b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	f1c3 0307 	rsb	r3, r3, #7
 80043be:	2b04      	cmp	r3, #4
 80043c0:	bf28      	it	cs
 80043c2:	2304      	movcs	r3, #4
 80043c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	3304      	adds	r3, #4
 80043ca:	2b06      	cmp	r3, #6
 80043cc:	d902      	bls.n	80043d4 <NVIC_EncodePriority+0x30>
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	3b03      	subs	r3, #3
 80043d2:	e000      	b.n	80043d6 <NVIC_EncodePriority+0x32>
 80043d4:	2300      	movs	r3, #0
 80043d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043d8:	f04f 32ff 	mov.w	r2, #4294967295
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	fa02 f303 	lsl.w	r3, r2, r3
 80043e2:	43da      	mvns	r2, r3
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	401a      	ands	r2, r3
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043ec:	f04f 31ff 	mov.w	r1, #4294967295
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	fa01 f303 	lsl.w	r3, r1, r3
 80043f6:	43d9      	mvns	r1, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043fc:	4313      	orrs	r3, r2
         );
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3724      	adds	r7, #36	@ 0x24
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
	...

0800440c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3b01      	subs	r3, #1
 8004418:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800441c:	d301      	bcc.n	8004422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800441e:	2301      	movs	r3, #1
 8004420:	e00f      	b.n	8004442 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004422:	4a0a      	ldr	r2, [pc, #40]	@ (800444c <SysTick_Config+0x40>)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	3b01      	subs	r3, #1
 8004428:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800442a:	210f      	movs	r1, #15
 800442c:	f04f 30ff 	mov.w	r0, #4294967295
 8004430:	f7ff ff8e 	bl	8004350 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004434:	4b05      	ldr	r3, [pc, #20]	@ (800444c <SysTick_Config+0x40>)
 8004436:	2200      	movs	r2, #0
 8004438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800443a:	4b04      	ldr	r3, [pc, #16]	@ (800444c <SysTick_Config+0x40>)
 800443c:	2207      	movs	r2, #7
 800443e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	3708      	adds	r7, #8
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	e000e010 	.word	0xe000e010

08004450 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f7ff ff29 	bl	80042b0 <__NVIC_SetPriorityGrouping>
}
 800445e:	bf00      	nop
 8004460:	3708      	adds	r7, #8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}

08004466 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004466:	b580      	push	{r7, lr}
 8004468:	b086      	sub	sp, #24
 800446a:	af00      	add	r7, sp, #0
 800446c:	4603      	mov	r3, r0
 800446e:	60b9      	str	r1, [r7, #8]
 8004470:	607a      	str	r2, [r7, #4]
 8004472:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004474:	2300      	movs	r3, #0
 8004476:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004478:	f7ff ff3e 	bl	80042f8 <__NVIC_GetPriorityGrouping>
 800447c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	68b9      	ldr	r1, [r7, #8]
 8004482:	6978      	ldr	r0, [r7, #20]
 8004484:	f7ff ff8e 	bl	80043a4 <NVIC_EncodePriority>
 8004488:	4602      	mov	r2, r0
 800448a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800448e:	4611      	mov	r1, r2
 8004490:	4618      	mov	r0, r3
 8004492:	f7ff ff5d 	bl	8004350 <__NVIC_SetPriority>
}
 8004496:	bf00      	nop
 8004498:	3718      	adds	r7, #24
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800449e:	b580      	push	{r7, lr}
 80044a0:	b082      	sub	sp, #8
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	4603      	mov	r3, r0
 80044a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ac:	4618      	mov	r0, r3
 80044ae:	f7ff ff31 	bl	8004314 <__NVIC_EnableIRQ>
}
 80044b2:	bf00      	nop
 80044b4:	3708      	adds	r7, #8
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b082      	sub	sp, #8
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f7ff ffa2 	bl	800440c <SysTick_Config>
 80044c8:	4603      	mov	r3, r0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3708      	adds	r7, #8
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
	...

080044d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b089      	sub	sp, #36	@ 0x24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044de:	2300      	movs	r3, #0
 80044e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044e2:	2300      	movs	r3, #0
 80044e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044e6:	2300      	movs	r3, #0
 80044e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044ea:	2300      	movs	r3, #0
 80044ec:	61fb      	str	r3, [r7, #28]
 80044ee:	e16b      	b.n	80047c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044f0:	2201      	movs	r2, #1
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	4013      	ands	r3, r2
 8004502:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	429a      	cmp	r2, r3
 800450a:	f040 815a 	bne.w	80047c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	2b01      	cmp	r3, #1
 8004518:	d005      	beq.n	8004526 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004522:	2b02      	cmp	r3, #2
 8004524:	d130      	bne.n	8004588 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	005b      	lsls	r3, r3, #1
 8004530:	2203      	movs	r2, #3
 8004532:	fa02 f303 	lsl.w	r3, r2, r3
 8004536:	43db      	mvns	r3, r3
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	4013      	ands	r3, r2
 800453c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68da      	ldr	r2, [r3, #12]
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	005b      	lsls	r3, r3, #1
 8004546:	fa02 f303 	lsl.w	r3, r2, r3
 800454a:	69ba      	ldr	r2, [r7, #24]
 800454c:	4313      	orrs	r3, r2
 800454e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800455c:	2201      	movs	r2, #1
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	43db      	mvns	r3, r3
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	4013      	ands	r3, r2
 800456a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	091b      	lsrs	r3, r3, #4
 8004572:	f003 0201 	and.w	r2, r3, #1
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	4313      	orrs	r3, r2
 8004580:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f003 0303 	and.w	r3, r3, #3
 8004590:	2b03      	cmp	r3, #3
 8004592:	d017      	beq.n	80045c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	005b      	lsls	r3, r3, #1
 800459e:	2203      	movs	r2, #3
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	43db      	mvns	r3, r3
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	4013      	ands	r3, r2
 80045aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	005b      	lsls	r3, r3, #1
 80045b4:	fa02 f303 	lsl.w	r3, r2, r3
 80045b8:	69ba      	ldr	r2, [r7, #24]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f003 0303 	and.w	r3, r3, #3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d123      	bne.n	8004618 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	08da      	lsrs	r2, r3, #3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	3208      	adds	r2, #8
 80045d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	f003 0307 	and.w	r3, r3, #7
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	220f      	movs	r2, #15
 80045e8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ec:	43db      	mvns	r3, r3
 80045ee:	69ba      	ldr	r2, [r7, #24]
 80045f0:	4013      	ands	r3, r2
 80045f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	691a      	ldr	r2, [r3, #16]
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	f003 0307 	and.w	r3, r3, #7
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	fa02 f303 	lsl.w	r3, r2, r3
 8004604:	69ba      	ldr	r2, [r7, #24]
 8004606:	4313      	orrs	r3, r2
 8004608:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	08da      	lsrs	r2, r3, #3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	3208      	adds	r2, #8
 8004612:	69b9      	ldr	r1, [r7, #24]
 8004614:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	2203      	movs	r2, #3
 8004624:	fa02 f303 	lsl.w	r3, r2, r3
 8004628:	43db      	mvns	r3, r3
 800462a:	69ba      	ldr	r2, [r7, #24]
 800462c:	4013      	ands	r3, r2
 800462e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f003 0203 	and.w	r2, r3, #3
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	fa02 f303 	lsl.w	r3, r2, r3
 8004640:	69ba      	ldr	r2, [r7, #24]
 8004642:	4313      	orrs	r3, r2
 8004644:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004654:	2b00      	cmp	r3, #0
 8004656:	f000 80b4 	beq.w	80047c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800465a:	2300      	movs	r3, #0
 800465c:	60fb      	str	r3, [r7, #12]
 800465e:	4b60      	ldr	r3, [pc, #384]	@ (80047e0 <HAL_GPIO_Init+0x30c>)
 8004660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004662:	4a5f      	ldr	r2, [pc, #380]	@ (80047e0 <HAL_GPIO_Init+0x30c>)
 8004664:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004668:	6453      	str	r3, [r2, #68]	@ 0x44
 800466a:	4b5d      	ldr	r3, [pc, #372]	@ (80047e0 <HAL_GPIO_Init+0x30c>)
 800466c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800466e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004676:	4a5b      	ldr	r2, [pc, #364]	@ (80047e4 <HAL_GPIO_Init+0x310>)
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	089b      	lsrs	r3, r3, #2
 800467c:	3302      	adds	r3, #2
 800467e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004682:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	f003 0303 	and.w	r3, r3, #3
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	220f      	movs	r2, #15
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43db      	mvns	r3, r3
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	4013      	ands	r3, r2
 8004698:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a52      	ldr	r2, [pc, #328]	@ (80047e8 <HAL_GPIO_Init+0x314>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d02b      	beq.n	80046fa <HAL_GPIO_Init+0x226>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a51      	ldr	r2, [pc, #324]	@ (80047ec <HAL_GPIO_Init+0x318>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d025      	beq.n	80046f6 <HAL_GPIO_Init+0x222>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a50      	ldr	r2, [pc, #320]	@ (80047f0 <HAL_GPIO_Init+0x31c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d01f      	beq.n	80046f2 <HAL_GPIO_Init+0x21e>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a4f      	ldr	r2, [pc, #316]	@ (80047f4 <HAL_GPIO_Init+0x320>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d019      	beq.n	80046ee <HAL_GPIO_Init+0x21a>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a4e      	ldr	r2, [pc, #312]	@ (80047f8 <HAL_GPIO_Init+0x324>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d013      	beq.n	80046ea <HAL_GPIO_Init+0x216>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a4d      	ldr	r2, [pc, #308]	@ (80047fc <HAL_GPIO_Init+0x328>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d00d      	beq.n	80046e6 <HAL_GPIO_Init+0x212>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a4c      	ldr	r2, [pc, #304]	@ (8004800 <HAL_GPIO_Init+0x32c>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d007      	beq.n	80046e2 <HAL_GPIO_Init+0x20e>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a4b      	ldr	r2, [pc, #300]	@ (8004804 <HAL_GPIO_Init+0x330>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d101      	bne.n	80046de <HAL_GPIO_Init+0x20a>
 80046da:	2307      	movs	r3, #7
 80046dc:	e00e      	b.n	80046fc <HAL_GPIO_Init+0x228>
 80046de:	2308      	movs	r3, #8
 80046e0:	e00c      	b.n	80046fc <HAL_GPIO_Init+0x228>
 80046e2:	2306      	movs	r3, #6
 80046e4:	e00a      	b.n	80046fc <HAL_GPIO_Init+0x228>
 80046e6:	2305      	movs	r3, #5
 80046e8:	e008      	b.n	80046fc <HAL_GPIO_Init+0x228>
 80046ea:	2304      	movs	r3, #4
 80046ec:	e006      	b.n	80046fc <HAL_GPIO_Init+0x228>
 80046ee:	2303      	movs	r3, #3
 80046f0:	e004      	b.n	80046fc <HAL_GPIO_Init+0x228>
 80046f2:	2302      	movs	r3, #2
 80046f4:	e002      	b.n	80046fc <HAL_GPIO_Init+0x228>
 80046f6:	2301      	movs	r3, #1
 80046f8:	e000      	b.n	80046fc <HAL_GPIO_Init+0x228>
 80046fa:	2300      	movs	r3, #0
 80046fc:	69fa      	ldr	r2, [r7, #28]
 80046fe:	f002 0203 	and.w	r2, r2, #3
 8004702:	0092      	lsls	r2, r2, #2
 8004704:	4093      	lsls	r3, r2
 8004706:	69ba      	ldr	r2, [r7, #24]
 8004708:	4313      	orrs	r3, r2
 800470a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800470c:	4935      	ldr	r1, [pc, #212]	@ (80047e4 <HAL_GPIO_Init+0x310>)
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	089b      	lsrs	r3, r3, #2
 8004712:	3302      	adds	r3, #2
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800471a:	4b3b      	ldr	r3, [pc, #236]	@ (8004808 <HAL_GPIO_Init+0x334>)
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	43db      	mvns	r3, r3
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	4013      	ands	r3, r2
 8004728:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	4313      	orrs	r3, r2
 800473c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800473e:	4a32      	ldr	r2, [pc, #200]	@ (8004808 <HAL_GPIO_Init+0x334>)
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004744:	4b30      	ldr	r3, [pc, #192]	@ (8004808 <HAL_GPIO_Init+0x334>)
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	43db      	mvns	r3, r3
 800474e:	69ba      	ldr	r2, [r7, #24]
 8004750:	4013      	ands	r3, r2
 8004752:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d003      	beq.n	8004768 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	4313      	orrs	r3, r2
 8004766:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004768:	4a27      	ldr	r2, [pc, #156]	@ (8004808 <HAL_GPIO_Init+0x334>)
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800476e:	4b26      	ldr	r3, [pc, #152]	@ (8004808 <HAL_GPIO_Init+0x334>)
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	43db      	mvns	r3, r3
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	4013      	ands	r3, r2
 800477c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d003      	beq.n	8004792 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800478a:	69ba      	ldr	r2, [r7, #24]
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	4313      	orrs	r3, r2
 8004790:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004792:	4a1d      	ldr	r2, [pc, #116]	@ (8004808 <HAL_GPIO_Init+0x334>)
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004798:	4b1b      	ldr	r3, [pc, #108]	@ (8004808 <HAL_GPIO_Init+0x334>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	43db      	mvns	r3, r3
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	4013      	ands	r3, r2
 80047a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d003      	beq.n	80047bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80047b4:	69ba      	ldr	r2, [r7, #24]
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047bc:	4a12      	ldr	r2, [pc, #72]	@ (8004808 <HAL_GPIO_Init+0x334>)
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	3301      	adds	r3, #1
 80047c6:	61fb      	str	r3, [r7, #28]
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	2b0f      	cmp	r3, #15
 80047cc:	f67f ae90 	bls.w	80044f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047d0:	bf00      	nop
 80047d2:	bf00      	nop
 80047d4:	3724      	adds	r7, #36	@ 0x24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	40023800 	.word	0x40023800
 80047e4:	40013800 	.word	0x40013800
 80047e8:	40020000 	.word	0x40020000
 80047ec:	40020400 	.word	0x40020400
 80047f0:	40020800 	.word	0x40020800
 80047f4:	40020c00 	.word	0x40020c00
 80047f8:	40021000 	.word	0x40021000
 80047fc:	40021400 	.word	0x40021400
 8004800:	40021800 	.word	0x40021800
 8004804:	40021c00 	.word	0x40021c00
 8004808:	40013c00 	.word	0x40013c00

0800480c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e267      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d075      	beq.n	8004916 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800482a:	4b88      	ldr	r3, [pc, #544]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 030c 	and.w	r3, r3, #12
 8004832:	2b04      	cmp	r3, #4
 8004834:	d00c      	beq.n	8004850 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004836:	4b85      	ldr	r3, [pc, #532]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800483e:	2b08      	cmp	r3, #8
 8004840:	d112      	bne.n	8004868 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004842:	4b82      	ldr	r3, [pc, #520]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800484a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800484e:	d10b      	bne.n	8004868 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004850:	4b7e      	ldr	r3, [pc, #504]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d05b      	beq.n	8004914 <HAL_RCC_OscConfig+0x108>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d157      	bne.n	8004914 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e242      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004870:	d106      	bne.n	8004880 <HAL_RCC_OscConfig+0x74>
 8004872:	4b76      	ldr	r3, [pc, #472]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a75      	ldr	r2, [pc, #468]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004878:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800487c:	6013      	str	r3, [r2, #0]
 800487e:	e01d      	b.n	80048bc <HAL_RCC_OscConfig+0xb0>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004888:	d10c      	bne.n	80048a4 <HAL_RCC_OscConfig+0x98>
 800488a:	4b70      	ldr	r3, [pc, #448]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a6f      	ldr	r2, [pc, #444]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004890:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004894:	6013      	str	r3, [r2, #0]
 8004896:	4b6d      	ldr	r3, [pc, #436]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a6c      	ldr	r2, [pc, #432]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 800489c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048a0:	6013      	str	r3, [r2, #0]
 80048a2:	e00b      	b.n	80048bc <HAL_RCC_OscConfig+0xb0>
 80048a4:	4b69      	ldr	r3, [pc, #420]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a68      	ldr	r2, [pc, #416]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 80048aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048ae:	6013      	str	r3, [r2, #0]
 80048b0:	4b66      	ldr	r3, [pc, #408]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a65      	ldr	r2, [pc, #404]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 80048b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d013      	beq.n	80048ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c4:	f7ff fcc4 	bl	8004250 <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048cc:	f7ff fcc0 	bl	8004250 <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b64      	cmp	r3, #100	@ 0x64
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e207      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048de:	4b5b      	ldr	r3, [pc, #364]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d0f0      	beq.n	80048cc <HAL_RCC_OscConfig+0xc0>
 80048ea:	e014      	b.n	8004916 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ec:	f7ff fcb0 	bl	8004250 <HAL_GetTick>
 80048f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048f2:	e008      	b.n	8004906 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048f4:	f7ff fcac 	bl	8004250 <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	2b64      	cmp	r3, #100	@ 0x64
 8004900:	d901      	bls.n	8004906 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e1f3      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004906:	4b51      	ldr	r3, [pc, #324]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d1f0      	bne.n	80048f4 <HAL_RCC_OscConfig+0xe8>
 8004912:	e000      	b.n	8004916 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004914:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d063      	beq.n	80049ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004922:	4b4a      	ldr	r3, [pc, #296]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f003 030c 	and.w	r3, r3, #12
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00b      	beq.n	8004946 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800492e:	4b47      	ldr	r3, [pc, #284]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004936:	2b08      	cmp	r3, #8
 8004938:	d11c      	bne.n	8004974 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800493a:	4b44      	ldr	r3, [pc, #272]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d116      	bne.n	8004974 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004946:	4b41      	ldr	r3, [pc, #260]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d005      	beq.n	800495e <HAL_RCC_OscConfig+0x152>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d001      	beq.n	800495e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e1c7      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800495e:	4b3b      	ldr	r3, [pc, #236]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	00db      	lsls	r3, r3, #3
 800496c:	4937      	ldr	r1, [pc, #220]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 800496e:	4313      	orrs	r3, r2
 8004970:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004972:	e03a      	b.n	80049ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d020      	beq.n	80049be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800497c:	4b34      	ldr	r3, [pc, #208]	@ (8004a50 <HAL_RCC_OscConfig+0x244>)
 800497e:	2201      	movs	r2, #1
 8004980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004982:	f7ff fc65 	bl	8004250 <HAL_GetTick>
 8004986:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004988:	e008      	b.n	800499c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800498a:	f7ff fc61 	bl	8004250 <HAL_GetTick>
 800498e:	4602      	mov	r2, r0
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	2b02      	cmp	r3, #2
 8004996:	d901      	bls.n	800499c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e1a8      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800499c:	4b2b      	ldr	r3, [pc, #172]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0302 	and.w	r3, r3, #2
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d0f0      	beq.n	800498a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049a8:	4b28      	ldr	r3, [pc, #160]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	00db      	lsls	r3, r3, #3
 80049b6:	4925      	ldr	r1, [pc, #148]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 80049b8:	4313      	orrs	r3, r2
 80049ba:	600b      	str	r3, [r1, #0]
 80049bc:	e015      	b.n	80049ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049be:	4b24      	ldr	r3, [pc, #144]	@ (8004a50 <HAL_RCC_OscConfig+0x244>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c4:	f7ff fc44 	bl	8004250 <HAL_GetTick>
 80049c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ca:	e008      	b.n	80049de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049cc:	f7ff fc40 	bl	8004250 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d901      	bls.n	80049de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e187      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049de:	4b1b      	ldr	r3, [pc, #108]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d1f0      	bne.n	80049cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0308 	and.w	r3, r3, #8
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d036      	beq.n	8004a64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d016      	beq.n	8004a2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049fe:	4b15      	ldr	r3, [pc, #84]	@ (8004a54 <HAL_RCC_OscConfig+0x248>)
 8004a00:	2201      	movs	r2, #1
 8004a02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a04:	f7ff fc24 	bl	8004250 <HAL_GetTick>
 8004a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a0a:	e008      	b.n	8004a1e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a0c:	f7ff fc20 	bl	8004250 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e167      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a4c <HAL_RCC_OscConfig+0x240>)
 8004a20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0f0      	beq.n	8004a0c <HAL_RCC_OscConfig+0x200>
 8004a2a:	e01b      	b.n	8004a64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a2c:	4b09      	ldr	r3, [pc, #36]	@ (8004a54 <HAL_RCC_OscConfig+0x248>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a32:	f7ff fc0d 	bl	8004250 <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a38:	e00e      	b.n	8004a58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a3a:	f7ff fc09 	bl	8004250 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d907      	bls.n	8004a58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e150      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
 8004a4c:	40023800 	.word	0x40023800
 8004a50:	42470000 	.word	0x42470000
 8004a54:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a58:	4b88      	ldr	r3, [pc, #544]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004a5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1ea      	bne.n	8004a3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0304 	and.w	r3, r3, #4
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 8097 	beq.w	8004ba0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a72:	2300      	movs	r3, #0
 8004a74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a76:	4b81      	ldr	r3, [pc, #516]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10f      	bne.n	8004aa2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a82:	2300      	movs	r3, #0
 8004a84:	60bb      	str	r3, [r7, #8]
 8004a86:	4b7d      	ldr	r3, [pc, #500]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8a:	4a7c      	ldr	r2, [pc, #496]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004a8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a90:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a92:	4b7a      	ldr	r3, [pc, #488]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a9a:	60bb      	str	r3, [r7, #8]
 8004a9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aa2:	4b77      	ldr	r3, [pc, #476]	@ (8004c80 <HAL_RCC_OscConfig+0x474>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d118      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aae:	4b74      	ldr	r3, [pc, #464]	@ (8004c80 <HAL_RCC_OscConfig+0x474>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a73      	ldr	r2, [pc, #460]	@ (8004c80 <HAL_RCC_OscConfig+0x474>)
 8004ab4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ab8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aba:	f7ff fbc9 	bl	8004250 <HAL_GetTick>
 8004abe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac0:	e008      	b.n	8004ad4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ac2:	f7ff fbc5 	bl	8004250 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d901      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e10c      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ad4:	4b6a      	ldr	r3, [pc, #424]	@ (8004c80 <HAL_RCC_OscConfig+0x474>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d0f0      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d106      	bne.n	8004af6 <HAL_RCC_OscConfig+0x2ea>
 8004ae8:	4b64      	ldr	r3, [pc, #400]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004aea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aec:	4a63      	ldr	r2, [pc, #396]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004aee:	f043 0301 	orr.w	r3, r3, #1
 8004af2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004af4:	e01c      	b.n	8004b30 <HAL_RCC_OscConfig+0x324>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	2b05      	cmp	r3, #5
 8004afc:	d10c      	bne.n	8004b18 <HAL_RCC_OscConfig+0x30c>
 8004afe:	4b5f      	ldr	r3, [pc, #380]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b02:	4a5e      	ldr	r2, [pc, #376]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b04:	f043 0304 	orr.w	r3, r3, #4
 8004b08:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b0a:	4b5c      	ldr	r3, [pc, #368]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b0e:	4a5b      	ldr	r2, [pc, #364]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b10:	f043 0301 	orr.w	r3, r3, #1
 8004b14:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b16:	e00b      	b.n	8004b30 <HAL_RCC_OscConfig+0x324>
 8004b18:	4b58      	ldr	r3, [pc, #352]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b1c:	4a57      	ldr	r2, [pc, #348]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b1e:	f023 0301 	bic.w	r3, r3, #1
 8004b22:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b24:	4b55      	ldr	r3, [pc, #340]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b28:	4a54      	ldr	r2, [pc, #336]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b2a:	f023 0304 	bic.w	r3, r3, #4
 8004b2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d015      	beq.n	8004b64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b38:	f7ff fb8a 	bl	8004250 <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b3e:	e00a      	b.n	8004b56 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b40:	f7ff fb86 	bl	8004250 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e0cb      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b56:	4b49      	ldr	r3, [pc, #292]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0ee      	beq.n	8004b40 <HAL_RCC_OscConfig+0x334>
 8004b62:	e014      	b.n	8004b8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b64:	f7ff fb74 	bl	8004250 <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b6a:	e00a      	b.n	8004b82 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b6c:	f7ff fb70 	bl	8004250 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d901      	bls.n	8004b82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e0b5      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b82:	4b3e      	ldr	r3, [pc, #248]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1ee      	bne.n	8004b6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b8e:	7dfb      	ldrb	r3, [r7, #23]
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d105      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b94:	4b39      	ldr	r3, [pc, #228]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b98:	4a38      	ldr	r2, [pc, #224]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004b9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b9e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 80a1 	beq.w	8004cec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004baa:	4b34      	ldr	r3, [pc, #208]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f003 030c 	and.w	r3, r3, #12
 8004bb2:	2b08      	cmp	r3, #8
 8004bb4:	d05c      	beq.n	8004c70 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d141      	bne.n	8004c42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bbe:	4b31      	ldr	r3, [pc, #196]	@ (8004c84 <HAL_RCC_OscConfig+0x478>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc4:	f7ff fb44 	bl	8004250 <HAL_GetTick>
 8004bc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bca:	e008      	b.n	8004bde <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bcc:	f7ff fb40 	bl	8004250 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e087      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bde:	4b27      	ldr	r3, [pc, #156]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1f0      	bne.n	8004bcc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	69da      	ldr	r2, [r3, #28]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	431a      	orrs	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf8:	019b      	lsls	r3, r3, #6
 8004bfa:	431a      	orrs	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c00:	085b      	lsrs	r3, r3, #1
 8004c02:	3b01      	subs	r3, #1
 8004c04:	041b      	lsls	r3, r3, #16
 8004c06:	431a      	orrs	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c0c:	061b      	lsls	r3, r3, #24
 8004c0e:	491b      	ldr	r1, [pc, #108]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c14:	4b1b      	ldr	r3, [pc, #108]	@ (8004c84 <HAL_RCC_OscConfig+0x478>)
 8004c16:	2201      	movs	r2, #1
 8004c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c1a:	f7ff fb19 	bl	8004250 <HAL_GetTick>
 8004c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c20:	e008      	b.n	8004c34 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c22:	f7ff fb15 	bl	8004250 <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d901      	bls.n	8004c34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e05c      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c34:	4b11      	ldr	r3, [pc, #68]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d0f0      	beq.n	8004c22 <HAL_RCC_OscConfig+0x416>
 8004c40:	e054      	b.n	8004cec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c42:	4b10      	ldr	r3, [pc, #64]	@ (8004c84 <HAL_RCC_OscConfig+0x478>)
 8004c44:	2200      	movs	r2, #0
 8004c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c48:	f7ff fb02 	bl	8004250 <HAL_GetTick>
 8004c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4e:	e008      	b.n	8004c62 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c50:	f7ff fafe 	bl	8004250 <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d901      	bls.n	8004c62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e045      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c62:	4b06      	ldr	r3, [pc, #24]	@ (8004c7c <HAL_RCC_OscConfig+0x470>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1f0      	bne.n	8004c50 <HAL_RCC_OscConfig+0x444>
 8004c6e:	e03d      	b.n	8004cec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d107      	bne.n	8004c88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e038      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
 8004c7c:	40023800 	.word	0x40023800
 8004c80:	40007000 	.word	0x40007000
 8004c84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c88:	4b1b      	ldr	r3, [pc, #108]	@ (8004cf8 <HAL_RCC_OscConfig+0x4ec>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d028      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d121      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d11a      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004cb8:	4013      	ands	r3, r2
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004cbe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d111      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cce:	085b      	lsrs	r3, r3, #1
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d107      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d001      	beq.n	8004cec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e000      	b.n	8004cee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3718      	adds	r7, #24
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	40023800 	.word	0x40023800

08004cfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d101      	bne.n	8004d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e0cc      	b.n	8004eaa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d10:	4b68      	ldr	r3, [pc, #416]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0307 	and.w	r3, r3, #7
 8004d18:	683a      	ldr	r2, [r7, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d90c      	bls.n	8004d38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d1e:	4b65      	ldr	r3, [pc, #404]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	b2d2      	uxtb	r2, r2
 8004d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d26:	4b63      	ldr	r3, [pc, #396]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0307 	and.w	r3, r3, #7
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d001      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e0b8      	b.n	8004eaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0302 	and.w	r3, r3, #2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d020      	beq.n	8004d86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0304 	and.w	r3, r3, #4
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d50:	4b59      	ldr	r3, [pc, #356]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	4a58      	ldr	r2, [pc, #352]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004d5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0308 	and.w	r3, r3, #8
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d005      	beq.n	8004d74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d68:	4b53      	ldr	r3, [pc, #332]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	4a52      	ldr	r2, [pc, #328]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d74:	4b50      	ldr	r3, [pc, #320]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	494d      	ldr	r1, [pc, #308]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d044      	beq.n	8004e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d107      	bne.n	8004daa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d9a:	4b47      	ldr	r3, [pc, #284]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d119      	bne.n	8004dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e07f      	b.n	8004eaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d003      	beq.n	8004dba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004db6:	2b03      	cmp	r3, #3
 8004db8:	d107      	bne.n	8004dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dba:	4b3f      	ldr	r3, [pc, #252]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d109      	bne.n	8004dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e06f      	b.n	8004eaa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dca:	4b3b      	ldr	r3, [pc, #236]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e067      	b.n	8004eaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dda:	4b37      	ldr	r3, [pc, #220]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	f023 0203 	bic.w	r2, r3, #3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	4934      	ldr	r1, [pc, #208]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dec:	f7ff fa30 	bl	8004250 <HAL_GetTick>
 8004df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004df2:	e00a      	b.n	8004e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004df4:	f7ff fa2c 	bl	8004250 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d901      	bls.n	8004e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e04f      	b.n	8004eaa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e0a:	4b2b      	ldr	r3, [pc, #172]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 020c 	and.w	r2, r3, #12
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d1eb      	bne.n	8004df4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e1c:	4b25      	ldr	r3, [pc, #148]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0307 	and.w	r3, r3, #7
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d20c      	bcs.n	8004e44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e2a:	4b22      	ldr	r3, [pc, #136]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e2c:	683a      	ldr	r2, [r7, #0]
 8004e2e:	b2d2      	uxtb	r2, r2
 8004e30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e32:	4b20      	ldr	r3, [pc, #128]	@ (8004eb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0307 	and.w	r3, r3, #7
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d001      	beq.n	8004e44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e032      	b.n	8004eaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0304 	and.w	r3, r3, #4
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d008      	beq.n	8004e62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e50:	4b19      	ldr	r3, [pc, #100]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	4916      	ldr	r1, [pc, #88]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0308 	and.w	r3, r3, #8
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d009      	beq.n	8004e82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e6e:	4b12      	ldr	r3, [pc, #72]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	00db      	lsls	r3, r3, #3
 8004e7c:	490e      	ldr	r1, [pc, #56]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e82:	f000 f821 	bl	8004ec8 <HAL_RCC_GetSysClockFreq>
 8004e86:	4602      	mov	r2, r0
 8004e88:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	091b      	lsrs	r3, r3, #4
 8004e8e:	f003 030f 	and.w	r3, r3, #15
 8004e92:	490a      	ldr	r1, [pc, #40]	@ (8004ebc <HAL_RCC_ClockConfig+0x1c0>)
 8004e94:	5ccb      	ldrb	r3, [r1, r3]
 8004e96:	fa22 f303 	lsr.w	r3, r2, r3
 8004e9a:	4a09      	ldr	r2, [pc, #36]	@ (8004ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004e9e:	4b09      	ldr	r3, [pc, #36]	@ (8004ec4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f7ff f990 	bl	80041c8 <HAL_InitTick>

  return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	40023c00 	.word	0x40023c00
 8004eb8:	40023800 	.word	0x40023800
 8004ebc:	08021708 	.word	0x08021708
 8004ec0:	20000070 	.word	0x20000070
 8004ec4:	20000074 	.word	0x20000074

08004ec8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ecc:	b090      	sub	sp, #64	@ 0x40
 8004ece:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004edc:	2300      	movs	r3, #0
 8004ede:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ee0:	4b59      	ldr	r3, [pc, #356]	@ (8005048 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f003 030c 	and.w	r3, r3, #12
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	d00d      	beq.n	8004f08 <HAL_RCC_GetSysClockFreq+0x40>
 8004eec:	2b08      	cmp	r3, #8
 8004eee:	f200 80a1 	bhi.w	8005034 <HAL_RCC_GetSysClockFreq+0x16c>
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d002      	beq.n	8004efc <HAL_RCC_GetSysClockFreq+0x34>
 8004ef6:	2b04      	cmp	r3, #4
 8004ef8:	d003      	beq.n	8004f02 <HAL_RCC_GetSysClockFreq+0x3a>
 8004efa:	e09b      	b.n	8005034 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004efc:	4b53      	ldr	r3, [pc, #332]	@ (800504c <HAL_RCC_GetSysClockFreq+0x184>)
 8004efe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004f00:	e09b      	b.n	800503a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f02:	4b53      	ldr	r3, [pc, #332]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f04:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004f06:	e098      	b.n	800503a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f08:	4b4f      	ldr	r3, [pc, #316]	@ (8005048 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f10:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f12:	4b4d      	ldr	r3, [pc, #308]	@ (8005048 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d028      	beq.n	8004f70 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f1e:	4b4a      	ldr	r3, [pc, #296]	@ (8005048 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	099b      	lsrs	r3, r3, #6
 8004f24:	2200      	movs	r2, #0
 8004f26:	623b      	str	r3, [r7, #32]
 8004f28:	627a      	str	r2, [r7, #36]	@ 0x24
 8004f2a:	6a3b      	ldr	r3, [r7, #32]
 8004f2c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004f30:	2100      	movs	r1, #0
 8004f32:	4b47      	ldr	r3, [pc, #284]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f34:	fb03 f201 	mul.w	r2, r3, r1
 8004f38:	2300      	movs	r3, #0
 8004f3a:	fb00 f303 	mul.w	r3, r0, r3
 8004f3e:	4413      	add	r3, r2
 8004f40:	4a43      	ldr	r2, [pc, #268]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f42:	fba0 1202 	umull	r1, r2, r0, r2
 8004f46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f48:	460a      	mov	r2, r1
 8004f4a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004f4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f4e:	4413      	add	r3, r2
 8004f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f54:	2200      	movs	r2, #0
 8004f56:	61bb      	str	r3, [r7, #24]
 8004f58:	61fa      	str	r2, [r7, #28]
 8004f5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004f62:	f7fb fe91 	bl	8000c88 <__aeabi_uldivmod>
 8004f66:	4602      	mov	r2, r0
 8004f68:	460b      	mov	r3, r1
 8004f6a:	4613      	mov	r3, r2
 8004f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f6e:	e053      	b.n	8005018 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f70:	4b35      	ldr	r3, [pc, #212]	@ (8005048 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	099b      	lsrs	r3, r3, #6
 8004f76:	2200      	movs	r2, #0
 8004f78:	613b      	str	r3, [r7, #16]
 8004f7a:	617a      	str	r2, [r7, #20]
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004f82:	f04f 0b00 	mov.w	fp, #0
 8004f86:	4652      	mov	r2, sl
 8004f88:	465b      	mov	r3, fp
 8004f8a:	f04f 0000 	mov.w	r0, #0
 8004f8e:	f04f 0100 	mov.w	r1, #0
 8004f92:	0159      	lsls	r1, r3, #5
 8004f94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f98:	0150      	lsls	r0, r2, #5
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	ebb2 080a 	subs.w	r8, r2, sl
 8004fa2:	eb63 090b 	sbc.w	r9, r3, fp
 8004fa6:	f04f 0200 	mov.w	r2, #0
 8004faa:	f04f 0300 	mov.w	r3, #0
 8004fae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004fb2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004fb6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004fba:	ebb2 0408 	subs.w	r4, r2, r8
 8004fbe:	eb63 0509 	sbc.w	r5, r3, r9
 8004fc2:	f04f 0200 	mov.w	r2, #0
 8004fc6:	f04f 0300 	mov.w	r3, #0
 8004fca:	00eb      	lsls	r3, r5, #3
 8004fcc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fd0:	00e2      	lsls	r2, r4, #3
 8004fd2:	4614      	mov	r4, r2
 8004fd4:	461d      	mov	r5, r3
 8004fd6:	eb14 030a 	adds.w	r3, r4, sl
 8004fda:	603b      	str	r3, [r7, #0]
 8004fdc:	eb45 030b 	adc.w	r3, r5, fp
 8004fe0:	607b      	str	r3, [r7, #4]
 8004fe2:	f04f 0200 	mov.w	r2, #0
 8004fe6:	f04f 0300 	mov.w	r3, #0
 8004fea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004fee:	4629      	mov	r1, r5
 8004ff0:	028b      	lsls	r3, r1, #10
 8004ff2:	4621      	mov	r1, r4
 8004ff4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ff8:	4621      	mov	r1, r4
 8004ffa:	028a      	lsls	r2, r1, #10
 8004ffc:	4610      	mov	r0, r2
 8004ffe:	4619      	mov	r1, r3
 8005000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005002:	2200      	movs	r2, #0
 8005004:	60bb      	str	r3, [r7, #8]
 8005006:	60fa      	str	r2, [r7, #12]
 8005008:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800500c:	f7fb fe3c 	bl	8000c88 <__aeabi_uldivmod>
 8005010:	4602      	mov	r2, r0
 8005012:	460b      	mov	r3, r1
 8005014:	4613      	mov	r3, r2
 8005016:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005018:	4b0b      	ldr	r3, [pc, #44]	@ (8005048 <HAL_RCC_GetSysClockFreq+0x180>)
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	0c1b      	lsrs	r3, r3, #16
 800501e:	f003 0303 	and.w	r3, r3, #3
 8005022:	3301      	adds	r3, #1
 8005024:	005b      	lsls	r3, r3, #1
 8005026:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005028:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800502a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800502c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005030:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005032:	e002      	b.n	800503a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005034:	4b05      	ldr	r3, [pc, #20]	@ (800504c <HAL_RCC_GetSysClockFreq+0x184>)
 8005036:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005038:	bf00      	nop
    }
  }
  return sysclockfreq;
 800503a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800503c:	4618      	mov	r0, r3
 800503e:	3740      	adds	r7, #64	@ 0x40
 8005040:	46bd      	mov	sp, r7
 8005042:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005046:	bf00      	nop
 8005048:	40023800 	.word	0x40023800
 800504c:	00f42400 	.word	0x00f42400
 8005050:	017d7840 	.word	0x017d7840

08005054 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005054:	b480      	push	{r7}
 8005056:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005058:	4b03      	ldr	r3, [pc, #12]	@ (8005068 <HAL_RCC_GetHCLKFreq+0x14>)
 800505a:	681b      	ldr	r3, [r3, #0]
}
 800505c:	4618      	mov	r0, r3
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	20000070 	.word	0x20000070

0800506c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005070:	f7ff fff0 	bl	8005054 <HAL_RCC_GetHCLKFreq>
 8005074:	4602      	mov	r2, r0
 8005076:	4b05      	ldr	r3, [pc, #20]	@ (800508c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	0a9b      	lsrs	r3, r3, #10
 800507c:	f003 0307 	and.w	r3, r3, #7
 8005080:	4903      	ldr	r1, [pc, #12]	@ (8005090 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005082:	5ccb      	ldrb	r3, [r1, r3]
 8005084:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005088:	4618      	mov	r0, r3
 800508a:	bd80      	pop	{r7, pc}
 800508c:	40023800 	.word	0x40023800
 8005090:	08021718 	.word	0x08021718

08005094 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005098:	f7ff ffdc 	bl	8005054 <HAL_RCC_GetHCLKFreq>
 800509c:	4602      	mov	r2, r0
 800509e:	4b05      	ldr	r3, [pc, #20]	@ (80050b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	0b5b      	lsrs	r3, r3, #13
 80050a4:	f003 0307 	and.w	r3, r3, #7
 80050a8:	4903      	ldr	r1, [pc, #12]	@ (80050b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050aa:	5ccb      	ldrb	r3, [r1, r3]
 80050ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	40023800 	.word	0x40023800
 80050b8:	08021718 	.word	0x08021718

080050bc <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e038      	b.n	8005144 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d106      	bne.n	80050ec <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	f7fe fefc 	bl	8003ee4 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	3308      	adds	r3, #8
 80050f4:	4619      	mov	r1, r3
 80050f6:	4610      	mov	r0, r2
 80050f8:	f000 ff5c 	bl	8005fb4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6818      	ldr	r0, [r3, #0]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	461a      	mov	r2, r3
 8005106:	68b9      	ldr	r1, [r7, #8]
 8005108:	f000 ffbe 	bl	8006088 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6858      	ldr	r0, [r3, #4]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	689a      	ldr	r2, [r3, #8]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005118:	6879      	ldr	r1, [r7, #4]
 800511a:	f000 ffe3 	bl	80060e4 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	6892      	ldr	r2, [r2, #8]
 8005126:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68fa      	ldr	r2, [r7, #12]
 8005130:	6892      	ldr	r2, [r2, #8]
 8005132:	f041 0101 	orr.w	r1, r1, #1
 8005136:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	3710      	adds	r7, #16
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}

0800514c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e041      	b.n	80051e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005164:	b2db      	uxtb	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d106      	bne.n	8005178 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7fe fddc 	bl	8003d30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2202      	movs	r2, #2
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	3304      	adds	r3, #4
 8005188:	4619      	mov	r1, r3
 800518a:	4610      	mov	r0, r2
 800518c:	f000 fa7e 	bl	800568c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3708      	adds	r7, #8
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
	...

080051ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d001      	beq.n	8005204 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e04e      	b.n	80052a2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68da      	ldr	r2, [r3, #12]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0201 	orr.w	r2, r2, #1
 800521a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a23      	ldr	r2, [pc, #140]	@ (80052b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d022      	beq.n	800526c <HAL_TIM_Base_Start_IT+0x80>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800522e:	d01d      	beq.n	800526c <HAL_TIM_Base_Start_IT+0x80>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a1f      	ldr	r2, [pc, #124]	@ (80052b4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d018      	beq.n	800526c <HAL_TIM_Base_Start_IT+0x80>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a1e      	ldr	r2, [pc, #120]	@ (80052b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d013      	beq.n	800526c <HAL_TIM_Base_Start_IT+0x80>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a1c      	ldr	r2, [pc, #112]	@ (80052bc <HAL_TIM_Base_Start_IT+0xd0>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d00e      	beq.n	800526c <HAL_TIM_Base_Start_IT+0x80>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a1b      	ldr	r2, [pc, #108]	@ (80052c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d009      	beq.n	800526c <HAL_TIM_Base_Start_IT+0x80>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a19      	ldr	r2, [pc, #100]	@ (80052c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d004      	beq.n	800526c <HAL_TIM_Base_Start_IT+0x80>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a18      	ldr	r2, [pc, #96]	@ (80052c8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d111      	bne.n	8005290 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f003 0307 	and.w	r3, r3, #7
 8005276:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2b06      	cmp	r3, #6
 800527c:	d010      	beq.n	80052a0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f042 0201 	orr.w	r2, r2, #1
 800528c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800528e:	e007      	b.n	80052a0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f042 0201 	orr.w	r2, r2, #1
 800529e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3714      	adds	r7, #20
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	40010000 	.word	0x40010000
 80052b4:	40000400 	.word	0x40000400
 80052b8:	40000800 	.word	0x40000800
 80052bc:	40000c00 	.word	0x40000c00
 80052c0:	40010400 	.word	0x40010400
 80052c4:	40014000 	.word	0x40014000
 80052c8:	40001800 	.word	0x40001800

080052cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d020      	beq.n	8005330 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f003 0302 	and.w	r3, r3, #2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d01b      	beq.n	8005330 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f06f 0202 	mvn.w	r2, #2
 8005300:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	f003 0303 	and.w	r3, r3, #3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d003      	beq.n	800531e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f999 	bl	800564e <HAL_TIM_IC_CaptureCallback>
 800531c:	e005      	b.n	800532a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 f98b 	bl	800563a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 f99c 	bl	8005662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	f003 0304 	and.w	r3, r3, #4
 8005336:	2b00      	cmp	r3, #0
 8005338:	d020      	beq.n	800537c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f003 0304 	and.w	r3, r3, #4
 8005340:	2b00      	cmp	r3, #0
 8005342:	d01b      	beq.n	800537c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f06f 0204 	mvn.w	r2, #4
 800534c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2202      	movs	r2, #2
 8005352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800535e:	2b00      	cmp	r3, #0
 8005360:	d003      	beq.n	800536a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 f973 	bl	800564e <HAL_TIM_IC_CaptureCallback>
 8005368:	e005      	b.n	8005376 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 f965 	bl	800563a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f000 f976 	bl	8005662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	f003 0308 	and.w	r3, r3, #8
 8005382:	2b00      	cmp	r3, #0
 8005384:	d020      	beq.n	80053c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f003 0308 	and.w	r3, r3, #8
 800538c:	2b00      	cmp	r3, #0
 800538e:	d01b      	beq.n	80053c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f06f 0208 	mvn.w	r2, #8
 8005398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2204      	movs	r2, #4
 800539e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	f003 0303 	and.w	r3, r3, #3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 f94d 	bl	800564e <HAL_TIM_IC_CaptureCallback>
 80053b4:	e005      	b.n	80053c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 f93f 	bl	800563a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 f950 	bl	8005662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	f003 0310 	and.w	r3, r3, #16
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d020      	beq.n	8005414 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f003 0310 	and.w	r3, r3, #16
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d01b      	beq.n	8005414 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f06f 0210 	mvn.w	r2, #16
 80053e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2208      	movs	r2, #8
 80053ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f927 	bl	800564e <HAL_TIM_IC_CaptureCallback>
 8005400:	e005      	b.n	800540e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 f919 	bl	800563a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 f92a 	bl	8005662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	f003 0301 	and.w	r3, r3, #1
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00c      	beq.n	8005438 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	2b00      	cmp	r3, #0
 8005426:	d007      	beq.n	8005438 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f06f 0201 	mvn.w	r2, #1
 8005430:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f7fe fba0 	bl	8003b78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00c      	beq.n	800545c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005448:	2b00      	cmp	r3, #0
 800544a:	d007      	beq.n	800545c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 fade 	bl	8005a18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00c      	beq.n	8005480 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800546c:	2b00      	cmp	r3, #0
 800546e:	d007      	beq.n	8005480 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f8fb 	bl	8005676 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	f003 0320 	and.w	r3, r3, #32
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00c      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f003 0320 	and.w	r3, r3, #32
 8005490:	2b00      	cmp	r3, #0
 8005492:	d007      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f06f 0220 	mvn.w	r2, #32
 800549c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 fab0 	bl	8005a04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054a4:	bf00      	nop
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054b6:	2300      	movs	r3, #0
 80054b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d101      	bne.n	80054c8 <HAL_TIM_ConfigClockSource+0x1c>
 80054c4:	2302      	movs	r3, #2
 80054c6:	e0b4      	b.n	8005632 <HAL_TIM_ConfigClockSource+0x186>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2202      	movs	r2, #2
 80054d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80054e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68ba      	ldr	r2, [r7, #8]
 80054f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005500:	d03e      	beq.n	8005580 <HAL_TIM_ConfigClockSource+0xd4>
 8005502:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005506:	f200 8087 	bhi.w	8005618 <HAL_TIM_ConfigClockSource+0x16c>
 800550a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800550e:	f000 8086 	beq.w	800561e <HAL_TIM_ConfigClockSource+0x172>
 8005512:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005516:	d87f      	bhi.n	8005618 <HAL_TIM_ConfigClockSource+0x16c>
 8005518:	2b70      	cmp	r3, #112	@ 0x70
 800551a:	d01a      	beq.n	8005552 <HAL_TIM_ConfigClockSource+0xa6>
 800551c:	2b70      	cmp	r3, #112	@ 0x70
 800551e:	d87b      	bhi.n	8005618 <HAL_TIM_ConfigClockSource+0x16c>
 8005520:	2b60      	cmp	r3, #96	@ 0x60
 8005522:	d050      	beq.n	80055c6 <HAL_TIM_ConfigClockSource+0x11a>
 8005524:	2b60      	cmp	r3, #96	@ 0x60
 8005526:	d877      	bhi.n	8005618 <HAL_TIM_ConfigClockSource+0x16c>
 8005528:	2b50      	cmp	r3, #80	@ 0x50
 800552a:	d03c      	beq.n	80055a6 <HAL_TIM_ConfigClockSource+0xfa>
 800552c:	2b50      	cmp	r3, #80	@ 0x50
 800552e:	d873      	bhi.n	8005618 <HAL_TIM_ConfigClockSource+0x16c>
 8005530:	2b40      	cmp	r3, #64	@ 0x40
 8005532:	d058      	beq.n	80055e6 <HAL_TIM_ConfigClockSource+0x13a>
 8005534:	2b40      	cmp	r3, #64	@ 0x40
 8005536:	d86f      	bhi.n	8005618 <HAL_TIM_ConfigClockSource+0x16c>
 8005538:	2b30      	cmp	r3, #48	@ 0x30
 800553a:	d064      	beq.n	8005606 <HAL_TIM_ConfigClockSource+0x15a>
 800553c:	2b30      	cmp	r3, #48	@ 0x30
 800553e:	d86b      	bhi.n	8005618 <HAL_TIM_ConfigClockSource+0x16c>
 8005540:	2b20      	cmp	r3, #32
 8005542:	d060      	beq.n	8005606 <HAL_TIM_ConfigClockSource+0x15a>
 8005544:	2b20      	cmp	r3, #32
 8005546:	d867      	bhi.n	8005618 <HAL_TIM_ConfigClockSource+0x16c>
 8005548:	2b00      	cmp	r3, #0
 800554a:	d05c      	beq.n	8005606 <HAL_TIM_ConfigClockSource+0x15a>
 800554c:	2b10      	cmp	r3, #16
 800554e:	d05a      	beq.n	8005606 <HAL_TIM_ConfigClockSource+0x15a>
 8005550:	e062      	b.n	8005618 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005562:	f000 f9b3 	bl	80058cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005574:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68ba      	ldr	r2, [r7, #8]
 800557c:	609a      	str	r2, [r3, #8]
      break;
 800557e:	e04f      	b.n	8005620 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005590:	f000 f99c 	bl	80058cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689a      	ldr	r2, [r3, #8]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055a2:	609a      	str	r2, [r3, #8]
      break;
 80055a4:	e03c      	b.n	8005620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055b2:	461a      	mov	r2, r3
 80055b4:	f000 f910 	bl	80057d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2150      	movs	r1, #80	@ 0x50
 80055be:	4618      	mov	r0, r3
 80055c0:	f000 f969 	bl	8005896 <TIM_ITRx_SetConfig>
      break;
 80055c4:	e02c      	b.n	8005620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055d2:	461a      	mov	r2, r3
 80055d4:	f000 f92f 	bl	8005836 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2160      	movs	r1, #96	@ 0x60
 80055de:	4618      	mov	r0, r3
 80055e0:	f000 f959 	bl	8005896 <TIM_ITRx_SetConfig>
      break;
 80055e4:	e01c      	b.n	8005620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055f2:	461a      	mov	r2, r3
 80055f4:	f000 f8f0 	bl	80057d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2140      	movs	r1, #64	@ 0x40
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 f949 	bl	8005896 <TIM_ITRx_SetConfig>
      break;
 8005604:	e00c      	b.n	8005620 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4619      	mov	r1, r3
 8005610:	4610      	mov	r0, r2
 8005612:	f000 f940 	bl	8005896 <TIM_ITRx_SetConfig>
      break;
 8005616:	e003      	b.n	8005620 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	73fb      	strb	r3, [r7, #15]
      break;
 800561c:	e000      	b.n	8005620 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800561e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005630:	7bfb      	ldrb	r3, [r7, #15]
}
 8005632:	4618      	mov	r0, r3
 8005634:	3710      	adds	r7, #16
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}

0800563a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005642:	bf00      	nop
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800564e:	b480      	push	{r7}
 8005650:	b083      	sub	sp, #12
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005656:	bf00      	nop
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005662:	b480      	push	{r7}
 8005664:	b083      	sub	sp, #12
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800566a:	bf00      	nop
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005676:	b480      	push	{r7}
 8005678:	b083      	sub	sp, #12
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800567e:	bf00      	nop
 8005680:	370c      	adds	r7, #12
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
	...

0800568c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800568c:	b480      	push	{r7}
 800568e:	b085      	sub	sp, #20
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a43      	ldr	r2, [pc, #268]	@ (80057ac <TIM_Base_SetConfig+0x120>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d013      	beq.n	80056cc <TIM_Base_SetConfig+0x40>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056aa:	d00f      	beq.n	80056cc <TIM_Base_SetConfig+0x40>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a40      	ldr	r2, [pc, #256]	@ (80057b0 <TIM_Base_SetConfig+0x124>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d00b      	beq.n	80056cc <TIM_Base_SetConfig+0x40>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a3f      	ldr	r2, [pc, #252]	@ (80057b4 <TIM_Base_SetConfig+0x128>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d007      	beq.n	80056cc <TIM_Base_SetConfig+0x40>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a3e      	ldr	r2, [pc, #248]	@ (80057b8 <TIM_Base_SetConfig+0x12c>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d003      	beq.n	80056cc <TIM_Base_SetConfig+0x40>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a3d      	ldr	r2, [pc, #244]	@ (80057bc <TIM_Base_SetConfig+0x130>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d108      	bne.n	80056de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	4313      	orrs	r3, r2
 80056dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a32      	ldr	r2, [pc, #200]	@ (80057ac <TIM_Base_SetConfig+0x120>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d02b      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ec:	d027      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a2f      	ldr	r2, [pc, #188]	@ (80057b0 <TIM_Base_SetConfig+0x124>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d023      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a2e      	ldr	r2, [pc, #184]	@ (80057b4 <TIM_Base_SetConfig+0x128>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d01f      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a2d      	ldr	r2, [pc, #180]	@ (80057b8 <TIM_Base_SetConfig+0x12c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d01b      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a2c      	ldr	r2, [pc, #176]	@ (80057bc <TIM_Base_SetConfig+0x130>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d017      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a2b      	ldr	r2, [pc, #172]	@ (80057c0 <TIM_Base_SetConfig+0x134>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d013      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a2a      	ldr	r2, [pc, #168]	@ (80057c4 <TIM_Base_SetConfig+0x138>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d00f      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a29      	ldr	r2, [pc, #164]	@ (80057c8 <TIM_Base_SetConfig+0x13c>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d00b      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a28      	ldr	r2, [pc, #160]	@ (80057cc <TIM_Base_SetConfig+0x140>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d007      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a27      	ldr	r2, [pc, #156]	@ (80057d0 <TIM_Base_SetConfig+0x144>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d003      	beq.n	800573e <TIM_Base_SetConfig+0xb2>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a26      	ldr	r2, [pc, #152]	@ (80057d4 <TIM_Base_SetConfig+0x148>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d108      	bne.n	8005750 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	4313      	orrs	r3, r2
 800574e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	4313      	orrs	r3, r2
 800575c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	689a      	ldr	r2, [r3, #8]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a0e      	ldr	r2, [pc, #56]	@ (80057ac <TIM_Base_SetConfig+0x120>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d003      	beq.n	800577e <TIM_Base_SetConfig+0xf2>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a10      	ldr	r2, [pc, #64]	@ (80057bc <TIM_Base_SetConfig+0x130>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d103      	bne.n	8005786 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	691a      	ldr	r2, [r3, #16]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f043 0204 	orr.w	r2, r3, #4
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	601a      	str	r2, [r3, #0]
}
 800579e:	bf00      	nop
 80057a0:	3714      	adds	r7, #20
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	40010000 	.word	0x40010000
 80057b0:	40000400 	.word	0x40000400
 80057b4:	40000800 	.word	0x40000800
 80057b8:	40000c00 	.word	0x40000c00
 80057bc:	40010400 	.word	0x40010400
 80057c0:	40014000 	.word	0x40014000
 80057c4:	40014400 	.word	0x40014400
 80057c8:	40014800 	.word	0x40014800
 80057cc:	40001800 	.word	0x40001800
 80057d0:	40001c00 	.word	0x40001c00
 80057d4:	40002000 	.word	0x40002000

080057d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057d8:	b480      	push	{r7}
 80057da:	b087      	sub	sp, #28
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6a1b      	ldr	r3, [r3, #32]
 80057e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6a1b      	ldr	r3, [r3, #32]
 80057ee:	f023 0201 	bic.w	r2, r3, #1
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005802:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	011b      	lsls	r3, r3, #4
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	f023 030a 	bic.w	r3, r3, #10
 8005814:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	4313      	orrs	r3, r2
 800581c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	621a      	str	r2, [r3, #32]
}
 800582a:	bf00      	nop
 800582c:	371c      	adds	r7, #28
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr

08005836 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005836:	b480      	push	{r7}
 8005838:	b087      	sub	sp, #28
 800583a:	af00      	add	r7, sp, #0
 800583c:	60f8      	str	r0, [r7, #12]
 800583e:	60b9      	str	r1, [r7, #8]
 8005840:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6a1b      	ldr	r3, [r3, #32]
 8005846:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	f023 0210 	bic.w	r2, r3, #16
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005860:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	031b      	lsls	r3, r3, #12
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	4313      	orrs	r3, r2
 800586a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005872:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	011b      	lsls	r3, r3, #4
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	4313      	orrs	r3, r2
 800587c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	697a      	ldr	r2, [r7, #20]
 8005888:	621a      	str	r2, [r3, #32]
}
 800588a:	bf00      	nop
 800588c:	371c      	adds	r7, #28
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr

08005896 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005896:	b480      	push	{r7}
 8005898:	b085      	sub	sp, #20
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
 800589e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058ae:	683a      	ldr	r2, [r7, #0]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	f043 0307 	orr.w	r3, r3, #7
 80058b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	609a      	str	r2, [r3, #8]
}
 80058c0:	bf00      	nop
 80058c2:	3714      	adds	r7, #20
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
 80058d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	021a      	lsls	r2, r3, #8
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	431a      	orrs	r2, r3
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	697a      	ldr	r2, [r7, #20]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	697a      	ldr	r2, [r7, #20]
 80058fe:	609a      	str	r2, [r3, #8]
}
 8005900:	bf00      	nop
 8005902:	371c      	adds	r7, #28
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800590c:	b480      	push	{r7}
 800590e:	b085      	sub	sp, #20
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800591c:	2b01      	cmp	r3, #1
 800591e:	d101      	bne.n	8005924 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005920:	2302      	movs	r3, #2
 8005922:	e05a      	b.n	80059da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2202      	movs	r2, #2
 8005930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800594a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	4313      	orrs	r3, r2
 8005954:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a21      	ldr	r2, [pc, #132]	@ (80059e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d022      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005970:	d01d      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a1d      	ldr	r2, [pc, #116]	@ (80059ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d018      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a1b      	ldr	r2, [pc, #108]	@ (80059f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d013      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a1a      	ldr	r2, [pc, #104]	@ (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d00e      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a18      	ldr	r2, [pc, #96]	@ (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d009      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a17      	ldr	r2, [pc, #92]	@ (80059fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d004      	beq.n	80059ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a15      	ldr	r2, [pc, #84]	@ (8005a00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d10c      	bne.n	80059c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	68ba      	ldr	r2, [r7, #8]
 80059bc:	4313      	orrs	r3, r2
 80059be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3714      	adds	r7, #20
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	40010000 	.word	0x40010000
 80059ec:	40000400 	.word	0x40000400
 80059f0:	40000800 	.word	0x40000800
 80059f4:	40000c00 	.word	0x40000c00
 80059f8:	40010400 	.word	0x40010400
 80059fc:	40014000 	.word	0x40014000
 8005a00:	40001800 	.word	0x40001800

08005a04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a0c:	bf00      	nop
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b082      	sub	sp, #8
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d101      	bne.n	8005a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e042      	b.n	8005ac4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d106      	bne.n	8005a58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f7fe f9b2 	bl	8003dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2224      	movs	r2, #36	@ 0x24
 8005a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 f82b 	bl	8005acc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	691a      	ldr	r2, [r3, #16]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	695a      	ldr	r2, [r3, #20]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68da      	ldr	r2, [r3, #12]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005aa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2220      	movs	r2, #32
 8005ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3708      	adds	r7, #8
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005acc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ad0:	b0c0      	sub	sp, #256	@ 0x100
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae8:	68d9      	ldr	r1, [r3, #12]
 8005aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	ea40 0301 	orr.w	r3, r0, r1
 8005af4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005af6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	431a      	orrs	r2, r3
 8005b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b08:	695b      	ldr	r3, [r3, #20]
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b10:	69db      	ldr	r3, [r3, #28]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005b24:	f021 010c 	bic.w	r1, r1, #12
 8005b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005b32:	430b      	orrs	r3, r1
 8005b34:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b46:	6999      	ldr	r1, [r3, #24]
 8005b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	ea40 0301 	orr.w	r3, r0, r1
 8005b52:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	4b8f      	ldr	r3, [pc, #572]	@ (8005d98 <UART_SetConfig+0x2cc>)
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d005      	beq.n	8005b6c <UART_SetConfig+0xa0>
 8005b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	4b8d      	ldr	r3, [pc, #564]	@ (8005d9c <UART_SetConfig+0x2d0>)
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d104      	bne.n	8005b76 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b6c:	f7ff fa92 	bl	8005094 <HAL_RCC_GetPCLK2Freq>
 8005b70:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005b74:	e003      	b.n	8005b7e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b76:	f7ff fa79 	bl	800506c <HAL_RCC_GetPCLK1Freq>
 8005b7a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b82:	69db      	ldr	r3, [r3, #28]
 8005b84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b88:	f040 810c 	bne.w	8005da4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b90:	2200      	movs	r2, #0
 8005b92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b96:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005b9a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b9e:	4622      	mov	r2, r4
 8005ba0:	462b      	mov	r3, r5
 8005ba2:	1891      	adds	r1, r2, r2
 8005ba4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005ba6:	415b      	adcs	r3, r3
 8005ba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005baa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005bae:	4621      	mov	r1, r4
 8005bb0:	eb12 0801 	adds.w	r8, r2, r1
 8005bb4:	4629      	mov	r1, r5
 8005bb6:	eb43 0901 	adc.w	r9, r3, r1
 8005bba:	f04f 0200 	mov.w	r2, #0
 8005bbe:	f04f 0300 	mov.w	r3, #0
 8005bc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005bce:	4690      	mov	r8, r2
 8005bd0:	4699      	mov	r9, r3
 8005bd2:	4623      	mov	r3, r4
 8005bd4:	eb18 0303 	adds.w	r3, r8, r3
 8005bd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005bdc:	462b      	mov	r3, r5
 8005bde:	eb49 0303 	adc.w	r3, r9, r3
 8005be2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005bf2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005bf6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	18db      	adds	r3, r3, r3
 8005bfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c00:	4613      	mov	r3, r2
 8005c02:	eb42 0303 	adc.w	r3, r2, r3
 8005c06:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c08:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005c0c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005c10:	f7fb f83a 	bl	8000c88 <__aeabi_uldivmod>
 8005c14:	4602      	mov	r2, r0
 8005c16:	460b      	mov	r3, r1
 8005c18:	4b61      	ldr	r3, [pc, #388]	@ (8005da0 <UART_SetConfig+0x2d4>)
 8005c1a:	fba3 2302 	umull	r2, r3, r3, r2
 8005c1e:	095b      	lsrs	r3, r3, #5
 8005c20:	011c      	lsls	r4, r3, #4
 8005c22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c26:	2200      	movs	r2, #0
 8005c28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c2c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005c30:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005c34:	4642      	mov	r2, r8
 8005c36:	464b      	mov	r3, r9
 8005c38:	1891      	adds	r1, r2, r2
 8005c3a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005c3c:	415b      	adcs	r3, r3
 8005c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c40:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005c44:	4641      	mov	r1, r8
 8005c46:	eb12 0a01 	adds.w	sl, r2, r1
 8005c4a:	4649      	mov	r1, r9
 8005c4c:	eb43 0b01 	adc.w	fp, r3, r1
 8005c50:	f04f 0200 	mov.w	r2, #0
 8005c54:	f04f 0300 	mov.w	r3, #0
 8005c58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c64:	4692      	mov	sl, r2
 8005c66:	469b      	mov	fp, r3
 8005c68:	4643      	mov	r3, r8
 8005c6a:	eb1a 0303 	adds.w	r3, sl, r3
 8005c6e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c72:	464b      	mov	r3, r9
 8005c74:	eb4b 0303 	adc.w	r3, fp, r3
 8005c78:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c88:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c8c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005c90:	460b      	mov	r3, r1
 8005c92:	18db      	adds	r3, r3, r3
 8005c94:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c96:	4613      	mov	r3, r2
 8005c98:	eb42 0303 	adc.w	r3, r2, r3
 8005c9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005ca2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005ca6:	f7fa ffef 	bl	8000c88 <__aeabi_uldivmod>
 8005caa:	4602      	mov	r2, r0
 8005cac:	460b      	mov	r3, r1
 8005cae:	4611      	mov	r1, r2
 8005cb0:	4b3b      	ldr	r3, [pc, #236]	@ (8005da0 <UART_SetConfig+0x2d4>)
 8005cb2:	fba3 2301 	umull	r2, r3, r3, r1
 8005cb6:	095b      	lsrs	r3, r3, #5
 8005cb8:	2264      	movs	r2, #100	@ 0x64
 8005cba:	fb02 f303 	mul.w	r3, r2, r3
 8005cbe:	1acb      	subs	r3, r1, r3
 8005cc0:	00db      	lsls	r3, r3, #3
 8005cc2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005cc6:	4b36      	ldr	r3, [pc, #216]	@ (8005da0 <UART_SetConfig+0x2d4>)
 8005cc8:	fba3 2302 	umull	r2, r3, r3, r2
 8005ccc:	095b      	lsrs	r3, r3, #5
 8005cce:	005b      	lsls	r3, r3, #1
 8005cd0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005cd4:	441c      	add	r4, r3
 8005cd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005ce0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005ce4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005ce8:	4642      	mov	r2, r8
 8005cea:	464b      	mov	r3, r9
 8005cec:	1891      	adds	r1, r2, r2
 8005cee:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005cf0:	415b      	adcs	r3, r3
 8005cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005cf4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005cf8:	4641      	mov	r1, r8
 8005cfa:	1851      	adds	r1, r2, r1
 8005cfc:	6339      	str	r1, [r7, #48]	@ 0x30
 8005cfe:	4649      	mov	r1, r9
 8005d00:	414b      	adcs	r3, r1
 8005d02:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d04:	f04f 0200 	mov.w	r2, #0
 8005d08:	f04f 0300 	mov.w	r3, #0
 8005d0c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005d10:	4659      	mov	r1, fp
 8005d12:	00cb      	lsls	r3, r1, #3
 8005d14:	4651      	mov	r1, sl
 8005d16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d1a:	4651      	mov	r1, sl
 8005d1c:	00ca      	lsls	r2, r1, #3
 8005d1e:	4610      	mov	r0, r2
 8005d20:	4619      	mov	r1, r3
 8005d22:	4603      	mov	r3, r0
 8005d24:	4642      	mov	r2, r8
 8005d26:	189b      	adds	r3, r3, r2
 8005d28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d2c:	464b      	mov	r3, r9
 8005d2e:	460a      	mov	r2, r1
 8005d30:	eb42 0303 	adc.w	r3, r2, r3
 8005d34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d44:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005d48:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	18db      	adds	r3, r3, r3
 8005d50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d52:	4613      	mov	r3, r2
 8005d54:	eb42 0303 	adc.w	r3, r2, r3
 8005d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d5e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005d62:	f7fa ff91 	bl	8000c88 <__aeabi_uldivmod>
 8005d66:	4602      	mov	r2, r0
 8005d68:	460b      	mov	r3, r1
 8005d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005da0 <UART_SetConfig+0x2d4>)
 8005d6c:	fba3 1302 	umull	r1, r3, r3, r2
 8005d70:	095b      	lsrs	r3, r3, #5
 8005d72:	2164      	movs	r1, #100	@ 0x64
 8005d74:	fb01 f303 	mul.w	r3, r1, r3
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	00db      	lsls	r3, r3, #3
 8005d7c:	3332      	adds	r3, #50	@ 0x32
 8005d7e:	4a08      	ldr	r2, [pc, #32]	@ (8005da0 <UART_SetConfig+0x2d4>)
 8005d80:	fba2 2303 	umull	r2, r3, r2, r3
 8005d84:	095b      	lsrs	r3, r3, #5
 8005d86:	f003 0207 	and.w	r2, r3, #7
 8005d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4422      	add	r2, r4
 8005d92:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d94:	e106      	b.n	8005fa4 <UART_SetConfig+0x4d8>
 8005d96:	bf00      	nop
 8005d98:	40011000 	.word	0x40011000
 8005d9c:	40011400 	.word	0x40011400
 8005da0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005da4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005da8:	2200      	movs	r2, #0
 8005daa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005dae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005db2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005db6:	4642      	mov	r2, r8
 8005db8:	464b      	mov	r3, r9
 8005dba:	1891      	adds	r1, r2, r2
 8005dbc:	6239      	str	r1, [r7, #32]
 8005dbe:	415b      	adcs	r3, r3
 8005dc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dc2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005dc6:	4641      	mov	r1, r8
 8005dc8:	1854      	adds	r4, r2, r1
 8005dca:	4649      	mov	r1, r9
 8005dcc:	eb43 0501 	adc.w	r5, r3, r1
 8005dd0:	f04f 0200 	mov.w	r2, #0
 8005dd4:	f04f 0300 	mov.w	r3, #0
 8005dd8:	00eb      	lsls	r3, r5, #3
 8005dda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005dde:	00e2      	lsls	r2, r4, #3
 8005de0:	4614      	mov	r4, r2
 8005de2:	461d      	mov	r5, r3
 8005de4:	4643      	mov	r3, r8
 8005de6:	18e3      	adds	r3, r4, r3
 8005de8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005dec:	464b      	mov	r3, r9
 8005dee:	eb45 0303 	adc.w	r3, r5, r3
 8005df2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e02:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e06:	f04f 0200 	mov.w	r2, #0
 8005e0a:	f04f 0300 	mov.w	r3, #0
 8005e0e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005e12:	4629      	mov	r1, r5
 8005e14:	008b      	lsls	r3, r1, #2
 8005e16:	4621      	mov	r1, r4
 8005e18:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e1c:	4621      	mov	r1, r4
 8005e1e:	008a      	lsls	r2, r1, #2
 8005e20:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005e24:	f7fa ff30 	bl	8000c88 <__aeabi_uldivmod>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	4b60      	ldr	r3, [pc, #384]	@ (8005fb0 <UART_SetConfig+0x4e4>)
 8005e2e:	fba3 2302 	umull	r2, r3, r3, r2
 8005e32:	095b      	lsrs	r3, r3, #5
 8005e34:	011c      	lsls	r4, r3, #4
 8005e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e40:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005e44:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005e48:	4642      	mov	r2, r8
 8005e4a:	464b      	mov	r3, r9
 8005e4c:	1891      	adds	r1, r2, r2
 8005e4e:	61b9      	str	r1, [r7, #24]
 8005e50:	415b      	adcs	r3, r3
 8005e52:	61fb      	str	r3, [r7, #28]
 8005e54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e58:	4641      	mov	r1, r8
 8005e5a:	1851      	adds	r1, r2, r1
 8005e5c:	6139      	str	r1, [r7, #16]
 8005e5e:	4649      	mov	r1, r9
 8005e60:	414b      	adcs	r3, r1
 8005e62:	617b      	str	r3, [r7, #20]
 8005e64:	f04f 0200 	mov.w	r2, #0
 8005e68:	f04f 0300 	mov.w	r3, #0
 8005e6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e70:	4659      	mov	r1, fp
 8005e72:	00cb      	lsls	r3, r1, #3
 8005e74:	4651      	mov	r1, sl
 8005e76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e7a:	4651      	mov	r1, sl
 8005e7c:	00ca      	lsls	r2, r1, #3
 8005e7e:	4610      	mov	r0, r2
 8005e80:	4619      	mov	r1, r3
 8005e82:	4603      	mov	r3, r0
 8005e84:	4642      	mov	r2, r8
 8005e86:	189b      	adds	r3, r3, r2
 8005e88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e8c:	464b      	mov	r3, r9
 8005e8e:	460a      	mov	r2, r1
 8005e90:	eb42 0303 	adc.w	r3, r2, r3
 8005e94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005ea2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005ea4:	f04f 0200 	mov.w	r2, #0
 8005ea8:	f04f 0300 	mov.w	r3, #0
 8005eac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005eb0:	4649      	mov	r1, r9
 8005eb2:	008b      	lsls	r3, r1, #2
 8005eb4:	4641      	mov	r1, r8
 8005eb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eba:	4641      	mov	r1, r8
 8005ebc:	008a      	lsls	r2, r1, #2
 8005ebe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005ec2:	f7fa fee1 	bl	8000c88 <__aeabi_uldivmod>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	460b      	mov	r3, r1
 8005eca:	4611      	mov	r1, r2
 8005ecc:	4b38      	ldr	r3, [pc, #224]	@ (8005fb0 <UART_SetConfig+0x4e4>)
 8005ece:	fba3 2301 	umull	r2, r3, r3, r1
 8005ed2:	095b      	lsrs	r3, r3, #5
 8005ed4:	2264      	movs	r2, #100	@ 0x64
 8005ed6:	fb02 f303 	mul.w	r3, r2, r3
 8005eda:	1acb      	subs	r3, r1, r3
 8005edc:	011b      	lsls	r3, r3, #4
 8005ede:	3332      	adds	r3, #50	@ 0x32
 8005ee0:	4a33      	ldr	r2, [pc, #204]	@ (8005fb0 <UART_SetConfig+0x4e4>)
 8005ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee6:	095b      	lsrs	r3, r3, #5
 8005ee8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005eec:	441c      	add	r4, r3
 8005eee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	673b      	str	r3, [r7, #112]	@ 0x70
 8005ef6:	677a      	str	r2, [r7, #116]	@ 0x74
 8005ef8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005efc:	4642      	mov	r2, r8
 8005efe:	464b      	mov	r3, r9
 8005f00:	1891      	adds	r1, r2, r2
 8005f02:	60b9      	str	r1, [r7, #8]
 8005f04:	415b      	adcs	r3, r3
 8005f06:	60fb      	str	r3, [r7, #12]
 8005f08:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f0c:	4641      	mov	r1, r8
 8005f0e:	1851      	adds	r1, r2, r1
 8005f10:	6039      	str	r1, [r7, #0]
 8005f12:	4649      	mov	r1, r9
 8005f14:	414b      	adcs	r3, r1
 8005f16:	607b      	str	r3, [r7, #4]
 8005f18:	f04f 0200 	mov.w	r2, #0
 8005f1c:	f04f 0300 	mov.w	r3, #0
 8005f20:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f24:	4659      	mov	r1, fp
 8005f26:	00cb      	lsls	r3, r1, #3
 8005f28:	4651      	mov	r1, sl
 8005f2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f2e:	4651      	mov	r1, sl
 8005f30:	00ca      	lsls	r2, r1, #3
 8005f32:	4610      	mov	r0, r2
 8005f34:	4619      	mov	r1, r3
 8005f36:	4603      	mov	r3, r0
 8005f38:	4642      	mov	r2, r8
 8005f3a:	189b      	adds	r3, r3, r2
 8005f3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f3e:	464b      	mov	r3, r9
 8005f40:	460a      	mov	r2, r1
 8005f42:	eb42 0303 	adc.w	r3, r2, r3
 8005f46:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f52:	667a      	str	r2, [r7, #100]	@ 0x64
 8005f54:	f04f 0200 	mov.w	r2, #0
 8005f58:	f04f 0300 	mov.w	r3, #0
 8005f5c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005f60:	4649      	mov	r1, r9
 8005f62:	008b      	lsls	r3, r1, #2
 8005f64:	4641      	mov	r1, r8
 8005f66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f6a:	4641      	mov	r1, r8
 8005f6c:	008a      	lsls	r2, r1, #2
 8005f6e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005f72:	f7fa fe89 	bl	8000c88 <__aeabi_uldivmod>
 8005f76:	4602      	mov	r2, r0
 8005f78:	460b      	mov	r3, r1
 8005f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005fb0 <UART_SetConfig+0x4e4>)
 8005f7c:	fba3 1302 	umull	r1, r3, r3, r2
 8005f80:	095b      	lsrs	r3, r3, #5
 8005f82:	2164      	movs	r1, #100	@ 0x64
 8005f84:	fb01 f303 	mul.w	r3, r1, r3
 8005f88:	1ad3      	subs	r3, r2, r3
 8005f8a:	011b      	lsls	r3, r3, #4
 8005f8c:	3332      	adds	r3, #50	@ 0x32
 8005f8e:	4a08      	ldr	r2, [pc, #32]	@ (8005fb0 <UART_SetConfig+0x4e4>)
 8005f90:	fba2 2303 	umull	r2, r3, r2, r3
 8005f94:	095b      	lsrs	r3, r3, #5
 8005f96:	f003 020f 	and.w	r2, r3, #15
 8005f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4422      	add	r2, r4
 8005fa2:	609a      	str	r2, [r3, #8]
}
 8005fa4:	bf00      	nop
 8005fa6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005faa:	46bd      	mov	sp, r7
 8005fac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fb0:	51eb851f 	.word	0x51eb851f

08005fb4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b087      	sub	sp, #28
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	6812      	ldr	r2, [r2, #0]
 8005fcc:	f023 0101 	bic.w	r1, r3, #1
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	2b08      	cmp	r3, #8
 8005fdc:	d102      	bne.n	8005fe4 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005fde:	2340      	movs	r3, #64	@ 0x40
 8005fe0:	617b      	str	r3, [r7, #20]
 8005fe2:	e001      	b.n	8005fe8 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005ff4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005ffa:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8006000:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8006006:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800600c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8006012:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8006018:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 800601e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8006024:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 800602a:	4313      	orrs	r3, r2
 800602c:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	693a      	ldr	r2, [r7, #16]
 8006034:	4313      	orrs	r3, r2
 8006036:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800603c:	693a      	ldr	r2, [r7, #16]
 800603e:	4313      	orrs	r3, r2
 8006040:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8006042:	4b10      	ldr	r3, [pc, #64]	@ (8006084 <FSMC_NORSRAM_Init+0xd0>)
 8006044:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800604c:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8006054:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	43db      	mvns	r3, r3
 8006064:	ea02 0103 	and.w	r1, r2, r3
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	4319      	orrs	r1, r3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	371c      	adds	r7, #28
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr
 8006084:	0008fb7f 	.word	0x0008fb7f

08006088 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
 800608e:	60f8      	str	r0, [r7, #12]
 8006090:	60b9      	str	r1, [r7, #8]
 8006092:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 800609e:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 80060a6:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 80060ae:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	3b01      	subs	r3, #1
 80060b6:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 80060b8:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	3b02      	subs	r3, #2
 80060c0:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 80060c2:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 80060ce:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3714      	adds	r7, #20
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr

080060e4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b085      	sub	sp, #20
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
 80060f0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060f8:	d11d      	bne.n	8006136 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006102:	4b13      	ldr	r3, [pc, #76]	@ (8006150 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8006104:	4013      	ands	r3, r2
 8006106:	68ba      	ldr	r2, [r7, #8]
 8006108:	6811      	ldr	r1, [r2, #0]
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	6852      	ldr	r2, [r2, #4]
 800610e:	0112      	lsls	r2, r2, #4
 8006110:	4311      	orrs	r1, r2
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	6892      	ldr	r2, [r2, #8]
 8006116:	0212      	lsls	r2, r2, #8
 8006118:	4311      	orrs	r1, r2
 800611a:	68ba      	ldr	r2, [r7, #8]
 800611c:	6992      	ldr	r2, [r2, #24]
 800611e:	4311      	orrs	r1, r2
 8006120:	68ba      	ldr	r2, [r7, #8]
 8006122:	68d2      	ldr	r2, [r2, #12]
 8006124:	0412      	lsls	r2, r2, #16
 8006126:	430a      	orrs	r2, r1
 8006128:	ea43 0102 	orr.w	r1, r3, r2
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006134:	e005      	b.n	8006142 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800613e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	3714      	adds	r7, #20
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr
 8006150:	cff00000 	.word	0xcff00000

08006154 <__cvt>:
 8006154:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006158:	ec57 6b10 	vmov	r6, r7, d0
 800615c:	2f00      	cmp	r7, #0
 800615e:	460c      	mov	r4, r1
 8006160:	4619      	mov	r1, r3
 8006162:	463b      	mov	r3, r7
 8006164:	bfbb      	ittet	lt
 8006166:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800616a:	461f      	movlt	r7, r3
 800616c:	2300      	movge	r3, #0
 800616e:	232d      	movlt	r3, #45	@ 0x2d
 8006170:	700b      	strb	r3, [r1, #0]
 8006172:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006174:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006178:	4691      	mov	r9, r2
 800617a:	f023 0820 	bic.w	r8, r3, #32
 800617e:	bfbc      	itt	lt
 8006180:	4632      	movlt	r2, r6
 8006182:	4616      	movlt	r6, r2
 8006184:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006188:	d005      	beq.n	8006196 <__cvt+0x42>
 800618a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800618e:	d100      	bne.n	8006192 <__cvt+0x3e>
 8006190:	3401      	adds	r4, #1
 8006192:	2102      	movs	r1, #2
 8006194:	e000      	b.n	8006198 <__cvt+0x44>
 8006196:	2103      	movs	r1, #3
 8006198:	ab03      	add	r3, sp, #12
 800619a:	9301      	str	r3, [sp, #4]
 800619c:	ab02      	add	r3, sp, #8
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	ec47 6b10 	vmov	d0, r6, r7
 80061a4:	4653      	mov	r3, sl
 80061a6:	4622      	mov	r2, r4
 80061a8:	f001 f87e 	bl	80072a8 <_dtoa_r>
 80061ac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80061b0:	4605      	mov	r5, r0
 80061b2:	d119      	bne.n	80061e8 <__cvt+0x94>
 80061b4:	f019 0f01 	tst.w	r9, #1
 80061b8:	d00e      	beq.n	80061d8 <__cvt+0x84>
 80061ba:	eb00 0904 	add.w	r9, r0, r4
 80061be:	2200      	movs	r2, #0
 80061c0:	2300      	movs	r3, #0
 80061c2:	4630      	mov	r0, r6
 80061c4:	4639      	mov	r1, r7
 80061c6:	f7fa fc7f 	bl	8000ac8 <__aeabi_dcmpeq>
 80061ca:	b108      	cbz	r0, 80061d0 <__cvt+0x7c>
 80061cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80061d0:	2230      	movs	r2, #48	@ 0x30
 80061d2:	9b03      	ldr	r3, [sp, #12]
 80061d4:	454b      	cmp	r3, r9
 80061d6:	d31e      	bcc.n	8006216 <__cvt+0xc2>
 80061d8:	9b03      	ldr	r3, [sp, #12]
 80061da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80061dc:	1b5b      	subs	r3, r3, r5
 80061de:	4628      	mov	r0, r5
 80061e0:	6013      	str	r3, [r2, #0]
 80061e2:	b004      	add	sp, #16
 80061e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80061ec:	eb00 0904 	add.w	r9, r0, r4
 80061f0:	d1e5      	bne.n	80061be <__cvt+0x6a>
 80061f2:	7803      	ldrb	r3, [r0, #0]
 80061f4:	2b30      	cmp	r3, #48	@ 0x30
 80061f6:	d10a      	bne.n	800620e <__cvt+0xba>
 80061f8:	2200      	movs	r2, #0
 80061fa:	2300      	movs	r3, #0
 80061fc:	4630      	mov	r0, r6
 80061fe:	4639      	mov	r1, r7
 8006200:	f7fa fc62 	bl	8000ac8 <__aeabi_dcmpeq>
 8006204:	b918      	cbnz	r0, 800620e <__cvt+0xba>
 8006206:	f1c4 0401 	rsb	r4, r4, #1
 800620a:	f8ca 4000 	str.w	r4, [sl]
 800620e:	f8da 3000 	ldr.w	r3, [sl]
 8006212:	4499      	add	r9, r3
 8006214:	e7d3      	b.n	80061be <__cvt+0x6a>
 8006216:	1c59      	adds	r1, r3, #1
 8006218:	9103      	str	r1, [sp, #12]
 800621a:	701a      	strb	r2, [r3, #0]
 800621c:	e7d9      	b.n	80061d2 <__cvt+0x7e>

0800621e <__exponent>:
 800621e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006220:	2900      	cmp	r1, #0
 8006222:	bfba      	itte	lt
 8006224:	4249      	neglt	r1, r1
 8006226:	232d      	movlt	r3, #45	@ 0x2d
 8006228:	232b      	movge	r3, #43	@ 0x2b
 800622a:	2909      	cmp	r1, #9
 800622c:	7002      	strb	r2, [r0, #0]
 800622e:	7043      	strb	r3, [r0, #1]
 8006230:	dd29      	ble.n	8006286 <__exponent+0x68>
 8006232:	f10d 0307 	add.w	r3, sp, #7
 8006236:	461d      	mov	r5, r3
 8006238:	270a      	movs	r7, #10
 800623a:	461a      	mov	r2, r3
 800623c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006240:	fb07 1416 	mls	r4, r7, r6, r1
 8006244:	3430      	adds	r4, #48	@ 0x30
 8006246:	f802 4c01 	strb.w	r4, [r2, #-1]
 800624a:	460c      	mov	r4, r1
 800624c:	2c63      	cmp	r4, #99	@ 0x63
 800624e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006252:	4631      	mov	r1, r6
 8006254:	dcf1      	bgt.n	800623a <__exponent+0x1c>
 8006256:	3130      	adds	r1, #48	@ 0x30
 8006258:	1e94      	subs	r4, r2, #2
 800625a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800625e:	1c41      	adds	r1, r0, #1
 8006260:	4623      	mov	r3, r4
 8006262:	42ab      	cmp	r3, r5
 8006264:	d30a      	bcc.n	800627c <__exponent+0x5e>
 8006266:	f10d 0309 	add.w	r3, sp, #9
 800626a:	1a9b      	subs	r3, r3, r2
 800626c:	42ac      	cmp	r4, r5
 800626e:	bf88      	it	hi
 8006270:	2300      	movhi	r3, #0
 8006272:	3302      	adds	r3, #2
 8006274:	4403      	add	r3, r0
 8006276:	1a18      	subs	r0, r3, r0
 8006278:	b003      	add	sp, #12
 800627a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800627c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006280:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006284:	e7ed      	b.n	8006262 <__exponent+0x44>
 8006286:	2330      	movs	r3, #48	@ 0x30
 8006288:	3130      	adds	r1, #48	@ 0x30
 800628a:	7083      	strb	r3, [r0, #2]
 800628c:	70c1      	strb	r1, [r0, #3]
 800628e:	1d03      	adds	r3, r0, #4
 8006290:	e7f1      	b.n	8006276 <__exponent+0x58>
	...

08006294 <_printf_float>:
 8006294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006298:	b08d      	sub	sp, #52	@ 0x34
 800629a:	460c      	mov	r4, r1
 800629c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80062a0:	4616      	mov	r6, r2
 80062a2:	461f      	mov	r7, r3
 80062a4:	4605      	mov	r5, r0
 80062a6:	f000 fee9 	bl	800707c <_localeconv_r>
 80062aa:	6803      	ldr	r3, [r0, #0]
 80062ac:	9304      	str	r3, [sp, #16]
 80062ae:	4618      	mov	r0, r3
 80062b0:	f7f9 ffde 	bl	8000270 <strlen>
 80062b4:	2300      	movs	r3, #0
 80062b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80062b8:	f8d8 3000 	ldr.w	r3, [r8]
 80062bc:	9005      	str	r0, [sp, #20]
 80062be:	3307      	adds	r3, #7
 80062c0:	f023 0307 	bic.w	r3, r3, #7
 80062c4:	f103 0208 	add.w	r2, r3, #8
 80062c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80062cc:	f8d4 b000 	ldr.w	fp, [r4]
 80062d0:	f8c8 2000 	str.w	r2, [r8]
 80062d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80062d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80062dc:	9307      	str	r3, [sp, #28]
 80062de:	f8cd 8018 	str.w	r8, [sp, #24]
 80062e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80062e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062ea:	4b9c      	ldr	r3, [pc, #624]	@ (800655c <_printf_float+0x2c8>)
 80062ec:	f04f 32ff 	mov.w	r2, #4294967295
 80062f0:	f7fa fc1c 	bl	8000b2c <__aeabi_dcmpun>
 80062f4:	bb70      	cbnz	r0, 8006354 <_printf_float+0xc0>
 80062f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062fa:	4b98      	ldr	r3, [pc, #608]	@ (800655c <_printf_float+0x2c8>)
 80062fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006300:	f7fa fbf6 	bl	8000af0 <__aeabi_dcmple>
 8006304:	bb30      	cbnz	r0, 8006354 <_printf_float+0xc0>
 8006306:	2200      	movs	r2, #0
 8006308:	2300      	movs	r3, #0
 800630a:	4640      	mov	r0, r8
 800630c:	4649      	mov	r1, r9
 800630e:	f7fa fbe5 	bl	8000adc <__aeabi_dcmplt>
 8006312:	b110      	cbz	r0, 800631a <_printf_float+0x86>
 8006314:	232d      	movs	r3, #45	@ 0x2d
 8006316:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800631a:	4a91      	ldr	r2, [pc, #580]	@ (8006560 <_printf_float+0x2cc>)
 800631c:	4b91      	ldr	r3, [pc, #580]	@ (8006564 <_printf_float+0x2d0>)
 800631e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006322:	bf8c      	ite	hi
 8006324:	4690      	movhi	r8, r2
 8006326:	4698      	movls	r8, r3
 8006328:	2303      	movs	r3, #3
 800632a:	6123      	str	r3, [r4, #16]
 800632c:	f02b 0304 	bic.w	r3, fp, #4
 8006330:	6023      	str	r3, [r4, #0]
 8006332:	f04f 0900 	mov.w	r9, #0
 8006336:	9700      	str	r7, [sp, #0]
 8006338:	4633      	mov	r3, r6
 800633a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800633c:	4621      	mov	r1, r4
 800633e:	4628      	mov	r0, r5
 8006340:	f000 f9d2 	bl	80066e8 <_printf_common>
 8006344:	3001      	adds	r0, #1
 8006346:	f040 808d 	bne.w	8006464 <_printf_float+0x1d0>
 800634a:	f04f 30ff 	mov.w	r0, #4294967295
 800634e:	b00d      	add	sp, #52	@ 0x34
 8006350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006354:	4642      	mov	r2, r8
 8006356:	464b      	mov	r3, r9
 8006358:	4640      	mov	r0, r8
 800635a:	4649      	mov	r1, r9
 800635c:	f7fa fbe6 	bl	8000b2c <__aeabi_dcmpun>
 8006360:	b140      	cbz	r0, 8006374 <_printf_float+0xe0>
 8006362:	464b      	mov	r3, r9
 8006364:	2b00      	cmp	r3, #0
 8006366:	bfbc      	itt	lt
 8006368:	232d      	movlt	r3, #45	@ 0x2d
 800636a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800636e:	4a7e      	ldr	r2, [pc, #504]	@ (8006568 <_printf_float+0x2d4>)
 8006370:	4b7e      	ldr	r3, [pc, #504]	@ (800656c <_printf_float+0x2d8>)
 8006372:	e7d4      	b.n	800631e <_printf_float+0x8a>
 8006374:	6863      	ldr	r3, [r4, #4]
 8006376:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800637a:	9206      	str	r2, [sp, #24]
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	d13b      	bne.n	80063f8 <_printf_float+0x164>
 8006380:	2306      	movs	r3, #6
 8006382:	6063      	str	r3, [r4, #4]
 8006384:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006388:	2300      	movs	r3, #0
 800638a:	6022      	str	r2, [r4, #0]
 800638c:	9303      	str	r3, [sp, #12]
 800638e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006390:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006394:	ab09      	add	r3, sp, #36	@ 0x24
 8006396:	9300      	str	r3, [sp, #0]
 8006398:	6861      	ldr	r1, [r4, #4]
 800639a:	ec49 8b10 	vmov	d0, r8, r9
 800639e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80063a2:	4628      	mov	r0, r5
 80063a4:	f7ff fed6 	bl	8006154 <__cvt>
 80063a8:	9b06      	ldr	r3, [sp, #24]
 80063aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80063ac:	2b47      	cmp	r3, #71	@ 0x47
 80063ae:	4680      	mov	r8, r0
 80063b0:	d129      	bne.n	8006406 <_printf_float+0x172>
 80063b2:	1cc8      	adds	r0, r1, #3
 80063b4:	db02      	blt.n	80063bc <_printf_float+0x128>
 80063b6:	6863      	ldr	r3, [r4, #4]
 80063b8:	4299      	cmp	r1, r3
 80063ba:	dd41      	ble.n	8006440 <_printf_float+0x1ac>
 80063bc:	f1aa 0a02 	sub.w	sl, sl, #2
 80063c0:	fa5f fa8a 	uxtb.w	sl, sl
 80063c4:	3901      	subs	r1, #1
 80063c6:	4652      	mov	r2, sl
 80063c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80063cc:	9109      	str	r1, [sp, #36]	@ 0x24
 80063ce:	f7ff ff26 	bl	800621e <__exponent>
 80063d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80063d4:	1813      	adds	r3, r2, r0
 80063d6:	2a01      	cmp	r2, #1
 80063d8:	4681      	mov	r9, r0
 80063da:	6123      	str	r3, [r4, #16]
 80063dc:	dc02      	bgt.n	80063e4 <_printf_float+0x150>
 80063de:	6822      	ldr	r2, [r4, #0]
 80063e0:	07d2      	lsls	r2, r2, #31
 80063e2:	d501      	bpl.n	80063e8 <_printf_float+0x154>
 80063e4:	3301      	adds	r3, #1
 80063e6:	6123      	str	r3, [r4, #16]
 80063e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d0a2      	beq.n	8006336 <_printf_float+0xa2>
 80063f0:	232d      	movs	r3, #45	@ 0x2d
 80063f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063f6:	e79e      	b.n	8006336 <_printf_float+0xa2>
 80063f8:	9a06      	ldr	r2, [sp, #24]
 80063fa:	2a47      	cmp	r2, #71	@ 0x47
 80063fc:	d1c2      	bne.n	8006384 <_printf_float+0xf0>
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1c0      	bne.n	8006384 <_printf_float+0xf0>
 8006402:	2301      	movs	r3, #1
 8006404:	e7bd      	b.n	8006382 <_printf_float+0xee>
 8006406:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800640a:	d9db      	bls.n	80063c4 <_printf_float+0x130>
 800640c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006410:	d118      	bne.n	8006444 <_printf_float+0x1b0>
 8006412:	2900      	cmp	r1, #0
 8006414:	6863      	ldr	r3, [r4, #4]
 8006416:	dd0b      	ble.n	8006430 <_printf_float+0x19c>
 8006418:	6121      	str	r1, [r4, #16]
 800641a:	b913      	cbnz	r3, 8006422 <_printf_float+0x18e>
 800641c:	6822      	ldr	r2, [r4, #0]
 800641e:	07d0      	lsls	r0, r2, #31
 8006420:	d502      	bpl.n	8006428 <_printf_float+0x194>
 8006422:	3301      	adds	r3, #1
 8006424:	440b      	add	r3, r1
 8006426:	6123      	str	r3, [r4, #16]
 8006428:	65a1      	str	r1, [r4, #88]	@ 0x58
 800642a:	f04f 0900 	mov.w	r9, #0
 800642e:	e7db      	b.n	80063e8 <_printf_float+0x154>
 8006430:	b913      	cbnz	r3, 8006438 <_printf_float+0x1a4>
 8006432:	6822      	ldr	r2, [r4, #0]
 8006434:	07d2      	lsls	r2, r2, #31
 8006436:	d501      	bpl.n	800643c <_printf_float+0x1a8>
 8006438:	3302      	adds	r3, #2
 800643a:	e7f4      	b.n	8006426 <_printf_float+0x192>
 800643c:	2301      	movs	r3, #1
 800643e:	e7f2      	b.n	8006426 <_printf_float+0x192>
 8006440:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006444:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006446:	4299      	cmp	r1, r3
 8006448:	db05      	blt.n	8006456 <_printf_float+0x1c2>
 800644a:	6823      	ldr	r3, [r4, #0]
 800644c:	6121      	str	r1, [r4, #16]
 800644e:	07d8      	lsls	r0, r3, #31
 8006450:	d5ea      	bpl.n	8006428 <_printf_float+0x194>
 8006452:	1c4b      	adds	r3, r1, #1
 8006454:	e7e7      	b.n	8006426 <_printf_float+0x192>
 8006456:	2900      	cmp	r1, #0
 8006458:	bfd4      	ite	le
 800645a:	f1c1 0202 	rsble	r2, r1, #2
 800645e:	2201      	movgt	r2, #1
 8006460:	4413      	add	r3, r2
 8006462:	e7e0      	b.n	8006426 <_printf_float+0x192>
 8006464:	6823      	ldr	r3, [r4, #0]
 8006466:	055a      	lsls	r2, r3, #21
 8006468:	d407      	bmi.n	800647a <_printf_float+0x1e6>
 800646a:	6923      	ldr	r3, [r4, #16]
 800646c:	4642      	mov	r2, r8
 800646e:	4631      	mov	r1, r6
 8006470:	4628      	mov	r0, r5
 8006472:	47b8      	blx	r7
 8006474:	3001      	adds	r0, #1
 8006476:	d12b      	bne.n	80064d0 <_printf_float+0x23c>
 8006478:	e767      	b.n	800634a <_printf_float+0xb6>
 800647a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800647e:	f240 80dd 	bls.w	800663c <_printf_float+0x3a8>
 8006482:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006486:	2200      	movs	r2, #0
 8006488:	2300      	movs	r3, #0
 800648a:	f7fa fb1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800648e:	2800      	cmp	r0, #0
 8006490:	d033      	beq.n	80064fa <_printf_float+0x266>
 8006492:	4a37      	ldr	r2, [pc, #220]	@ (8006570 <_printf_float+0x2dc>)
 8006494:	2301      	movs	r3, #1
 8006496:	4631      	mov	r1, r6
 8006498:	4628      	mov	r0, r5
 800649a:	47b8      	blx	r7
 800649c:	3001      	adds	r0, #1
 800649e:	f43f af54 	beq.w	800634a <_printf_float+0xb6>
 80064a2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80064a6:	4543      	cmp	r3, r8
 80064a8:	db02      	blt.n	80064b0 <_printf_float+0x21c>
 80064aa:	6823      	ldr	r3, [r4, #0]
 80064ac:	07d8      	lsls	r0, r3, #31
 80064ae:	d50f      	bpl.n	80064d0 <_printf_float+0x23c>
 80064b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064b4:	4631      	mov	r1, r6
 80064b6:	4628      	mov	r0, r5
 80064b8:	47b8      	blx	r7
 80064ba:	3001      	adds	r0, #1
 80064bc:	f43f af45 	beq.w	800634a <_printf_float+0xb6>
 80064c0:	f04f 0900 	mov.w	r9, #0
 80064c4:	f108 38ff 	add.w	r8, r8, #4294967295
 80064c8:	f104 0a1a 	add.w	sl, r4, #26
 80064cc:	45c8      	cmp	r8, r9
 80064ce:	dc09      	bgt.n	80064e4 <_printf_float+0x250>
 80064d0:	6823      	ldr	r3, [r4, #0]
 80064d2:	079b      	lsls	r3, r3, #30
 80064d4:	f100 8103 	bmi.w	80066de <_printf_float+0x44a>
 80064d8:	68e0      	ldr	r0, [r4, #12]
 80064da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064dc:	4298      	cmp	r0, r3
 80064de:	bfb8      	it	lt
 80064e0:	4618      	movlt	r0, r3
 80064e2:	e734      	b.n	800634e <_printf_float+0xba>
 80064e4:	2301      	movs	r3, #1
 80064e6:	4652      	mov	r2, sl
 80064e8:	4631      	mov	r1, r6
 80064ea:	4628      	mov	r0, r5
 80064ec:	47b8      	blx	r7
 80064ee:	3001      	adds	r0, #1
 80064f0:	f43f af2b 	beq.w	800634a <_printf_float+0xb6>
 80064f4:	f109 0901 	add.w	r9, r9, #1
 80064f8:	e7e8      	b.n	80064cc <_printf_float+0x238>
 80064fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	dc39      	bgt.n	8006574 <_printf_float+0x2e0>
 8006500:	4a1b      	ldr	r2, [pc, #108]	@ (8006570 <_printf_float+0x2dc>)
 8006502:	2301      	movs	r3, #1
 8006504:	4631      	mov	r1, r6
 8006506:	4628      	mov	r0, r5
 8006508:	47b8      	blx	r7
 800650a:	3001      	adds	r0, #1
 800650c:	f43f af1d 	beq.w	800634a <_printf_float+0xb6>
 8006510:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006514:	ea59 0303 	orrs.w	r3, r9, r3
 8006518:	d102      	bne.n	8006520 <_printf_float+0x28c>
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	07d9      	lsls	r1, r3, #31
 800651e:	d5d7      	bpl.n	80064d0 <_printf_float+0x23c>
 8006520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006524:	4631      	mov	r1, r6
 8006526:	4628      	mov	r0, r5
 8006528:	47b8      	blx	r7
 800652a:	3001      	adds	r0, #1
 800652c:	f43f af0d 	beq.w	800634a <_printf_float+0xb6>
 8006530:	f04f 0a00 	mov.w	sl, #0
 8006534:	f104 0b1a 	add.w	fp, r4, #26
 8006538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800653a:	425b      	negs	r3, r3
 800653c:	4553      	cmp	r3, sl
 800653e:	dc01      	bgt.n	8006544 <_printf_float+0x2b0>
 8006540:	464b      	mov	r3, r9
 8006542:	e793      	b.n	800646c <_printf_float+0x1d8>
 8006544:	2301      	movs	r3, #1
 8006546:	465a      	mov	r2, fp
 8006548:	4631      	mov	r1, r6
 800654a:	4628      	mov	r0, r5
 800654c:	47b8      	blx	r7
 800654e:	3001      	adds	r0, #1
 8006550:	f43f aefb 	beq.w	800634a <_printf_float+0xb6>
 8006554:	f10a 0a01 	add.w	sl, sl, #1
 8006558:	e7ee      	b.n	8006538 <_printf_float+0x2a4>
 800655a:	bf00      	nop
 800655c:	7fefffff 	.word	0x7fefffff
 8006560:	08021724 	.word	0x08021724
 8006564:	08021720 	.word	0x08021720
 8006568:	0802172c 	.word	0x0802172c
 800656c:	08021728 	.word	0x08021728
 8006570:	08021730 	.word	0x08021730
 8006574:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006576:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800657a:	4553      	cmp	r3, sl
 800657c:	bfa8      	it	ge
 800657e:	4653      	movge	r3, sl
 8006580:	2b00      	cmp	r3, #0
 8006582:	4699      	mov	r9, r3
 8006584:	dc36      	bgt.n	80065f4 <_printf_float+0x360>
 8006586:	f04f 0b00 	mov.w	fp, #0
 800658a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800658e:	f104 021a 	add.w	r2, r4, #26
 8006592:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006594:	9306      	str	r3, [sp, #24]
 8006596:	eba3 0309 	sub.w	r3, r3, r9
 800659a:	455b      	cmp	r3, fp
 800659c:	dc31      	bgt.n	8006602 <_printf_float+0x36e>
 800659e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065a0:	459a      	cmp	sl, r3
 80065a2:	dc3a      	bgt.n	800661a <_printf_float+0x386>
 80065a4:	6823      	ldr	r3, [r4, #0]
 80065a6:	07da      	lsls	r2, r3, #31
 80065a8:	d437      	bmi.n	800661a <_printf_float+0x386>
 80065aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065ac:	ebaa 0903 	sub.w	r9, sl, r3
 80065b0:	9b06      	ldr	r3, [sp, #24]
 80065b2:	ebaa 0303 	sub.w	r3, sl, r3
 80065b6:	4599      	cmp	r9, r3
 80065b8:	bfa8      	it	ge
 80065ba:	4699      	movge	r9, r3
 80065bc:	f1b9 0f00 	cmp.w	r9, #0
 80065c0:	dc33      	bgt.n	800662a <_printf_float+0x396>
 80065c2:	f04f 0800 	mov.w	r8, #0
 80065c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065ca:	f104 0b1a 	add.w	fp, r4, #26
 80065ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065d0:	ebaa 0303 	sub.w	r3, sl, r3
 80065d4:	eba3 0309 	sub.w	r3, r3, r9
 80065d8:	4543      	cmp	r3, r8
 80065da:	f77f af79 	ble.w	80064d0 <_printf_float+0x23c>
 80065de:	2301      	movs	r3, #1
 80065e0:	465a      	mov	r2, fp
 80065e2:	4631      	mov	r1, r6
 80065e4:	4628      	mov	r0, r5
 80065e6:	47b8      	blx	r7
 80065e8:	3001      	adds	r0, #1
 80065ea:	f43f aeae 	beq.w	800634a <_printf_float+0xb6>
 80065ee:	f108 0801 	add.w	r8, r8, #1
 80065f2:	e7ec      	b.n	80065ce <_printf_float+0x33a>
 80065f4:	4642      	mov	r2, r8
 80065f6:	4631      	mov	r1, r6
 80065f8:	4628      	mov	r0, r5
 80065fa:	47b8      	blx	r7
 80065fc:	3001      	adds	r0, #1
 80065fe:	d1c2      	bne.n	8006586 <_printf_float+0x2f2>
 8006600:	e6a3      	b.n	800634a <_printf_float+0xb6>
 8006602:	2301      	movs	r3, #1
 8006604:	4631      	mov	r1, r6
 8006606:	4628      	mov	r0, r5
 8006608:	9206      	str	r2, [sp, #24]
 800660a:	47b8      	blx	r7
 800660c:	3001      	adds	r0, #1
 800660e:	f43f ae9c 	beq.w	800634a <_printf_float+0xb6>
 8006612:	9a06      	ldr	r2, [sp, #24]
 8006614:	f10b 0b01 	add.w	fp, fp, #1
 8006618:	e7bb      	b.n	8006592 <_printf_float+0x2fe>
 800661a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800661e:	4631      	mov	r1, r6
 8006620:	4628      	mov	r0, r5
 8006622:	47b8      	blx	r7
 8006624:	3001      	adds	r0, #1
 8006626:	d1c0      	bne.n	80065aa <_printf_float+0x316>
 8006628:	e68f      	b.n	800634a <_printf_float+0xb6>
 800662a:	9a06      	ldr	r2, [sp, #24]
 800662c:	464b      	mov	r3, r9
 800662e:	4442      	add	r2, r8
 8006630:	4631      	mov	r1, r6
 8006632:	4628      	mov	r0, r5
 8006634:	47b8      	blx	r7
 8006636:	3001      	adds	r0, #1
 8006638:	d1c3      	bne.n	80065c2 <_printf_float+0x32e>
 800663a:	e686      	b.n	800634a <_printf_float+0xb6>
 800663c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006640:	f1ba 0f01 	cmp.w	sl, #1
 8006644:	dc01      	bgt.n	800664a <_printf_float+0x3b6>
 8006646:	07db      	lsls	r3, r3, #31
 8006648:	d536      	bpl.n	80066b8 <_printf_float+0x424>
 800664a:	2301      	movs	r3, #1
 800664c:	4642      	mov	r2, r8
 800664e:	4631      	mov	r1, r6
 8006650:	4628      	mov	r0, r5
 8006652:	47b8      	blx	r7
 8006654:	3001      	adds	r0, #1
 8006656:	f43f ae78 	beq.w	800634a <_printf_float+0xb6>
 800665a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800665e:	4631      	mov	r1, r6
 8006660:	4628      	mov	r0, r5
 8006662:	47b8      	blx	r7
 8006664:	3001      	adds	r0, #1
 8006666:	f43f ae70 	beq.w	800634a <_printf_float+0xb6>
 800666a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800666e:	2200      	movs	r2, #0
 8006670:	2300      	movs	r3, #0
 8006672:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006676:	f7fa fa27 	bl	8000ac8 <__aeabi_dcmpeq>
 800667a:	b9c0      	cbnz	r0, 80066ae <_printf_float+0x41a>
 800667c:	4653      	mov	r3, sl
 800667e:	f108 0201 	add.w	r2, r8, #1
 8006682:	4631      	mov	r1, r6
 8006684:	4628      	mov	r0, r5
 8006686:	47b8      	blx	r7
 8006688:	3001      	adds	r0, #1
 800668a:	d10c      	bne.n	80066a6 <_printf_float+0x412>
 800668c:	e65d      	b.n	800634a <_printf_float+0xb6>
 800668e:	2301      	movs	r3, #1
 8006690:	465a      	mov	r2, fp
 8006692:	4631      	mov	r1, r6
 8006694:	4628      	mov	r0, r5
 8006696:	47b8      	blx	r7
 8006698:	3001      	adds	r0, #1
 800669a:	f43f ae56 	beq.w	800634a <_printf_float+0xb6>
 800669e:	f108 0801 	add.w	r8, r8, #1
 80066a2:	45d0      	cmp	r8, sl
 80066a4:	dbf3      	blt.n	800668e <_printf_float+0x3fa>
 80066a6:	464b      	mov	r3, r9
 80066a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80066ac:	e6df      	b.n	800646e <_printf_float+0x1da>
 80066ae:	f04f 0800 	mov.w	r8, #0
 80066b2:	f104 0b1a 	add.w	fp, r4, #26
 80066b6:	e7f4      	b.n	80066a2 <_printf_float+0x40e>
 80066b8:	2301      	movs	r3, #1
 80066ba:	4642      	mov	r2, r8
 80066bc:	e7e1      	b.n	8006682 <_printf_float+0x3ee>
 80066be:	2301      	movs	r3, #1
 80066c0:	464a      	mov	r2, r9
 80066c2:	4631      	mov	r1, r6
 80066c4:	4628      	mov	r0, r5
 80066c6:	47b8      	blx	r7
 80066c8:	3001      	adds	r0, #1
 80066ca:	f43f ae3e 	beq.w	800634a <_printf_float+0xb6>
 80066ce:	f108 0801 	add.w	r8, r8, #1
 80066d2:	68e3      	ldr	r3, [r4, #12]
 80066d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80066d6:	1a5b      	subs	r3, r3, r1
 80066d8:	4543      	cmp	r3, r8
 80066da:	dcf0      	bgt.n	80066be <_printf_float+0x42a>
 80066dc:	e6fc      	b.n	80064d8 <_printf_float+0x244>
 80066de:	f04f 0800 	mov.w	r8, #0
 80066e2:	f104 0919 	add.w	r9, r4, #25
 80066e6:	e7f4      	b.n	80066d2 <_printf_float+0x43e>

080066e8 <_printf_common>:
 80066e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066ec:	4616      	mov	r6, r2
 80066ee:	4698      	mov	r8, r3
 80066f0:	688a      	ldr	r2, [r1, #8]
 80066f2:	690b      	ldr	r3, [r1, #16]
 80066f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066f8:	4293      	cmp	r3, r2
 80066fa:	bfb8      	it	lt
 80066fc:	4613      	movlt	r3, r2
 80066fe:	6033      	str	r3, [r6, #0]
 8006700:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006704:	4607      	mov	r7, r0
 8006706:	460c      	mov	r4, r1
 8006708:	b10a      	cbz	r2, 800670e <_printf_common+0x26>
 800670a:	3301      	adds	r3, #1
 800670c:	6033      	str	r3, [r6, #0]
 800670e:	6823      	ldr	r3, [r4, #0]
 8006710:	0699      	lsls	r1, r3, #26
 8006712:	bf42      	ittt	mi
 8006714:	6833      	ldrmi	r3, [r6, #0]
 8006716:	3302      	addmi	r3, #2
 8006718:	6033      	strmi	r3, [r6, #0]
 800671a:	6825      	ldr	r5, [r4, #0]
 800671c:	f015 0506 	ands.w	r5, r5, #6
 8006720:	d106      	bne.n	8006730 <_printf_common+0x48>
 8006722:	f104 0a19 	add.w	sl, r4, #25
 8006726:	68e3      	ldr	r3, [r4, #12]
 8006728:	6832      	ldr	r2, [r6, #0]
 800672a:	1a9b      	subs	r3, r3, r2
 800672c:	42ab      	cmp	r3, r5
 800672e:	dc26      	bgt.n	800677e <_printf_common+0x96>
 8006730:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006734:	6822      	ldr	r2, [r4, #0]
 8006736:	3b00      	subs	r3, #0
 8006738:	bf18      	it	ne
 800673a:	2301      	movne	r3, #1
 800673c:	0692      	lsls	r2, r2, #26
 800673e:	d42b      	bmi.n	8006798 <_printf_common+0xb0>
 8006740:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006744:	4641      	mov	r1, r8
 8006746:	4638      	mov	r0, r7
 8006748:	47c8      	blx	r9
 800674a:	3001      	adds	r0, #1
 800674c:	d01e      	beq.n	800678c <_printf_common+0xa4>
 800674e:	6823      	ldr	r3, [r4, #0]
 8006750:	6922      	ldr	r2, [r4, #16]
 8006752:	f003 0306 	and.w	r3, r3, #6
 8006756:	2b04      	cmp	r3, #4
 8006758:	bf02      	ittt	eq
 800675a:	68e5      	ldreq	r5, [r4, #12]
 800675c:	6833      	ldreq	r3, [r6, #0]
 800675e:	1aed      	subeq	r5, r5, r3
 8006760:	68a3      	ldr	r3, [r4, #8]
 8006762:	bf0c      	ite	eq
 8006764:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006768:	2500      	movne	r5, #0
 800676a:	4293      	cmp	r3, r2
 800676c:	bfc4      	itt	gt
 800676e:	1a9b      	subgt	r3, r3, r2
 8006770:	18ed      	addgt	r5, r5, r3
 8006772:	2600      	movs	r6, #0
 8006774:	341a      	adds	r4, #26
 8006776:	42b5      	cmp	r5, r6
 8006778:	d11a      	bne.n	80067b0 <_printf_common+0xc8>
 800677a:	2000      	movs	r0, #0
 800677c:	e008      	b.n	8006790 <_printf_common+0xa8>
 800677e:	2301      	movs	r3, #1
 8006780:	4652      	mov	r2, sl
 8006782:	4641      	mov	r1, r8
 8006784:	4638      	mov	r0, r7
 8006786:	47c8      	blx	r9
 8006788:	3001      	adds	r0, #1
 800678a:	d103      	bne.n	8006794 <_printf_common+0xac>
 800678c:	f04f 30ff 	mov.w	r0, #4294967295
 8006790:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006794:	3501      	adds	r5, #1
 8006796:	e7c6      	b.n	8006726 <_printf_common+0x3e>
 8006798:	18e1      	adds	r1, r4, r3
 800679a:	1c5a      	adds	r2, r3, #1
 800679c:	2030      	movs	r0, #48	@ 0x30
 800679e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80067a2:	4422      	add	r2, r4
 80067a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80067a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80067ac:	3302      	adds	r3, #2
 80067ae:	e7c7      	b.n	8006740 <_printf_common+0x58>
 80067b0:	2301      	movs	r3, #1
 80067b2:	4622      	mov	r2, r4
 80067b4:	4641      	mov	r1, r8
 80067b6:	4638      	mov	r0, r7
 80067b8:	47c8      	blx	r9
 80067ba:	3001      	adds	r0, #1
 80067bc:	d0e6      	beq.n	800678c <_printf_common+0xa4>
 80067be:	3601      	adds	r6, #1
 80067c0:	e7d9      	b.n	8006776 <_printf_common+0x8e>
	...

080067c4 <_printf_i>:
 80067c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067c8:	7e0f      	ldrb	r7, [r1, #24]
 80067ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80067cc:	2f78      	cmp	r7, #120	@ 0x78
 80067ce:	4691      	mov	r9, r2
 80067d0:	4680      	mov	r8, r0
 80067d2:	460c      	mov	r4, r1
 80067d4:	469a      	mov	sl, r3
 80067d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067da:	d807      	bhi.n	80067ec <_printf_i+0x28>
 80067dc:	2f62      	cmp	r7, #98	@ 0x62
 80067de:	d80a      	bhi.n	80067f6 <_printf_i+0x32>
 80067e0:	2f00      	cmp	r7, #0
 80067e2:	f000 80d1 	beq.w	8006988 <_printf_i+0x1c4>
 80067e6:	2f58      	cmp	r7, #88	@ 0x58
 80067e8:	f000 80b8 	beq.w	800695c <_printf_i+0x198>
 80067ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80067f4:	e03a      	b.n	800686c <_printf_i+0xa8>
 80067f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80067fa:	2b15      	cmp	r3, #21
 80067fc:	d8f6      	bhi.n	80067ec <_printf_i+0x28>
 80067fe:	a101      	add	r1, pc, #4	@ (adr r1, 8006804 <_printf_i+0x40>)
 8006800:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006804:	0800685d 	.word	0x0800685d
 8006808:	08006871 	.word	0x08006871
 800680c:	080067ed 	.word	0x080067ed
 8006810:	080067ed 	.word	0x080067ed
 8006814:	080067ed 	.word	0x080067ed
 8006818:	080067ed 	.word	0x080067ed
 800681c:	08006871 	.word	0x08006871
 8006820:	080067ed 	.word	0x080067ed
 8006824:	080067ed 	.word	0x080067ed
 8006828:	080067ed 	.word	0x080067ed
 800682c:	080067ed 	.word	0x080067ed
 8006830:	0800696f 	.word	0x0800696f
 8006834:	0800689b 	.word	0x0800689b
 8006838:	08006929 	.word	0x08006929
 800683c:	080067ed 	.word	0x080067ed
 8006840:	080067ed 	.word	0x080067ed
 8006844:	08006991 	.word	0x08006991
 8006848:	080067ed 	.word	0x080067ed
 800684c:	0800689b 	.word	0x0800689b
 8006850:	080067ed 	.word	0x080067ed
 8006854:	080067ed 	.word	0x080067ed
 8006858:	08006931 	.word	0x08006931
 800685c:	6833      	ldr	r3, [r6, #0]
 800685e:	1d1a      	adds	r2, r3, #4
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	6032      	str	r2, [r6, #0]
 8006864:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006868:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800686c:	2301      	movs	r3, #1
 800686e:	e09c      	b.n	80069aa <_printf_i+0x1e6>
 8006870:	6833      	ldr	r3, [r6, #0]
 8006872:	6820      	ldr	r0, [r4, #0]
 8006874:	1d19      	adds	r1, r3, #4
 8006876:	6031      	str	r1, [r6, #0]
 8006878:	0606      	lsls	r6, r0, #24
 800687a:	d501      	bpl.n	8006880 <_printf_i+0xbc>
 800687c:	681d      	ldr	r5, [r3, #0]
 800687e:	e003      	b.n	8006888 <_printf_i+0xc4>
 8006880:	0645      	lsls	r5, r0, #25
 8006882:	d5fb      	bpl.n	800687c <_printf_i+0xb8>
 8006884:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006888:	2d00      	cmp	r5, #0
 800688a:	da03      	bge.n	8006894 <_printf_i+0xd0>
 800688c:	232d      	movs	r3, #45	@ 0x2d
 800688e:	426d      	negs	r5, r5
 8006890:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006894:	4858      	ldr	r0, [pc, #352]	@ (80069f8 <_printf_i+0x234>)
 8006896:	230a      	movs	r3, #10
 8006898:	e011      	b.n	80068be <_printf_i+0xfa>
 800689a:	6821      	ldr	r1, [r4, #0]
 800689c:	6833      	ldr	r3, [r6, #0]
 800689e:	0608      	lsls	r0, r1, #24
 80068a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80068a4:	d402      	bmi.n	80068ac <_printf_i+0xe8>
 80068a6:	0649      	lsls	r1, r1, #25
 80068a8:	bf48      	it	mi
 80068aa:	b2ad      	uxthmi	r5, r5
 80068ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80068ae:	4852      	ldr	r0, [pc, #328]	@ (80069f8 <_printf_i+0x234>)
 80068b0:	6033      	str	r3, [r6, #0]
 80068b2:	bf14      	ite	ne
 80068b4:	230a      	movne	r3, #10
 80068b6:	2308      	moveq	r3, #8
 80068b8:	2100      	movs	r1, #0
 80068ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80068be:	6866      	ldr	r6, [r4, #4]
 80068c0:	60a6      	str	r6, [r4, #8]
 80068c2:	2e00      	cmp	r6, #0
 80068c4:	db05      	blt.n	80068d2 <_printf_i+0x10e>
 80068c6:	6821      	ldr	r1, [r4, #0]
 80068c8:	432e      	orrs	r6, r5
 80068ca:	f021 0104 	bic.w	r1, r1, #4
 80068ce:	6021      	str	r1, [r4, #0]
 80068d0:	d04b      	beq.n	800696a <_printf_i+0x1a6>
 80068d2:	4616      	mov	r6, r2
 80068d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80068d8:	fb03 5711 	mls	r7, r3, r1, r5
 80068dc:	5dc7      	ldrb	r7, [r0, r7]
 80068de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068e2:	462f      	mov	r7, r5
 80068e4:	42bb      	cmp	r3, r7
 80068e6:	460d      	mov	r5, r1
 80068e8:	d9f4      	bls.n	80068d4 <_printf_i+0x110>
 80068ea:	2b08      	cmp	r3, #8
 80068ec:	d10b      	bne.n	8006906 <_printf_i+0x142>
 80068ee:	6823      	ldr	r3, [r4, #0]
 80068f0:	07df      	lsls	r7, r3, #31
 80068f2:	d508      	bpl.n	8006906 <_printf_i+0x142>
 80068f4:	6923      	ldr	r3, [r4, #16]
 80068f6:	6861      	ldr	r1, [r4, #4]
 80068f8:	4299      	cmp	r1, r3
 80068fa:	bfde      	ittt	le
 80068fc:	2330      	movle	r3, #48	@ 0x30
 80068fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006902:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006906:	1b92      	subs	r2, r2, r6
 8006908:	6122      	str	r2, [r4, #16]
 800690a:	f8cd a000 	str.w	sl, [sp]
 800690e:	464b      	mov	r3, r9
 8006910:	aa03      	add	r2, sp, #12
 8006912:	4621      	mov	r1, r4
 8006914:	4640      	mov	r0, r8
 8006916:	f7ff fee7 	bl	80066e8 <_printf_common>
 800691a:	3001      	adds	r0, #1
 800691c:	d14a      	bne.n	80069b4 <_printf_i+0x1f0>
 800691e:	f04f 30ff 	mov.w	r0, #4294967295
 8006922:	b004      	add	sp, #16
 8006924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006928:	6823      	ldr	r3, [r4, #0]
 800692a:	f043 0320 	orr.w	r3, r3, #32
 800692e:	6023      	str	r3, [r4, #0]
 8006930:	4832      	ldr	r0, [pc, #200]	@ (80069fc <_printf_i+0x238>)
 8006932:	2778      	movs	r7, #120	@ 0x78
 8006934:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006938:	6823      	ldr	r3, [r4, #0]
 800693a:	6831      	ldr	r1, [r6, #0]
 800693c:	061f      	lsls	r7, r3, #24
 800693e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006942:	d402      	bmi.n	800694a <_printf_i+0x186>
 8006944:	065f      	lsls	r7, r3, #25
 8006946:	bf48      	it	mi
 8006948:	b2ad      	uxthmi	r5, r5
 800694a:	6031      	str	r1, [r6, #0]
 800694c:	07d9      	lsls	r1, r3, #31
 800694e:	bf44      	itt	mi
 8006950:	f043 0320 	orrmi.w	r3, r3, #32
 8006954:	6023      	strmi	r3, [r4, #0]
 8006956:	b11d      	cbz	r5, 8006960 <_printf_i+0x19c>
 8006958:	2310      	movs	r3, #16
 800695a:	e7ad      	b.n	80068b8 <_printf_i+0xf4>
 800695c:	4826      	ldr	r0, [pc, #152]	@ (80069f8 <_printf_i+0x234>)
 800695e:	e7e9      	b.n	8006934 <_printf_i+0x170>
 8006960:	6823      	ldr	r3, [r4, #0]
 8006962:	f023 0320 	bic.w	r3, r3, #32
 8006966:	6023      	str	r3, [r4, #0]
 8006968:	e7f6      	b.n	8006958 <_printf_i+0x194>
 800696a:	4616      	mov	r6, r2
 800696c:	e7bd      	b.n	80068ea <_printf_i+0x126>
 800696e:	6833      	ldr	r3, [r6, #0]
 8006970:	6825      	ldr	r5, [r4, #0]
 8006972:	6961      	ldr	r1, [r4, #20]
 8006974:	1d18      	adds	r0, r3, #4
 8006976:	6030      	str	r0, [r6, #0]
 8006978:	062e      	lsls	r6, r5, #24
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	d501      	bpl.n	8006982 <_printf_i+0x1be>
 800697e:	6019      	str	r1, [r3, #0]
 8006980:	e002      	b.n	8006988 <_printf_i+0x1c4>
 8006982:	0668      	lsls	r0, r5, #25
 8006984:	d5fb      	bpl.n	800697e <_printf_i+0x1ba>
 8006986:	8019      	strh	r1, [r3, #0]
 8006988:	2300      	movs	r3, #0
 800698a:	6123      	str	r3, [r4, #16]
 800698c:	4616      	mov	r6, r2
 800698e:	e7bc      	b.n	800690a <_printf_i+0x146>
 8006990:	6833      	ldr	r3, [r6, #0]
 8006992:	1d1a      	adds	r2, r3, #4
 8006994:	6032      	str	r2, [r6, #0]
 8006996:	681e      	ldr	r6, [r3, #0]
 8006998:	6862      	ldr	r2, [r4, #4]
 800699a:	2100      	movs	r1, #0
 800699c:	4630      	mov	r0, r6
 800699e:	f7f9 fc17 	bl	80001d0 <memchr>
 80069a2:	b108      	cbz	r0, 80069a8 <_printf_i+0x1e4>
 80069a4:	1b80      	subs	r0, r0, r6
 80069a6:	6060      	str	r0, [r4, #4]
 80069a8:	6863      	ldr	r3, [r4, #4]
 80069aa:	6123      	str	r3, [r4, #16]
 80069ac:	2300      	movs	r3, #0
 80069ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069b2:	e7aa      	b.n	800690a <_printf_i+0x146>
 80069b4:	6923      	ldr	r3, [r4, #16]
 80069b6:	4632      	mov	r2, r6
 80069b8:	4649      	mov	r1, r9
 80069ba:	4640      	mov	r0, r8
 80069bc:	47d0      	blx	sl
 80069be:	3001      	adds	r0, #1
 80069c0:	d0ad      	beq.n	800691e <_printf_i+0x15a>
 80069c2:	6823      	ldr	r3, [r4, #0]
 80069c4:	079b      	lsls	r3, r3, #30
 80069c6:	d413      	bmi.n	80069f0 <_printf_i+0x22c>
 80069c8:	68e0      	ldr	r0, [r4, #12]
 80069ca:	9b03      	ldr	r3, [sp, #12]
 80069cc:	4298      	cmp	r0, r3
 80069ce:	bfb8      	it	lt
 80069d0:	4618      	movlt	r0, r3
 80069d2:	e7a6      	b.n	8006922 <_printf_i+0x15e>
 80069d4:	2301      	movs	r3, #1
 80069d6:	4632      	mov	r2, r6
 80069d8:	4649      	mov	r1, r9
 80069da:	4640      	mov	r0, r8
 80069dc:	47d0      	blx	sl
 80069de:	3001      	adds	r0, #1
 80069e0:	d09d      	beq.n	800691e <_printf_i+0x15a>
 80069e2:	3501      	adds	r5, #1
 80069e4:	68e3      	ldr	r3, [r4, #12]
 80069e6:	9903      	ldr	r1, [sp, #12]
 80069e8:	1a5b      	subs	r3, r3, r1
 80069ea:	42ab      	cmp	r3, r5
 80069ec:	dcf2      	bgt.n	80069d4 <_printf_i+0x210>
 80069ee:	e7eb      	b.n	80069c8 <_printf_i+0x204>
 80069f0:	2500      	movs	r5, #0
 80069f2:	f104 0619 	add.w	r6, r4, #25
 80069f6:	e7f5      	b.n	80069e4 <_printf_i+0x220>
 80069f8:	08021732 	.word	0x08021732
 80069fc:	08021743 	.word	0x08021743

08006a00 <_scanf_float>:
 8006a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a04:	b087      	sub	sp, #28
 8006a06:	4691      	mov	r9, r2
 8006a08:	9303      	str	r3, [sp, #12]
 8006a0a:	688b      	ldr	r3, [r1, #8]
 8006a0c:	1e5a      	subs	r2, r3, #1
 8006a0e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006a12:	bf81      	itttt	hi
 8006a14:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006a18:	eb03 0b05 	addhi.w	fp, r3, r5
 8006a1c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006a20:	608b      	strhi	r3, [r1, #8]
 8006a22:	680b      	ldr	r3, [r1, #0]
 8006a24:	460a      	mov	r2, r1
 8006a26:	f04f 0500 	mov.w	r5, #0
 8006a2a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006a2e:	f842 3b1c 	str.w	r3, [r2], #28
 8006a32:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006a36:	4680      	mov	r8, r0
 8006a38:	460c      	mov	r4, r1
 8006a3a:	bf98      	it	ls
 8006a3c:	f04f 0b00 	movls.w	fp, #0
 8006a40:	9201      	str	r2, [sp, #4]
 8006a42:	4616      	mov	r6, r2
 8006a44:	46aa      	mov	sl, r5
 8006a46:	462f      	mov	r7, r5
 8006a48:	9502      	str	r5, [sp, #8]
 8006a4a:	68a2      	ldr	r2, [r4, #8]
 8006a4c:	b15a      	cbz	r2, 8006a66 <_scanf_float+0x66>
 8006a4e:	f8d9 3000 	ldr.w	r3, [r9]
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	2b4e      	cmp	r3, #78	@ 0x4e
 8006a56:	d863      	bhi.n	8006b20 <_scanf_float+0x120>
 8006a58:	2b40      	cmp	r3, #64	@ 0x40
 8006a5a:	d83b      	bhi.n	8006ad4 <_scanf_float+0xd4>
 8006a5c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006a60:	b2c8      	uxtb	r0, r1
 8006a62:	280e      	cmp	r0, #14
 8006a64:	d939      	bls.n	8006ada <_scanf_float+0xda>
 8006a66:	b11f      	cbz	r7, 8006a70 <_scanf_float+0x70>
 8006a68:	6823      	ldr	r3, [r4, #0]
 8006a6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a6e:	6023      	str	r3, [r4, #0]
 8006a70:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a74:	f1ba 0f01 	cmp.w	sl, #1
 8006a78:	f200 8114 	bhi.w	8006ca4 <_scanf_float+0x2a4>
 8006a7c:	9b01      	ldr	r3, [sp, #4]
 8006a7e:	429e      	cmp	r6, r3
 8006a80:	f200 8105 	bhi.w	8006c8e <_scanf_float+0x28e>
 8006a84:	2001      	movs	r0, #1
 8006a86:	b007      	add	sp, #28
 8006a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a8c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006a90:	2a0d      	cmp	r2, #13
 8006a92:	d8e8      	bhi.n	8006a66 <_scanf_float+0x66>
 8006a94:	a101      	add	r1, pc, #4	@ (adr r1, 8006a9c <_scanf_float+0x9c>)
 8006a96:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006a9a:	bf00      	nop
 8006a9c:	08006be5 	.word	0x08006be5
 8006aa0:	08006a67 	.word	0x08006a67
 8006aa4:	08006a67 	.word	0x08006a67
 8006aa8:	08006a67 	.word	0x08006a67
 8006aac:	08006c41 	.word	0x08006c41
 8006ab0:	08006c1b 	.word	0x08006c1b
 8006ab4:	08006a67 	.word	0x08006a67
 8006ab8:	08006a67 	.word	0x08006a67
 8006abc:	08006bf3 	.word	0x08006bf3
 8006ac0:	08006a67 	.word	0x08006a67
 8006ac4:	08006a67 	.word	0x08006a67
 8006ac8:	08006a67 	.word	0x08006a67
 8006acc:	08006a67 	.word	0x08006a67
 8006ad0:	08006baf 	.word	0x08006baf
 8006ad4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006ad8:	e7da      	b.n	8006a90 <_scanf_float+0x90>
 8006ada:	290e      	cmp	r1, #14
 8006adc:	d8c3      	bhi.n	8006a66 <_scanf_float+0x66>
 8006ade:	a001      	add	r0, pc, #4	@ (adr r0, 8006ae4 <_scanf_float+0xe4>)
 8006ae0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006ae4:	08006b9f 	.word	0x08006b9f
 8006ae8:	08006a67 	.word	0x08006a67
 8006aec:	08006b9f 	.word	0x08006b9f
 8006af0:	08006c2f 	.word	0x08006c2f
 8006af4:	08006a67 	.word	0x08006a67
 8006af8:	08006b41 	.word	0x08006b41
 8006afc:	08006b85 	.word	0x08006b85
 8006b00:	08006b85 	.word	0x08006b85
 8006b04:	08006b85 	.word	0x08006b85
 8006b08:	08006b85 	.word	0x08006b85
 8006b0c:	08006b85 	.word	0x08006b85
 8006b10:	08006b85 	.word	0x08006b85
 8006b14:	08006b85 	.word	0x08006b85
 8006b18:	08006b85 	.word	0x08006b85
 8006b1c:	08006b85 	.word	0x08006b85
 8006b20:	2b6e      	cmp	r3, #110	@ 0x6e
 8006b22:	d809      	bhi.n	8006b38 <_scanf_float+0x138>
 8006b24:	2b60      	cmp	r3, #96	@ 0x60
 8006b26:	d8b1      	bhi.n	8006a8c <_scanf_float+0x8c>
 8006b28:	2b54      	cmp	r3, #84	@ 0x54
 8006b2a:	d07b      	beq.n	8006c24 <_scanf_float+0x224>
 8006b2c:	2b59      	cmp	r3, #89	@ 0x59
 8006b2e:	d19a      	bne.n	8006a66 <_scanf_float+0x66>
 8006b30:	2d07      	cmp	r5, #7
 8006b32:	d198      	bne.n	8006a66 <_scanf_float+0x66>
 8006b34:	2508      	movs	r5, #8
 8006b36:	e02f      	b.n	8006b98 <_scanf_float+0x198>
 8006b38:	2b74      	cmp	r3, #116	@ 0x74
 8006b3a:	d073      	beq.n	8006c24 <_scanf_float+0x224>
 8006b3c:	2b79      	cmp	r3, #121	@ 0x79
 8006b3e:	e7f6      	b.n	8006b2e <_scanf_float+0x12e>
 8006b40:	6821      	ldr	r1, [r4, #0]
 8006b42:	05c8      	lsls	r0, r1, #23
 8006b44:	d51e      	bpl.n	8006b84 <_scanf_float+0x184>
 8006b46:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006b4a:	6021      	str	r1, [r4, #0]
 8006b4c:	3701      	adds	r7, #1
 8006b4e:	f1bb 0f00 	cmp.w	fp, #0
 8006b52:	d003      	beq.n	8006b5c <_scanf_float+0x15c>
 8006b54:	3201      	adds	r2, #1
 8006b56:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006b5a:	60a2      	str	r2, [r4, #8]
 8006b5c:	68a3      	ldr	r3, [r4, #8]
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	60a3      	str	r3, [r4, #8]
 8006b62:	6923      	ldr	r3, [r4, #16]
 8006b64:	3301      	adds	r3, #1
 8006b66:	6123      	str	r3, [r4, #16]
 8006b68:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f8c9 3004 	str.w	r3, [r9, #4]
 8006b74:	f340 8082 	ble.w	8006c7c <_scanf_float+0x27c>
 8006b78:	f8d9 3000 	ldr.w	r3, [r9]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	f8c9 3000 	str.w	r3, [r9]
 8006b82:	e762      	b.n	8006a4a <_scanf_float+0x4a>
 8006b84:	eb1a 0105 	adds.w	r1, sl, r5
 8006b88:	f47f af6d 	bne.w	8006a66 <_scanf_float+0x66>
 8006b8c:	6822      	ldr	r2, [r4, #0]
 8006b8e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006b92:	6022      	str	r2, [r4, #0]
 8006b94:	460d      	mov	r5, r1
 8006b96:	468a      	mov	sl, r1
 8006b98:	f806 3b01 	strb.w	r3, [r6], #1
 8006b9c:	e7de      	b.n	8006b5c <_scanf_float+0x15c>
 8006b9e:	6822      	ldr	r2, [r4, #0]
 8006ba0:	0610      	lsls	r0, r2, #24
 8006ba2:	f57f af60 	bpl.w	8006a66 <_scanf_float+0x66>
 8006ba6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006baa:	6022      	str	r2, [r4, #0]
 8006bac:	e7f4      	b.n	8006b98 <_scanf_float+0x198>
 8006bae:	f1ba 0f00 	cmp.w	sl, #0
 8006bb2:	d10c      	bne.n	8006bce <_scanf_float+0x1ce>
 8006bb4:	b977      	cbnz	r7, 8006bd4 <_scanf_float+0x1d4>
 8006bb6:	6822      	ldr	r2, [r4, #0]
 8006bb8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006bbc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006bc0:	d108      	bne.n	8006bd4 <_scanf_float+0x1d4>
 8006bc2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006bc6:	6022      	str	r2, [r4, #0]
 8006bc8:	f04f 0a01 	mov.w	sl, #1
 8006bcc:	e7e4      	b.n	8006b98 <_scanf_float+0x198>
 8006bce:	f1ba 0f02 	cmp.w	sl, #2
 8006bd2:	d050      	beq.n	8006c76 <_scanf_float+0x276>
 8006bd4:	2d01      	cmp	r5, #1
 8006bd6:	d002      	beq.n	8006bde <_scanf_float+0x1de>
 8006bd8:	2d04      	cmp	r5, #4
 8006bda:	f47f af44 	bne.w	8006a66 <_scanf_float+0x66>
 8006bde:	3501      	adds	r5, #1
 8006be0:	b2ed      	uxtb	r5, r5
 8006be2:	e7d9      	b.n	8006b98 <_scanf_float+0x198>
 8006be4:	f1ba 0f01 	cmp.w	sl, #1
 8006be8:	f47f af3d 	bne.w	8006a66 <_scanf_float+0x66>
 8006bec:	f04f 0a02 	mov.w	sl, #2
 8006bf0:	e7d2      	b.n	8006b98 <_scanf_float+0x198>
 8006bf2:	b975      	cbnz	r5, 8006c12 <_scanf_float+0x212>
 8006bf4:	2f00      	cmp	r7, #0
 8006bf6:	f47f af37 	bne.w	8006a68 <_scanf_float+0x68>
 8006bfa:	6822      	ldr	r2, [r4, #0]
 8006bfc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006c00:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006c04:	f040 8103 	bne.w	8006e0e <_scanf_float+0x40e>
 8006c08:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006c0c:	6022      	str	r2, [r4, #0]
 8006c0e:	2501      	movs	r5, #1
 8006c10:	e7c2      	b.n	8006b98 <_scanf_float+0x198>
 8006c12:	2d03      	cmp	r5, #3
 8006c14:	d0e3      	beq.n	8006bde <_scanf_float+0x1de>
 8006c16:	2d05      	cmp	r5, #5
 8006c18:	e7df      	b.n	8006bda <_scanf_float+0x1da>
 8006c1a:	2d02      	cmp	r5, #2
 8006c1c:	f47f af23 	bne.w	8006a66 <_scanf_float+0x66>
 8006c20:	2503      	movs	r5, #3
 8006c22:	e7b9      	b.n	8006b98 <_scanf_float+0x198>
 8006c24:	2d06      	cmp	r5, #6
 8006c26:	f47f af1e 	bne.w	8006a66 <_scanf_float+0x66>
 8006c2a:	2507      	movs	r5, #7
 8006c2c:	e7b4      	b.n	8006b98 <_scanf_float+0x198>
 8006c2e:	6822      	ldr	r2, [r4, #0]
 8006c30:	0591      	lsls	r1, r2, #22
 8006c32:	f57f af18 	bpl.w	8006a66 <_scanf_float+0x66>
 8006c36:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006c3a:	6022      	str	r2, [r4, #0]
 8006c3c:	9702      	str	r7, [sp, #8]
 8006c3e:	e7ab      	b.n	8006b98 <_scanf_float+0x198>
 8006c40:	6822      	ldr	r2, [r4, #0]
 8006c42:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006c46:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006c4a:	d005      	beq.n	8006c58 <_scanf_float+0x258>
 8006c4c:	0550      	lsls	r0, r2, #21
 8006c4e:	f57f af0a 	bpl.w	8006a66 <_scanf_float+0x66>
 8006c52:	2f00      	cmp	r7, #0
 8006c54:	f000 80db 	beq.w	8006e0e <_scanf_float+0x40e>
 8006c58:	0591      	lsls	r1, r2, #22
 8006c5a:	bf58      	it	pl
 8006c5c:	9902      	ldrpl	r1, [sp, #8]
 8006c5e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006c62:	bf58      	it	pl
 8006c64:	1a79      	subpl	r1, r7, r1
 8006c66:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006c6a:	bf58      	it	pl
 8006c6c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006c70:	6022      	str	r2, [r4, #0]
 8006c72:	2700      	movs	r7, #0
 8006c74:	e790      	b.n	8006b98 <_scanf_float+0x198>
 8006c76:	f04f 0a03 	mov.w	sl, #3
 8006c7a:	e78d      	b.n	8006b98 <_scanf_float+0x198>
 8006c7c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006c80:	4649      	mov	r1, r9
 8006c82:	4640      	mov	r0, r8
 8006c84:	4798      	blx	r3
 8006c86:	2800      	cmp	r0, #0
 8006c88:	f43f aedf 	beq.w	8006a4a <_scanf_float+0x4a>
 8006c8c:	e6eb      	b.n	8006a66 <_scanf_float+0x66>
 8006c8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c96:	464a      	mov	r2, r9
 8006c98:	4640      	mov	r0, r8
 8006c9a:	4798      	blx	r3
 8006c9c:	6923      	ldr	r3, [r4, #16]
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	6123      	str	r3, [r4, #16]
 8006ca2:	e6eb      	b.n	8006a7c <_scanf_float+0x7c>
 8006ca4:	1e6b      	subs	r3, r5, #1
 8006ca6:	2b06      	cmp	r3, #6
 8006ca8:	d824      	bhi.n	8006cf4 <_scanf_float+0x2f4>
 8006caa:	2d02      	cmp	r5, #2
 8006cac:	d836      	bhi.n	8006d1c <_scanf_float+0x31c>
 8006cae:	9b01      	ldr	r3, [sp, #4]
 8006cb0:	429e      	cmp	r6, r3
 8006cb2:	f67f aee7 	bls.w	8006a84 <_scanf_float+0x84>
 8006cb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006cba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cbe:	464a      	mov	r2, r9
 8006cc0:	4640      	mov	r0, r8
 8006cc2:	4798      	blx	r3
 8006cc4:	6923      	ldr	r3, [r4, #16]
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	6123      	str	r3, [r4, #16]
 8006cca:	e7f0      	b.n	8006cae <_scanf_float+0x2ae>
 8006ccc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006cd0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006cd4:	464a      	mov	r2, r9
 8006cd6:	4640      	mov	r0, r8
 8006cd8:	4798      	blx	r3
 8006cda:	6923      	ldr	r3, [r4, #16]
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	6123      	str	r3, [r4, #16]
 8006ce0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ce4:	fa5f fa8a 	uxtb.w	sl, sl
 8006ce8:	f1ba 0f02 	cmp.w	sl, #2
 8006cec:	d1ee      	bne.n	8006ccc <_scanf_float+0x2cc>
 8006cee:	3d03      	subs	r5, #3
 8006cf0:	b2ed      	uxtb	r5, r5
 8006cf2:	1b76      	subs	r6, r6, r5
 8006cf4:	6823      	ldr	r3, [r4, #0]
 8006cf6:	05da      	lsls	r2, r3, #23
 8006cf8:	d530      	bpl.n	8006d5c <_scanf_float+0x35c>
 8006cfa:	055b      	lsls	r3, r3, #21
 8006cfc:	d511      	bpl.n	8006d22 <_scanf_float+0x322>
 8006cfe:	9b01      	ldr	r3, [sp, #4]
 8006d00:	429e      	cmp	r6, r3
 8006d02:	f67f aebf 	bls.w	8006a84 <_scanf_float+0x84>
 8006d06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006d0e:	464a      	mov	r2, r9
 8006d10:	4640      	mov	r0, r8
 8006d12:	4798      	blx	r3
 8006d14:	6923      	ldr	r3, [r4, #16]
 8006d16:	3b01      	subs	r3, #1
 8006d18:	6123      	str	r3, [r4, #16]
 8006d1a:	e7f0      	b.n	8006cfe <_scanf_float+0x2fe>
 8006d1c:	46aa      	mov	sl, r5
 8006d1e:	46b3      	mov	fp, r6
 8006d20:	e7de      	b.n	8006ce0 <_scanf_float+0x2e0>
 8006d22:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006d26:	6923      	ldr	r3, [r4, #16]
 8006d28:	2965      	cmp	r1, #101	@ 0x65
 8006d2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d2e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006d32:	6123      	str	r3, [r4, #16]
 8006d34:	d00c      	beq.n	8006d50 <_scanf_float+0x350>
 8006d36:	2945      	cmp	r1, #69	@ 0x45
 8006d38:	d00a      	beq.n	8006d50 <_scanf_float+0x350>
 8006d3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d3e:	464a      	mov	r2, r9
 8006d40:	4640      	mov	r0, r8
 8006d42:	4798      	blx	r3
 8006d44:	6923      	ldr	r3, [r4, #16]
 8006d46:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	1eb5      	subs	r5, r6, #2
 8006d4e:	6123      	str	r3, [r4, #16]
 8006d50:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d54:	464a      	mov	r2, r9
 8006d56:	4640      	mov	r0, r8
 8006d58:	4798      	blx	r3
 8006d5a:	462e      	mov	r6, r5
 8006d5c:	6822      	ldr	r2, [r4, #0]
 8006d5e:	f012 0210 	ands.w	r2, r2, #16
 8006d62:	d001      	beq.n	8006d68 <_scanf_float+0x368>
 8006d64:	2000      	movs	r0, #0
 8006d66:	e68e      	b.n	8006a86 <_scanf_float+0x86>
 8006d68:	7032      	strb	r2, [r6, #0]
 8006d6a:	6823      	ldr	r3, [r4, #0]
 8006d6c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006d70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d74:	d125      	bne.n	8006dc2 <_scanf_float+0x3c2>
 8006d76:	9b02      	ldr	r3, [sp, #8]
 8006d78:	429f      	cmp	r7, r3
 8006d7a:	d00a      	beq.n	8006d92 <_scanf_float+0x392>
 8006d7c:	1bda      	subs	r2, r3, r7
 8006d7e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006d82:	429e      	cmp	r6, r3
 8006d84:	bf28      	it	cs
 8006d86:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006d8a:	4922      	ldr	r1, [pc, #136]	@ (8006e14 <_scanf_float+0x414>)
 8006d8c:	4630      	mov	r0, r6
 8006d8e:	f000 f907 	bl	8006fa0 <siprintf>
 8006d92:	9901      	ldr	r1, [sp, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	4640      	mov	r0, r8
 8006d98:	f002 fc02 	bl	80095a0 <_strtod_r>
 8006d9c:	9b03      	ldr	r3, [sp, #12]
 8006d9e:	6821      	ldr	r1, [r4, #0]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f011 0f02 	tst.w	r1, #2
 8006da6:	ec57 6b10 	vmov	r6, r7, d0
 8006daa:	f103 0204 	add.w	r2, r3, #4
 8006dae:	d015      	beq.n	8006ddc <_scanf_float+0x3dc>
 8006db0:	9903      	ldr	r1, [sp, #12]
 8006db2:	600a      	str	r2, [r1, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	e9c3 6700 	strd	r6, r7, [r3]
 8006dba:	68e3      	ldr	r3, [r4, #12]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	60e3      	str	r3, [r4, #12]
 8006dc0:	e7d0      	b.n	8006d64 <_scanf_float+0x364>
 8006dc2:	9b04      	ldr	r3, [sp, #16]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d0e4      	beq.n	8006d92 <_scanf_float+0x392>
 8006dc8:	9905      	ldr	r1, [sp, #20]
 8006dca:	230a      	movs	r3, #10
 8006dcc:	3101      	adds	r1, #1
 8006dce:	4640      	mov	r0, r8
 8006dd0:	f002 fc66 	bl	80096a0 <_strtol_r>
 8006dd4:	9b04      	ldr	r3, [sp, #16]
 8006dd6:	9e05      	ldr	r6, [sp, #20]
 8006dd8:	1ac2      	subs	r2, r0, r3
 8006dda:	e7d0      	b.n	8006d7e <_scanf_float+0x37e>
 8006ddc:	f011 0f04 	tst.w	r1, #4
 8006de0:	9903      	ldr	r1, [sp, #12]
 8006de2:	600a      	str	r2, [r1, #0]
 8006de4:	d1e6      	bne.n	8006db4 <_scanf_float+0x3b4>
 8006de6:	681d      	ldr	r5, [r3, #0]
 8006de8:	4632      	mov	r2, r6
 8006dea:	463b      	mov	r3, r7
 8006dec:	4630      	mov	r0, r6
 8006dee:	4639      	mov	r1, r7
 8006df0:	f7f9 fe9c 	bl	8000b2c <__aeabi_dcmpun>
 8006df4:	b128      	cbz	r0, 8006e02 <_scanf_float+0x402>
 8006df6:	4808      	ldr	r0, [pc, #32]	@ (8006e18 <_scanf_float+0x418>)
 8006df8:	f000 f9c6 	bl	8007188 <nanf>
 8006dfc:	ed85 0a00 	vstr	s0, [r5]
 8006e00:	e7db      	b.n	8006dba <_scanf_float+0x3ba>
 8006e02:	4630      	mov	r0, r6
 8006e04:	4639      	mov	r1, r7
 8006e06:	f7f9 feef 	bl	8000be8 <__aeabi_d2f>
 8006e0a:	6028      	str	r0, [r5, #0]
 8006e0c:	e7d5      	b.n	8006dba <_scanf_float+0x3ba>
 8006e0e:	2700      	movs	r7, #0
 8006e10:	e62e      	b.n	8006a70 <_scanf_float+0x70>
 8006e12:	bf00      	nop
 8006e14:	08021754 	.word	0x08021754
 8006e18:	08021895 	.word	0x08021895

08006e1c <std>:
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	b510      	push	{r4, lr}
 8006e20:	4604      	mov	r4, r0
 8006e22:	e9c0 3300 	strd	r3, r3, [r0]
 8006e26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e2a:	6083      	str	r3, [r0, #8]
 8006e2c:	8181      	strh	r1, [r0, #12]
 8006e2e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006e30:	81c2      	strh	r2, [r0, #14]
 8006e32:	6183      	str	r3, [r0, #24]
 8006e34:	4619      	mov	r1, r3
 8006e36:	2208      	movs	r2, #8
 8006e38:	305c      	adds	r0, #92	@ 0x5c
 8006e3a:	f000 f916 	bl	800706a <memset>
 8006e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006e74 <std+0x58>)
 8006e40:	6263      	str	r3, [r4, #36]	@ 0x24
 8006e42:	4b0d      	ldr	r3, [pc, #52]	@ (8006e78 <std+0x5c>)
 8006e44:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006e46:	4b0d      	ldr	r3, [pc, #52]	@ (8006e7c <std+0x60>)
 8006e48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e80 <std+0x64>)
 8006e4c:	6323      	str	r3, [r4, #48]	@ 0x30
 8006e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8006e84 <std+0x68>)
 8006e50:	6224      	str	r4, [r4, #32]
 8006e52:	429c      	cmp	r4, r3
 8006e54:	d006      	beq.n	8006e64 <std+0x48>
 8006e56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e5a:	4294      	cmp	r4, r2
 8006e5c:	d002      	beq.n	8006e64 <std+0x48>
 8006e5e:	33d0      	adds	r3, #208	@ 0xd0
 8006e60:	429c      	cmp	r4, r3
 8006e62:	d105      	bne.n	8006e70 <std+0x54>
 8006e64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e6c:	f000 b97a 	b.w	8007164 <__retarget_lock_init_recursive>
 8006e70:	bd10      	pop	{r4, pc}
 8006e72:	bf00      	nop
 8006e74:	08006fe5 	.word	0x08006fe5
 8006e78:	08007007 	.word	0x08007007
 8006e7c:	0800703f 	.word	0x0800703f
 8006e80:	08007063 	.word	0x08007063
 8006e84:	200003f0 	.word	0x200003f0

08006e88 <stdio_exit_handler>:
 8006e88:	4a02      	ldr	r2, [pc, #8]	@ (8006e94 <stdio_exit_handler+0xc>)
 8006e8a:	4903      	ldr	r1, [pc, #12]	@ (8006e98 <stdio_exit_handler+0x10>)
 8006e8c:	4803      	ldr	r0, [pc, #12]	@ (8006e9c <stdio_exit_handler+0x14>)
 8006e8e:	f000 b869 	b.w	8006f64 <_fwalk_sglue>
 8006e92:	bf00      	nop
 8006e94:	2000007c 	.word	0x2000007c
 8006e98:	08009a5d 	.word	0x08009a5d
 8006e9c:	2000008c 	.word	0x2000008c

08006ea0 <cleanup_stdio>:
 8006ea0:	6841      	ldr	r1, [r0, #4]
 8006ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8006ed4 <cleanup_stdio+0x34>)
 8006ea4:	4299      	cmp	r1, r3
 8006ea6:	b510      	push	{r4, lr}
 8006ea8:	4604      	mov	r4, r0
 8006eaa:	d001      	beq.n	8006eb0 <cleanup_stdio+0x10>
 8006eac:	f002 fdd6 	bl	8009a5c <_fflush_r>
 8006eb0:	68a1      	ldr	r1, [r4, #8]
 8006eb2:	4b09      	ldr	r3, [pc, #36]	@ (8006ed8 <cleanup_stdio+0x38>)
 8006eb4:	4299      	cmp	r1, r3
 8006eb6:	d002      	beq.n	8006ebe <cleanup_stdio+0x1e>
 8006eb8:	4620      	mov	r0, r4
 8006eba:	f002 fdcf 	bl	8009a5c <_fflush_r>
 8006ebe:	68e1      	ldr	r1, [r4, #12]
 8006ec0:	4b06      	ldr	r3, [pc, #24]	@ (8006edc <cleanup_stdio+0x3c>)
 8006ec2:	4299      	cmp	r1, r3
 8006ec4:	d004      	beq.n	8006ed0 <cleanup_stdio+0x30>
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ecc:	f002 bdc6 	b.w	8009a5c <_fflush_r>
 8006ed0:	bd10      	pop	{r4, pc}
 8006ed2:	bf00      	nop
 8006ed4:	200003f0 	.word	0x200003f0
 8006ed8:	20000458 	.word	0x20000458
 8006edc:	200004c0 	.word	0x200004c0

08006ee0 <global_stdio_init.part.0>:
 8006ee0:	b510      	push	{r4, lr}
 8006ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8006f10 <global_stdio_init.part.0+0x30>)
 8006ee4:	4c0b      	ldr	r4, [pc, #44]	@ (8006f14 <global_stdio_init.part.0+0x34>)
 8006ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8006f18 <global_stdio_init.part.0+0x38>)
 8006ee8:	601a      	str	r2, [r3, #0]
 8006eea:	4620      	mov	r0, r4
 8006eec:	2200      	movs	r2, #0
 8006eee:	2104      	movs	r1, #4
 8006ef0:	f7ff ff94 	bl	8006e1c <std>
 8006ef4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006ef8:	2201      	movs	r2, #1
 8006efa:	2109      	movs	r1, #9
 8006efc:	f7ff ff8e 	bl	8006e1c <std>
 8006f00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f04:	2202      	movs	r2, #2
 8006f06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f0a:	2112      	movs	r1, #18
 8006f0c:	f7ff bf86 	b.w	8006e1c <std>
 8006f10:	20000528 	.word	0x20000528
 8006f14:	200003f0 	.word	0x200003f0
 8006f18:	08006e89 	.word	0x08006e89

08006f1c <__sfp_lock_acquire>:
 8006f1c:	4801      	ldr	r0, [pc, #4]	@ (8006f24 <__sfp_lock_acquire+0x8>)
 8006f1e:	f000 b922 	b.w	8007166 <__retarget_lock_acquire_recursive>
 8006f22:	bf00      	nop
 8006f24:	20000531 	.word	0x20000531

08006f28 <__sfp_lock_release>:
 8006f28:	4801      	ldr	r0, [pc, #4]	@ (8006f30 <__sfp_lock_release+0x8>)
 8006f2a:	f000 b91d 	b.w	8007168 <__retarget_lock_release_recursive>
 8006f2e:	bf00      	nop
 8006f30:	20000531 	.word	0x20000531

08006f34 <__sinit>:
 8006f34:	b510      	push	{r4, lr}
 8006f36:	4604      	mov	r4, r0
 8006f38:	f7ff fff0 	bl	8006f1c <__sfp_lock_acquire>
 8006f3c:	6a23      	ldr	r3, [r4, #32]
 8006f3e:	b11b      	cbz	r3, 8006f48 <__sinit+0x14>
 8006f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f44:	f7ff bff0 	b.w	8006f28 <__sfp_lock_release>
 8006f48:	4b04      	ldr	r3, [pc, #16]	@ (8006f5c <__sinit+0x28>)
 8006f4a:	6223      	str	r3, [r4, #32]
 8006f4c:	4b04      	ldr	r3, [pc, #16]	@ (8006f60 <__sinit+0x2c>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1f5      	bne.n	8006f40 <__sinit+0xc>
 8006f54:	f7ff ffc4 	bl	8006ee0 <global_stdio_init.part.0>
 8006f58:	e7f2      	b.n	8006f40 <__sinit+0xc>
 8006f5a:	bf00      	nop
 8006f5c:	08006ea1 	.word	0x08006ea1
 8006f60:	20000528 	.word	0x20000528

08006f64 <_fwalk_sglue>:
 8006f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f68:	4607      	mov	r7, r0
 8006f6a:	4688      	mov	r8, r1
 8006f6c:	4614      	mov	r4, r2
 8006f6e:	2600      	movs	r6, #0
 8006f70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f74:	f1b9 0901 	subs.w	r9, r9, #1
 8006f78:	d505      	bpl.n	8006f86 <_fwalk_sglue+0x22>
 8006f7a:	6824      	ldr	r4, [r4, #0]
 8006f7c:	2c00      	cmp	r4, #0
 8006f7e:	d1f7      	bne.n	8006f70 <_fwalk_sglue+0xc>
 8006f80:	4630      	mov	r0, r6
 8006f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f86:	89ab      	ldrh	r3, [r5, #12]
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d907      	bls.n	8006f9c <_fwalk_sglue+0x38>
 8006f8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f90:	3301      	adds	r3, #1
 8006f92:	d003      	beq.n	8006f9c <_fwalk_sglue+0x38>
 8006f94:	4629      	mov	r1, r5
 8006f96:	4638      	mov	r0, r7
 8006f98:	47c0      	blx	r8
 8006f9a:	4306      	orrs	r6, r0
 8006f9c:	3568      	adds	r5, #104	@ 0x68
 8006f9e:	e7e9      	b.n	8006f74 <_fwalk_sglue+0x10>

08006fa0 <siprintf>:
 8006fa0:	b40e      	push	{r1, r2, r3}
 8006fa2:	b510      	push	{r4, lr}
 8006fa4:	b09d      	sub	sp, #116	@ 0x74
 8006fa6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006fa8:	9002      	str	r0, [sp, #8]
 8006faa:	9006      	str	r0, [sp, #24]
 8006fac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006fb0:	480a      	ldr	r0, [pc, #40]	@ (8006fdc <siprintf+0x3c>)
 8006fb2:	9107      	str	r1, [sp, #28]
 8006fb4:	9104      	str	r1, [sp, #16]
 8006fb6:	490a      	ldr	r1, [pc, #40]	@ (8006fe0 <siprintf+0x40>)
 8006fb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fbc:	9105      	str	r1, [sp, #20]
 8006fbe:	2400      	movs	r4, #0
 8006fc0:	a902      	add	r1, sp, #8
 8006fc2:	6800      	ldr	r0, [r0, #0]
 8006fc4:	9301      	str	r3, [sp, #4]
 8006fc6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006fc8:	f002 fbc8 	bl	800975c <_svfiprintf_r>
 8006fcc:	9b02      	ldr	r3, [sp, #8]
 8006fce:	701c      	strb	r4, [r3, #0]
 8006fd0:	b01d      	add	sp, #116	@ 0x74
 8006fd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd6:	b003      	add	sp, #12
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	20000088 	.word	0x20000088
 8006fe0:	ffff0208 	.word	0xffff0208

08006fe4 <__sread>:
 8006fe4:	b510      	push	{r4, lr}
 8006fe6:	460c      	mov	r4, r1
 8006fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fec:	f000 f86c 	bl	80070c8 <_read_r>
 8006ff0:	2800      	cmp	r0, #0
 8006ff2:	bfab      	itete	ge
 8006ff4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006ff6:	89a3      	ldrhlt	r3, [r4, #12]
 8006ff8:	181b      	addge	r3, r3, r0
 8006ffa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006ffe:	bfac      	ite	ge
 8007000:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007002:	81a3      	strhlt	r3, [r4, #12]
 8007004:	bd10      	pop	{r4, pc}

08007006 <__swrite>:
 8007006:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800700a:	461f      	mov	r7, r3
 800700c:	898b      	ldrh	r3, [r1, #12]
 800700e:	05db      	lsls	r3, r3, #23
 8007010:	4605      	mov	r5, r0
 8007012:	460c      	mov	r4, r1
 8007014:	4616      	mov	r6, r2
 8007016:	d505      	bpl.n	8007024 <__swrite+0x1e>
 8007018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800701c:	2302      	movs	r3, #2
 800701e:	2200      	movs	r2, #0
 8007020:	f000 f840 	bl	80070a4 <_lseek_r>
 8007024:	89a3      	ldrh	r3, [r4, #12]
 8007026:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800702a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800702e:	81a3      	strh	r3, [r4, #12]
 8007030:	4632      	mov	r2, r6
 8007032:	463b      	mov	r3, r7
 8007034:	4628      	mov	r0, r5
 8007036:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800703a:	f000 b857 	b.w	80070ec <_write_r>

0800703e <__sseek>:
 800703e:	b510      	push	{r4, lr}
 8007040:	460c      	mov	r4, r1
 8007042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007046:	f000 f82d 	bl	80070a4 <_lseek_r>
 800704a:	1c43      	adds	r3, r0, #1
 800704c:	89a3      	ldrh	r3, [r4, #12]
 800704e:	bf15      	itete	ne
 8007050:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007052:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007056:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800705a:	81a3      	strheq	r3, [r4, #12]
 800705c:	bf18      	it	ne
 800705e:	81a3      	strhne	r3, [r4, #12]
 8007060:	bd10      	pop	{r4, pc}

08007062 <__sclose>:
 8007062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007066:	f000 b80d 	b.w	8007084 <_close_r>

0800706a <memset>:
 800706a:	4402      	add	r2, r0
 800706c:	4603      	mov	r3, r0
 800706e:	4293      	cmp	r3, r2
 8007070:	d100      	bne.n	8007074 <memset+0xa>
 8007072:	4770      	bx	lr
 8007074:	f803 1b01 	strb.w	r1, [r3], #1
 8007078:	e7f9      	b.n	800706e <memset+0x4>
	...

0800707c <_localeconv_r>:
 800707c:	4800      	ldr	r0, [pc, #0]	@ (8007080 <_localeconv_r+0x4>)
 800707e:	4770      	bx	lr
 8007080:	200001c8 	.word	0x200001c8

08007084 <_close_r>:
 8007084:	b538      	push	{r3, r4, r5, lr}
 8007086:	4d06      	ldr	r5, [pc, #24]	@ (80070a0 <_close_r+0x1c>)
 8007088:	2300      	movs	r3, #0
 800708a:	4604      	mov	r4, r0
 800708c:	4608      	mov	r0, r1
 800708e:	602b      	str	r3, [r5, #0]
 8007090:	f7fc ffd2 	bl	8004038 <_close>
 8007094:	1c43      	adds	r3, r0, #1
 8007096:	d102      	bne.n	800709e <_close_r+0x1a>
 8007098:	682b      	ldr	r3, [r5, #0]
 800709a:	b103      	cbz	r3, 800709e <_close_r+0x1a>
 800709c:	6023      	str	r3, [r4, #0]
 800709e:	bd38      	pop	{r3, r4, r5, pc}
 80070a0:	2000052c 	.word	0x2000052c

080070a4 <_lseek_r>:
 80070a4:	b538      	push	{r3, r4, r5, lr}
 80070a6:	4d07      	ldr	r5, [pc, #28]	@ (80070c4 <_lseek_r+0x20>)
 80070a8:	4604      	mov	r4, r0
 80070aa:	4608      	mov	r0, r1
 80070ac:	4611      	mov	r1, r2
 80070ae:	2200      	movs	r2, #0
 80070b0:	602a      	str	r2, [r5, #0]
 80070b2:	461a      	mov	r2, r3
 80070b4:	f7fc ffe7 	bl	8004086 <_lseek>
 80070b8:	1c43      	adds	r3, r0, #1
 80070ba:	d102      	bne.n	80070c2 <_lseek_r+0x1e>
 80070bc:	682b      	ldr	r3, [r5, #0]
 80070be:	b103      	cbz	r3, 80070c2 <_lseek_r+0x1e>
 80070c0:	6023      	str	r3, [r4, #0]
 80070c2:	bd38      	pop	{r3, r4, r5, pc}
 80070c4:	2000052c 	.word	0x2000052c

080070c8 <_read_r>:
 80070c8:	b538      	push	{r3, r4, r5, lr}
 80070ca:	4d07      	ldr	r5, [pc, #28]	@ (80070e8 <_read_r+0x20>)
 80070cc:	4604      	mov	r4, r0
 80070ce:	4608      	mov	r0, r1
 80070d0:	4611      	mov	r1, r2
 80070d2:	2200      	movs	r2, #0
 80070d4:	602a      	str	r2, [r5, #0]
 80070d6:	461a      	mov	r2, r3
 80070d8:	f7fc ff75 	bl	8003fc6 <_read>
 80070dc:	1c43      	adds	r3, r0, #1
 80070de:	d102      	bne.n	80070e6 <_read_r+0x1e>
 80070e0:	682b      	ldr	r3, [r5, #0]
 80070e2:	b103      	cbz	r3, 80070e6 <_read_r+0x1e>
 80070e4:	6023      	str	r3, [r4, #0]
 80070e6:	bd38      	pop	{r3, r4, r5, pc}
 80070e8:	2000052c 	.word	0x2000052c

080070ec <_write_r>:
 80070ec:	b538      	push	{r3, r4, r5, lr}
 80070ee:	4d07      	ldr	r5, [pc, #28]	@ (800710c <_write_r+0x20>)
 80070f0:	4604      	mov	r4, r0
 80070f2:	4608      	mov	r0, r1
 80070f4:	4611      	mov	r1, r2
 80070f6:	2200      	movs	r2, #0
 80070f8:	602a      	str	r2, [r5, #0]
 80070fa:	461a      	mov	r2, r3
 80070fc:	f7fc ff80 	bl	8004000 <_write>
 8007100:	1c43      	adds	r3, r0, #1
 8007102:	d102      	bne.n	800710a <_write_r+0x1e>
 8007104:	682b      	ldr	r3, [r5, #0]
 8007106:	b103      	cbz	r3, 800710a <_write_r+0x1e>
 8007108:	6023      	str	r3, [r4, #0]
 800710a:	bd38      	pop	{r3, r4, r5, pc}
 800710c:	2000052c 	.word	0x2000052c

08007110 <__errno>:
 8007110:	4b01      	ldr	r3, [pc, #4]	@ (8007118 <__errno+0x8>)
 8007112:	6818      	ldr	r0, [r3, #0]
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop
 8007118:	20000088 	.word	0x20000088

0800711c <__libc_init_array>:
 800711c:	b570      	push	{r4, r5, r6, lr}
 800711e:	4d0d      	ldr	r5, [pc, #52]	@ (8007154 <__libc_init_array+0x38>)
 8007120:	4c0d      	ldr	r4, [pc, #52]	@ (8007158 <__libc_init_array+0x3c>)
 8007122:	1b64      	subs	r4, r4, r5
 8007124:	10a4      	asrs	r4, r4, #2
 8007126:	2600      	movs	r6, #0
 8007128:	42a6      	cmp	r6, r4
 800712a:	d109      	bne.n	8007140 <__libc_init_array+0x24>
 800712c:	4d0b      	ldr	r5, [pc, #44]	@ (800715c <__libc_init_array+0x40>)
 800712e:	4c0c      	ldr	r4, [pc, #48]	@ (8007160 <__libc_init_array+0x44>)
 8007130:	f003 fb78 	bl	800a824 <_init>
 8007134:	1b64      	subs	r4, r4, r5
 8007136:	10a4      	asrs	r4, r4, #2
 8007138:	2600      	movs	r6, #0
 800713a:	42a6      	cmp	r6, r4
 800713c:	d105      	bne.n	800714a <__libc_init_array+0x2e>
 800713e:	bd70      	pop	{r4, r5, r6, pc}
 8007140:	f855 3b04 	ldr.w	r3, [r5], #4
 8007144:	4798      	blx	r3
 8007146:	3601      	adds	r6, #1
 8007148:	e7ee      	b.n	8007128 <__libc_init_array+0xc>
 800714a:	f855 3b04 	ldr.w	r3, [r5], #4
 800714e:	4798      	blx	r3
 8007150:	3601      	adds	r6, #1
 8007152:	e7f2      	b.n	800713a <__libc_init_array+0x1e>
 8007154:	08021b54 	.word	0x08021b54
 8007158:	08021b54 	.word	0x08021b54
 800715c:	08021b54 	.word	0x08021b54
 8007160:	08021b58 	.word	0x08021b58

08007164 <__retarget_lock_init_recursive>:
 8007164:	4770      	bx	lr

08007166 <__retarget_lock_acquire_recursive>:
 8007166:	4770      	bx	lr

08007168 <__retarget_lock_release_recursive>:
 8007168:	4770      	bx	lr

0800716a <memcpy>:
 800716a:	440a      	add	r2, r1
 800716c:	4291      	cmp	r1, r2
 800716e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007172:	d100      	bne.n	8007176 <memcpy+0xc>
 8007174:	4770      	bx	lr
 8007176:	b510      	push	{r4, lr}
 8007178:	f811 4b01 	ldrb.w	r4, [r1], #1
 800717c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007180:	4291      	cmp	r1, r2
 8007182:	d1f9      	bne.n	8007178 <memcpy+0xe>
 8007184:	bd10      	pop	{r4, pc}
	...

08007188 <nanf>:
 8007188:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007190 <nanf+0x8>
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	7fc00000 	.word	0x7fc00000

08007194 <quorem>:
 8007194:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007198:	6903      	ldr	r3, [r0, #16]
 800719a:	690c      	ldr	r4, [r1, #16]
 800719c:	42a3      	cmp	r3, r4
 800719e:	4607      	mov	r7, r0
 80071a0:	db7e      	blt.n	80072a0 <quorem+0x10c>
 80071a2:	3c01      	subs	r4, #1
 80071a4:	f101 0814 	add.w	r8, r1, #20
 80071a8:	00a3      	lsls	r3, r4, #2
 80071aa:	f100 0514 	add.w	r5, r0, #20
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071b4:	9301      	str	r3, [sp, #4]
 80071b6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80071ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071be:	3301      	adds	r3, #1
 80071c0:	429a      	cmp	r2, r3
 80071c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80071c6:	fbb2 f6f3 	udiv	r6, r2, r3
 80071ca:	d32e      	bcc.n	800722a <quorem+0x96>
 80071cc:	f04f 0a00 	mov.w	sl, #0
 80071d0:	46c4      	mov	ip, r8
 80071d2:	46ae      	mov	lr, r5
 80071d4:	46d3      	mov	fp, sl
 80071d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80071da:	b298      	uxth	r0, r3
 80071dc:	fb06 a000 	mla	r0, r6, r0, sl
 80071e0:	0c02      	lsrs	r2, r0, #16
 80071e2:	0c1b      	lsrs	r3, r3, #16
 80071e4:	fb06 2303 	mla	r3, r6, r3, r2
 80071e8:	f8de 2000 	ldr.w	r2, [lr]
 80071ec:	b280      	uxth	r0, r0
 80071ee:	b292      	uxth	r2, r2
 80071f0:	1a12      	subs	r2, r2, r0
 80071f2:	445a      	add	r2, fp
 80071f4:	f8de 0000 	ldr.w	r0, [lr]
 80071f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007202:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007206:	b292      	uxth	r2, r2
 8007208:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800720c:	45e1      	cmp	r9, ip
 800720e:	f84e 2b04 	str.w	r2, [lr], #4
 8007212:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007216:	d2de      	bcs.n	80071d6 <quorem+0x42>
 8007218:	9b00      	ldr	r3, [sp, #0]
 800721a:	58eb      	ldr	r3, [r5, r3]
 800721c:	b92b      	cbnz	r3, 800722a <quorem+0x96>
 800721e:	9b01      	ldr	r3, [sp, #4]
 8007220:	3b04      	subs	r3, #4
 8007222:	429d      	cmp	r5, r3
 8007224:	461a      	mov	r2, r3
 8007226:	d32f      	bcc.n	8007288 <quorem+0xf4>
 8007228:	613c      	str	r4, [r7, #16]
 800722a:	4638      	mov	r0, r7
 800722c:	f001 f9c8 	bl	80085c0 <__mcmp>
 8007230:	2800      	cmp	r0, #0
 8007232:	db25      	blt.n	8007280 <quorem+0xec>
 8007234:	4629      	mov	r1, r5
 8007236:	2000      	movs	r0, #0
 8007238:	f858 2b04 	ldr.w	r2, [r8], #4
 800723c:	f8d1 c000 	ldr.w	ip, [r1]
 8007240:	fa1f fe82 	uxth.w	lr, r2
 8007244:	fa1f f38c 	uxth.w	r3, ip
 8007248:	eba3 030e 	sub.w	r3, r3, lr
 800724c:	4403      	add	r3, r0
 800724e:	0c12      	lsrs	r2, r2, #16
 8007250:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007254:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007258:	b29b      	uxth	r3, r3
 800725a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800725e:	45c1      	cmp	r9, r8
 8007260:	f841 3b04 	str.w	r3, [r1], #4
 8007264:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007268:	d2e6      	bcs.n	8007238 <quorem+0xa4>
 800726a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800726e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007272:	b922      	cbnz	r2, 800727e <quorem+0xea>
 8007274:	3b04      	subs	r3, #4
 8007276:	429d      	cmp	r5, r3
 8007278:	461a      	mov	r2, r3
 800727a:	d30b      	bcc.n	8007294 <quorem+0x100>
 800727c:	613c      	str	r4, [r7, #16]
 800727e:	3601      	adds	r6, #1
 8007280:	4630      	mov	r0, r6
 8007282:	b003      	add	sp, #12
 8007284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007288:	6812      	ldr	r2, [r2, #0]
 800728a:	3b04      	subs	r3, #4
 800728c:	2a00      	cmp	r2, #0
 800728e:	d1cb      	bne.n	8007228 <quorem+0x94>
 8007290:	3c01      	subs	r4, #1
 8007292:	e7c6      	b.n	8007222 <quorem+0x8e>
 8007294:	6812      	ldr	r2, [r2, #0]
 8007296:	3b04      	subs	r3, #4
 8007298:	2a00      	cmp	r2, #0
 800729a:	d1ef      	bne.n	800727c <quorem+0xe8>
 800729c:	3c01      	subs	r4, #1
 800729e:	e7ea      	b.n	8007276 <quorem+0xe2>
 80072a0:	2000      	movs	r0, #0
 80072a2:	e7ee      	b.n	8007282 <quorem+0xee>
 80072a4:	0000      	movs	r0, r0
	...

080072a8 <_dtoa_r>:
 80072a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ac:	69c7      	ldr	r7, [r0, #28]
 80072ae:	b097      	sub	sp, #92	@ 0x5c
 80072b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80072b4:	ec55 4b10 	vmov	r4, r5, d0
 80072b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80072ba:	9107      	str	r1, [sp, #28]
 80072bc:	4681      	mov	r9, r0
 80072be:	920c      	str	r2, [sp, #48]	@ 0x30
 80072c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80072c2:	b97f      	cbnz	r7, 80072e4 <_dtoa_r+0x3c>
 80072c4:	2010      	movs	r0, #16
 80072c6:	f000 fe09 	bl	8007edc <malloc>
 80072ca:	4602      	mov	r2, r0
 80072cc:	f8c9 001c 	str.w	r0, [r9, #28]
 80072d0:	b920      	cbnz	r0, 80072dc <_dtoa_r+0x34>
 80072d2:	4ba9      	ldr	r3, [pc, #676]	@ (8007578 <_dtoa_r+0x2d0>)
 80072d4:	21ef      	movs	r1, #239	@ 0xef
 80072d6:	48a9      	ldr	r0, [pc, #676]	@ (800757c <_dtoa_r+0x2d4>)
 80072d8:	f002 fc2e 	bl	8009b38 <__assert_func>
 80072dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80072e0:	6007      	str	r7, [r0, #0]
 80072e2:	60c7      	str	r7, [r0, #12]
 80072e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80072e8:	6819      	ldr	r1, [r3, #0]
 80072ea:	b159      	cbz	r1, 8007304 <_dtoa_r+0x5c>
 80072ec:	685a      	ldr	r2, [r3, #4]
 80072ee:	604a      	str	r2, [r1, #4]
 80072f0:	2301      	movs	r3, #1
 80072f2:	4093      	lsls	r3, r2
 80072f4:	608b      	str	r3, [r1, #8]
 80072f6:	4648      	mov	r0, r9
 80072f8:	f000 fee6 	bl	80080c8 <_Bfree>
 80072fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007300:	2200      	movs	r2, #0
 8007302:	601a      	str	r2, [r3, #0]
 8007304:	1e2b      	subs	r3, r5, #0
 8007306:	bfb9      	ittee	lt
 8007308:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800730c:	9305      	strlt	r3, [sp, #20]
 800730e:	2300      	movge	r3, #0
 8007310:	6033      	strge	r3, [r6, #0]
 8007312:	9f05      	ldr	r7, [sp, #20]
 8007314:	4b9a      	ldr	r3, [pc, #616]	@ (8007580 <_dtoa_r+0x2d8>)
 8007316:	bfbc      	itt	lt
 8007318:	2201      	movlt	r2, #1
 800731a:	6032      	strlt	r2, [r6, #0]
 800731c:	43bb      	bics	r3, r7
 800731e:	d112      	bne.n	8007346 <_dtoa_r+0x9e>
 8007320:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007322:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007326:	6013      	str	r3, [r2, #0]
 8007328:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800732c:	4323      	orrs	r3, r4
 800732e:	f000 855a 	beq.w	8007de6 <_dtoa_r+0xb3e>
 8007332:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007334:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007594 <_dtoa_r+0x2ec>
 8007338:	2b00      	cmp	r3, #0
 800733a:	f000 855c 	beq.w	8007df6 <_dtoa_r+0xb4e>
 800733e:	f10a 0303 	add.w	r3, sl, #3
 8007342:	f000 bd56 	b.w	8007df2 <_dtoa_r+0xb4a>
 8007346:	ed9d 7b04 	vldr	d7, [sp, #16]
 800734a:	2200      	movs	r2, #0
 800734c:	ec51 0b17 	vmov	r0, r1, d7
 8007350:	2300      	movs	r3, #0
 8007352:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007356:	f7f9 fbb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800735a:	4680      	mov	r8, r0
 800735c:	b158      	cbz	r0, 8007376 <_dtoa_r+0xce>
 800735e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007360:	2301      	movs	r3, #1
 8007362:	6013      	str	r3, [r2, #0]
 8007364:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007366:	b113      	cbz	r3, 800736e <_dtoa_r+0xc6>
 8007368:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800736a:	4b86      	ldr	r3, [pc, #536]	@ (8007584 <_dtoa_r+0x2dc>)
 800736c:	6013      	str	r3, [r2, #0]
 800736e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007598 <_dtoa_r+0x2f0>
 8007372:	f000 bd40 	b.w	8007df6 <_dtoa_r+0xb4e>
 8007376:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800737a:	aa14      	add	r2, sp, #80	@ 0x50
 800737c:	a915      	add	r1, sp, #84	@ 0x54
 800737e:	4648      	mov	r0, r9
 8007380:	f001 fa3e 	bl	8008800 <__d2b>
 8007384:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007388:	9002      	str	r0, [sp, #8]
 800738a:	2e00      	cmp	r6, #0
 800738c:	d078      	beq.n	8007480 <_dtoa_r+0x1d8>
 800738e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007390:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007394:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007398:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800739c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80073a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80073a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80073a8:	4619      	mov	r1, r3
 80073aa:	2200      	movs	r2, #0
 80073ac:	4b76      	ldr	r3, [pc, #472]	@ (8007588 <_dtoa_r+0x2e0>)
 80073ae:	f7f8 ff6b 	bl	8000288 <__aeabi_dsub>
 80073b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007560 <_dtoa_r+0x2b8>)
 80073b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b8:	f7f9 f91e 	bl	80005f8 <__aeabi_dmul>
 80073bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007568 <_dtoa_r+0x2c0>)
 80073be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c2:	f7f8 ff63 	bl	800028c <__adddf3>
 80073c6:	4604      	mov	r4, r0
 80073c8:	4630      	mov	r0, r6
 80073ca:	460d      	mov	r5, r1
 80073cc:	f7f9 f8aa 	bl	8000524 <__aeabi_i2d>
 80073d0:	a367      	add	r3, pc, #412	@ (adr r3, 8007570 <_dtoa_r+0x2c8>)
 80073d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d6:	f7f9 f90f 	bl	80005f8 <__aeabi_dmul>
 80073da:	4602      	mov	r2, r0
 80073dc:	460b      	mov	r3, r1
 80073de:	4620      	mov	r0, r4
 80073e0:	4629      	mov	r1, r5
 80073e2:	f7f8 ff53 	bl	800028c <__adddf3>
 80073e6:	4604      	mov	r4, r0
 80073e8:	460d      	mov	r5, r1
 80073ea:	f7f9 fbb5 	bl	8000b58 <__aeabi_d2iz>
 80073ee:	2200      	movs	r2, #0
 80073f0:	4607      	mov	r7, r0
 80073f2:	2300      	movs	r3, #0
 80073f4:	4620      	mov	r0, r4
 80073f6:	4629      	mov	r1, r5
 80073f8:	f7f9 fb70 	bl	8000adc <__aeabi_dcmplt>
 80073fc:	b140      	cbz	r0, 8007410 <_dtoa_r+0x168>
 80073fe:	4638      	mov	r0, r7
 8007400:	f7f9 f890 	bl	8000524 <__aeabi_i2d>
 8007404:	4622      	mov	r2, r4
 8007406:	462b      	mov	r3, r5
 8007408:	f7f9 fb5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800740c:	b900      	cbnz	r0, 8007410 <_dtoa_r+0x168>
 800740e:	3f01      	subs	r7, #1
 8007410:	2f16      	cmp	r7, #22
 8007412:	d852      	bhi.n	80074ba <_dtoa_r+0x212>
 8007414:	4b5d      	ldr	r3, [pc, #372]	@ (800758c <_dtoa_r+0x2e4>)
 8007416:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800741a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007422:	f7f9 fb5b 	bl	8000adc <__aeabi_dcmplt>
 8007426:	2800      	cmp	r0, #0
 8007428:	d049      	beq.n	80074be <_dtoa_r+0x216>
 800742a:	3f01      	subs	r7, #1
 800742c:	2300      	movs	r3, #0
 800742e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007430:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007432:	1b9b      	subs	r3, r3, r6
 8007434:	1e5a      	subs	r2, r3, #1
 8007436:	bf45      	ittet	mi
 8007438:	f1c3 0301 	rsbmi	r3, r3, #1
 800743c:	9300      	strmi	r3, [sp, #0]
 800743e:	2300      	movpl	r3, #0
 8007440:	2300      	movmi	r3, #0
 8007442:	9206      	str	r2, [sp, #24]
 8007444:	bf54      	ite	pl
 8007446:	9300      	strpl	r3, [sp, #0]
 8007448:	9306      	strmi	r3, [sp, #24]
 800744a:	2f00      	cmp	r7, #0
 800744c:	db39      	blt.n	80074c2 <_dtoa_r+0x21a>
 800744e:	9b06      	ldr	r3, [sp, #24]
 8007450:	970d      	str	r7, [sp, #52]	@ 0x34
 8007452:	443b      	add	r3, r7
 8007454:	9306      	str	r3, [sp, #24]
 8007456:	2300      	movs	r3, #0
 8007458:	9308      	str	r3, [sp, #32]
 800745a:	9b07      	ldr	r3, [sp, #28]
 800745c:	2b09      	cmp	r3, #9
 800745e:	d863      	bhi.n	8007528 <_dtoa_r+0x280>
 8007460:	2b05      	cmp	r3, #5
 8007462:	bfc4      	itt	gt
 8007464:	3b04      	subgt	r3, #4
 8007466:	9307      	strgt	r3, [sp, #28]
 8007468:	9b07      	ldr	r3, [sp, #28]
 800746a:	f1a3 0302 	sub.w	r3, r3, #2
 800746e:	bfcc      	ite	gt
 8007470:	2400      	movgt	r4, #0
 8007472:	2401      	movle	r4, #1
 8007474:	2b03      	cmp	r3, #3
 8007476:	d863      	bhi.n	8007540 <_dtoa_r+0x298>
 8007478:	e8df f003 	tbb	[pc, r3]
 800747c:	2b375452 	.word	0x2b375452
 8007480:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007484:	441e      	add	r6, r3
 8007486:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800748a:	2b20      	cmp	r3, #32
 800748c:	bfc1      	itttt	gt
 800748e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007492:	409f      	lslgt	r7, r3
 8007494:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007498:	fa24 f303 	lsrgt.w	r3, r4, r3
 800749c:	bfd6      	itet	le
 800749e:	f1c3 0320 	rsble	r3, r3, #32
 80074a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80074a6:	fa04 f003 	lslle.w	r0, r4, r3
 80074aa:	f7f9 f82b 	bl	8000504 <__aeabi_ui2d>
 80074ae:	2201      	movs	r2, #1
 80074b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80074b4:	3e01      	subs	r6, #1
 80074b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80074b8:	e776      	b.n	80073a8 <_dtoa_r+0x100>
 80074ba:	2301      	movs	r3, #1
 80074bc:	e7b7      	b.n	800742e <_dtoa_r+0x186>
 80074be:	9010      	str	r0, [sp, #64]	@ 0x40
 80074c0:	e7b6      	b.n	8007430 <_dtoa_r+0x188>
 80074c2:	9b00      	ldr	r3, [sp, #0]
 80074c4:	1bdb      	subs	r3, r3, r7
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	427b      	negs	r3, r7
 80074ca:	9308      	str	r3, [sp, #32]
 80074cc:	2300      	movs	r3, #0
 80074ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80074d0:	e7c3      	b.n	800745a <_dtoa_r+0x1b2>
 80074d2:	2301      	movs	r3, #1
 80074d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074d8:	eb07 0b03 	add.w	fp, r7, r3
 80074dc:	f10b 0301 	add.w	r3, fp, #1
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	9303      	str	r3, [sp, #12]
 80074e4:	bfb8      	it	lt
 80074e6:	2301      	movlt	r3, #1
 80074e8:	e006      	b.n	80074f8 <_dtoa_r+0x250>
 80074ea:	2301      	movs	r3, #1
 80074ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80074ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	dd28      	ble.n	8007546 <_dtoa_r+0x29e>
 80074f4:	469b      	mov	fp, r3
 80074f6:	9303      	str	r3, [sp, #12]
 80074f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80074fc:	2100      	movs	r1, #0
 80074fe:	2204      	movs	r2, #4
 8007500:	f102 0514 	add.w	r5, r2, #20
 8007504:	429d      	cmp	r5, r3
 8007506:	d926      	bls.n	8007556 <_dtoa_r+0x2ae>
 8007508:	6041      	str	r1, [r0, #4]
 800750a:	4648      	mov	r0, r9
 800750c:	f000 fd9c 	bl	8008048 <_Balloc>
 8007510:	4682      	mov	sl, r0
 8007512:	2800      	cmp	r0, #0
 8007514:	d142      	bne.n	800759c <_dtoa_r+0x2f4>
 8007516:	4b1e      	ldr	r3, [pc, #120]	@ (8007590 <_dtoa_r+0x2e8>)
 8007518:	4602      	mov	r2, r0
 800751a:	f240 11af 	movw	r1, #431	@ 0x1af
 800751e:	e6da      	b.n	80072d6 <_dtoa_r+0x2e>
 8007520:	2300      	movs	r3, #0
 8007522:	e7e3      	b.n	80074ec <_dtoa_r+0x244>
 8007524:	2300      	movs	r3, #0
 8007526:	e7d5      	b.n	80074d4 <_dtoa_r+0x22c>
 8007528:	2401      	movs	r4, #1
 800752a:	2300      	movs	r3, #0
 800752c:	9307      	str	r3, [sp, #28]
 800752e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007530:	f04f 3bff 	mov.w	fp, #4294967295
 8007534:	2200      	movs	r2, #0
 8007536:	f8cd b00c 	str.w	fp, [sp, #12]
 800753a:	2312      	movs	r3, #18
 800753c:	920c      	str	r2, [sp, #48]	@ 0x30
 800753e:	e7db      	b.n	80074f8 <_dtoa_r+0x250>
 8007540:	2301      	movs	r3, #1
 8007542:	9309      	str	r3, [sp, #36]	@ 0x24
 8007544:	e7f4      	b.n	8007530 <_dtoa_r+0x288>
 8007546:	f04f 0b01 	mov.w	fp, #1
 800754a:	f8cd b00c 	str.w	fp, [sp, #12]
 800754e:	465b      	mov	r3, fp
 8007550:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007554:	e7d0      	b.n	80074f8 <_dtoa_r+0x250>
 8007556:	3101      	adds	r1, #1
 8007558:	0052      	lsls	r2, r2, #1
 800755a:	e7d1      	b.n	8007500 <_dtoa_r+0x258>
 800755c:	f3af 8000 	nop.w
 8007560:	636f4361 	.word	0x636f4361
 8007564:	3fd287a7 	.word	0x3fd287a7
 8007568:	8b60c8b3 	.word	0x8b60c8b3
 800756c:	3fc68a28 	.word	0x3fc68a28
 8007570:	509f79fb 	.word	0x509f79fb
 8007574:	3fd34413 	.word	0x3fd34413
 8007578:	08021766 	.word	0x08021766
 800757c:	0802177d 	.word	0x0802177d
 8007580:	7ff00000 	.word	0x7ff00000
 8007584:	08021731 	.word	0x08021731
 8007588:	3ff80000 	.word	0x3ff80000
 800758c:	08021930 	.word	0x08021930
 8007590:	080217d5 	.word	0x080217d5
 8007594:	08021762 	.word	0x08021762
 8007598:	08021730 	.word	0x08021730
 800759c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80075a0:	6018      	str	r0, [r3, #0]
 80075a2:	9b03      	ldr	r3, [sp, #12]
 80075a4:	2b0e      	cmp	r3, #14
 80075a6:	f200 80a1 	bhi.w	80076ec <_dtoa_r+0x444>
 80075aa:	2c00      	cmp	r4, #0
 80075ac:	f000 809e 	beq.w	80076ec <_dtoa_r+0x444>
 80075b0:	2f00      	cmp	r7, #0
 80075b2:	dd33      	ble.n	800761c <_dtoa_r+0x374>
 80075b4:	4b9c      	ldr	r3, [pc, #624]	@ (8007828 <_dtoa_r+0x580>)
 80075b6:	f007 020f 	and.w	r2, r7, #15
 80075ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075be:	ed93 7b00 	vldr	d7, [r3]
 80075c2:	05f8      	lsls	r0, r7, #23
 80075c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80075c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80075cc:	d516      	bpl.n	80075fc <_dtoa_r+0x354>
 80075ce:	4b97      	ldr	r3, [pc, #604]	@ (800782c <_dtoa_r+0x584>)
 80075d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075d8:	f7f9 f938 	bl	800084c <__aeabi_ddiv>
 80075dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075e0:	f004 040f 	and.w	r4, r4, #15
 80075e4:	2603      	movs	r6, #3
 80075e6:	4d91      	ldr	r5, [pc, #580]	@ (800782c <_dtoa_r+0x584>)
 80075e8:	b954      	cbnz	r4, 8007600 <_dtoa_r+0x358>
 80075ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80075ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075f2:	f7f9 f92b 	bl	800084c <__aeabi_ddiv>
 80075f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075fa:	e028      	b.n	800764e <_dtoa_r+0x3a6>
 80075fc:	2602      	movs	r6, #2
 80075fe:	e7f2      	b.n	80075e6 <_dtoa_r+0x33e>
 8007600:	07e1      	lsls	r1, r4, #31
 8007602:	d508      	bpl.n	8007616 <_dtoa_r+0x36e>
 8007604:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007608:	e9d5 2300 	ldrd	r2, r3, [r5]
 800760c:	f7f8 fff4 	bl	80005f8 <__aeabi_dmul>
 8007610:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007614:	3601      	adds	r6, #1
 8007616:	1064      	asrs	r4, r4, #1
 8007618:	3508      	adds	r5, #8
 800761a:	e7e5      	b.n	80075e8 <_dtoa_r+0x340>
 800761c:	f000 80af 	beq.w	800777e <_dtoa_r+0x4d6>
 8007620:	427c      	negs	r4, r7
 8007622:	4b81      	ldr	r3, [pc, #516]	@ (8007828 <_dtoa_r+0x580>)
 8007624:	4d81      	ldr	r5, [pc, #516]	@ (800782c <_dtoa_r+0x584>)
 8007626:	f004 020f 	and.w	r2, r4, #15
 800762a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800762e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007632:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007636:	f7f8 ffdf 	bl	80005f8 <__aeabi_dmul>
 800763a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800763e:	1124      	asrs	r4, r4, #4
 8007640:	2300      	movs	r3, #0
 8007642:	2602      	movs	r6, #2
 8007644:	2c00      	cmp	r4, #0
 8007646:	f040 808f 	bne.w	8007768 <_dtoa_r+0x4c0>
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1d3      	bne.n	80075f6 <_dtoa_r+0x34e>
 800764e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007650:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007654:	2b00      	cmp	r3, #0
 8007656:	f000 8094 	beq.w	8007782 <_dtoa_r+0x4da>
 800765a:	4b75      	ldr	r3, [pc, #468]	@ (8007830 <_dtoa_r+0x588>)
 800765c:	2200      	movs	r2, #0
 800765e:	4620      	mov	r0, r4
 8007660:	4629      	mov	r1, r5
 8007662:	f7f9 fa3b 	bl	8000adc <__aeabi_dcmplt>
 8007666:	2800      	cmp	r0, #0
 8007668:	f000 808b 	beq.w	8007782 <_dtoa_r+0x4da>
 800766c:	9b03      	ldr	r3, [sp, #12]
 800766e:	2b00      	cmp	r3, #0
 8007670:	f000 8087 	beq.w	8007782 <_dtoa_r+0x4da>
 8007674:	f1bb 0f00 	cmp.w	fp, #0
 8007678:	dd34      	ble.n	80076e4 <_dtoa_r+0x43c>
 800767a:	4620      	mov	r0, r4
 800767c:	4b6d      	ldr	r3, [pc, #436]	@ (8007834 <_dtoa_r+0x58c>)
 800767e:	2200      	movs	r2, #0
 8007680:	4629      	mov	r1, r5
 8007682:	f7f8 ffb9 	bl	80005f8 <__aeabi_dmul>
 8007686:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800768a:	f107 38ff 	add.w	r8, r7, #4294967295
 800768e:	3601      	adds	r6, #1
 8007690:	465c      	mov	r4, fp
 8007692:	4630      	mov	r0, r6
 8007694:	f7f8 ff46 	bl	8000524 <__aeabi_i2d>
 8007698:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800769c:	f7f8 ffac 	bl	80005f8 <__aeabi_dmul>
 80076a0:	4b65      	ldr	r3, [pc, #404]	@ (8007838 <_dtoa_r+0x590>)
 80076a2:	2200      	movs	r2, #0
 80076a4:	f7f8 fdf2 	bl	800028c <__adddf3>
 80076a8:	4605      	mov	r5, r0
 80076aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80076ae:	2c00      	cmp	r4, #0
 80076b0:	d16a      	bne.n	8007788 <_dtoa_r+0x4e0>
 80076b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076b6:	4b61      	ldr	r3, [pc, #388]	@ (800783c <_dtoa_r+0x594>)
 80076b8:	2200      	movs	r2, #0
 80076ba:	f7f8 fde5 	bl	8000288 <__aeabi_dsub>
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076c6:	462a      	mov	r2, r5
 80076c8:	4633      	mov	r3, r6
 80076ca:	f7f9 fa25 	bl	8000b18 <__aeabi_dcmpgt>
 80076ce:	2800      	cmp	r0, #0
 80076d0:	f040 8298 	bne.w	8007c04 <_dtoa_r+0x95c>
 80076d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076d8:	462a      	mov	r2, r5
 80076da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80076de:	f7f9 f9fd 	bl	8000adc <__aeabi_dcmplt>
 80076e2:	bb38      	cbnz	r0, 8007734 <_dtoa_r+0x48c>
 80076e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80076e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80076ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	f2c0 8157 	blt.w	80079a2 <_dtoa_r+0x6fa>
 80076f4:	2f0e      	cmp	r7, #14
 80076f6:	f300 8154 	bgt.w	80079a2 <_dtoa_r+0x6fa>
 80076fa:	4b4b      	ldr	r3, [pc, #300]	@ (8007828 <_dtoa_r+0x580>)
 80076fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007700:	ed93 7b00 	vldr	d7, [r3]
 8007704:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007706:	2b00      	cmp	r3, #0
 8007708:	ed8d 7b00 	vstr	d7, [sp]
 800770c:	f280 80e5 	bge.w	80078da <_dtoa_r+0x632>
 8007710:	9b03      	ldr	r3, [sp, #12]
 8007712:	2b00      	cmp	r3, #0
 8007714:	f300 80e1 	bgt.w	80078da <_dtoa_r+0x632>
 8007718:	d10c      	bne.n	8007734 <_dtoa_r+0x48c>
 800771a:	4b48      	ldr	r3, [pc, #288]	@ (800783c <_dtoa_r+0x594>)
 800771c:	2200      	movs	r2, #0
 800771e:	ec51 0b17 	vmov	r0, r1, d7
 8007722:	f7f8 ff69 	bl	80005f8 <__aeabi_dmul>
 8007726:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800772a:	f7f9 f9eb 	bl	8000b04 <__aeabi_dcmpge>
 800772e:	2800      	cmp	r0, #0
 8007730:	f000 8266 	beq.w	8007c00 <_dtoa_r+0x958>
 8007734:	2400      	movs	r4, #0
 8007736:	4625      	mov	r5, r4
 8007738:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800773a:	4656      	mov	r6, sl
 800773c:	ea6f 0803 	mvn.w	r8, r3
 8007740:	2700      	movs	r7, #0
 8007742:	4621      	mov	r1, r4
 8007744:	4648      	mov	r0, r9
 8007746:	f000 fcbf 	bl	80080c8 <_Bfree>
 800774a:	2d00      	cmp	r5, #0
 800774c:	f000 80bd 	beq.w	80078ca <_dtoa_r+0x622>
 8007750:	b12f      	cbz	r7, 800775e <_dtoa_r+0x4b6>
 8007752:	42af      	cmp	r7, r5
 8007754:	d003      	beq.n	800775e <_dtoa_r+0x4b6>
 8007756:	4639      	mov	r1, r7
 8007758:	4648      	mov	r0, r9
 800775a:	f000 fcb5 	bl	80080c8 <_Bfree>
 800775e:	4629      	mov	r1, r5
 8007760:	4648      	mov	r0, r9
 8007762:	f000 fcb1 	bl	80080c8 <_Bfree>
 8007766:	e0b0      	b.n	80078ca <_dtoa_r+0x622>
 8007768:	07e2      	lsls	r2, r4, #31
 800776a:	d505      	bpl.n	8007778 <_dtoa_r+0x4d0>
 800776c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007770:	f7f8 ff42 	bl	80005f8 <__aeabi_dmul>
 8007774:	3601      	adds	r6, #1
 8007776:	2301      	movs	r3, #1
 8007778:	1064      	asrs	r4, r4, #1
 800777a:	3508      	adds	r5, #8
 800777c:	e762      	b.n	8007644 <_dtoa_r+0x39c>
 800777e:	2602      	movs	r6, #2
 8007780:	e765      	b.n	800764e <_dtoa_r+0x3a6>
 8007782:	9c03      	ldr	r4, [sp, #12]
 8007784:	46b8      	mov	r8, r7
 8007786:	e784      	b.n	8007692 <_dtoa_r+0x3ea>
 8007788:	4b27      	ldr	r3, [pc, #156]	@ (8007828 <_dtoa_r+0x580>)
 800778a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800778c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007790:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007794:	4454      	add	r4, sl
 8007796:	2900      	cmp	r1, #0
 8007798:	d054      	beq.n	8007844 <_dtoa_r+0x59c>
 800779a:	4929      	ldr	r1, [pc, #164]	@ (8007840 <_dtoa_r+0x598>)
 800779c:	2000      	movs	r0, #0
 800779e:	f7f9 f855 	bl	800084c <__aeabi_ddiv>
 80077a2:	4633      	mov	r3, r6
 80077a4:	462a      	mov	r2, r5
 80077a6:	f7f8 fd6f 	bl	8000288 <__aeabi_dsub>
 80077aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80077ae:	4656      	mov	r6, sl
 80077b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077b4:	f7f9 f9d0 	bl	8000b58 <__aeabi_d2iz>
 80077b8:	4605      	mov	r5, r0
 80077ba:	f7f8 feb3 	bl	8000524 <__aeabi_i2d>
 80077be:	4602      	mov	r2, r0
 80077c0:	460b      	mov	r3, r1
 80077c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077c6:	f7f8 fd5f 	bl	8000288 <__aeabi_dsub>
 80077ca:	3530      	adds	r5, #48	@ 0x30
 80077cc:	4602      	mov	r2, r0
 80077ce:	460b      	mov	r3, r1
 80077d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077d4:	f806 5b01 	strb.w	r5, [r6], #1
 80077d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077dc:	f7f9 f97e 	bl	8000adc <__aeabi_dcmplt>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	d172      	bne.n	80078ca <_dtoa_r+0x622>
 80077e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077e8:	4911      	ldr	r1, [pc, #68]	@ (8007830 <_dtoa_r+0x588>)
 80077ea:	2000      	movs	r0, #0
 80077ec:	f7f8 fd4c 	bl	8000288 <__aeabi_dsub>
 80077f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077f4:	f7f9 f972 	bl	8000adc <__aeabi_dcmplt>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	f040 80b4 	bne.w	8007966 <_dtoa_r+0x6be>
 80077fe:	42a6      	cmp	r6, r4
 8007800:	f43f af70 	beq.w	80076e4 <_dtoa_r+0x43c>
 8007804:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007808:	4b0a      	ldr	r3, [pc, #40]	@ (8007834 <_dtoa_r+0x58c>)
 800780a:	2200      	movs	r2, #0
 800780c:	f7f8 fef4 	bl	80005f8 <__aeabi_dmul>
 8007810:	4b08      	ldr	r3, [pc, #32]	@ (8007834 <_dtoa_r+0x58c>)
 8007812:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007816:	2200      	movs	r2, #0
 8007818:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800781c:	f7f8 feec 	bl	80005f8 <__aeabi_dmul>
 8007820:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007824:	e7c4      	b.n	80077b0 <_dtoa_r+0x508>
 8007826:	bf00      	nop
 8007828:	08021930 	.word	0x08021930
 800782c:	08021908 	.word	0x08021908
 8007830:	3ff00000 	.word	0x3ff00000
 8007834:	40240000 	.word	0x40240000
 8007838:	401c0000 	.word	0x401c0000
 800783c:	40140000 	.word	0x40140000
 8007840:	3fe00000 	.word	0x3fe00000
 8007844:	4631      	mov	r1, r6
 8007846:	4628      	mov	r0, r5
 8007848:	f7f8 fed6 	bl	80005f8 <__aeabi_dmul>
 800784c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007850:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007852:	4656      	mov	r6, sl
 8007854:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007858:	f7f9 f97e 	bl	8000b58 <__aeabi_d2iz>
 800785c:	4605      	mov	r5, r0
 800785e:	f7f8 fe61 	bl	8000524 <__aeabi_i2d>
 8007862:	4602      	mov	r2, r0
 8007864:	460b      	mov	r3, r1
 8007866:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800786a:	f7f8 fd0d 	bl	8000288 <__aeabi_dsub>
 800786e:	3530      	adds	r5, #48	@ 0x30
 8007870:	f806 5b01 	strb.w	r5, [r6], #1
 8007874:	4602      	mov	r2, r0
 8007876:	460b      	mov	r3, r1
 8007878:	42a6      	cmp	r6, r4
 800787a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800787e:	f04f 0200 	mov.w	r2, #0
 8007882:	d124      	bne.n	80078ce <_dtoa_r+0x626>
 8007884:	4baf      	ldr	r3, [pc, #700]	@ (8007b44 <_dtoa_r+0x89c>)
 8007886:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800788a:	f7f8 fcff 	bl	800028c <__adddf3>
 800788e:	4602      	mov	r2, r0
 8007890:	460b      	mov	r3, r1
 8007892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007896:	f7f9 f93f 	bl	8000b18 <__aeabi_dcmpgt>
 800789a:	2800      	cmp	r0, #0
 800789c:	d163      	bne.n	8007966 <_dtoa_r+0x6be>
 800789e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078a2:	49a8      	ldr	r1, [pc, #672]	@ (8007b44 <_dtoa_r+0x89c>)
 80078a4:	2000      	movs	r0, #0
 80078a6:	f7f8 fcef 	bl	8000288 <__aeabi_dsub>
 80078aa:	4602      	mov	r2, r0
 80078ac:	460b      	mov	r3, r1
 80078ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078b2:	f7f9 f913 	bl	8000adc <__aeabi_dcmplt>
 80078b6:	2800      	cmp	r0, #0
 80078b8:	f43f af14 	beq.w	80076e4 <_dtoa_r+0x43c>
 80078bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80078be:	1e73      	subs	r3, r6, #1
 80078c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80078c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80078c6:	2b30      	cmp	r3, #48	@ 0x30
 80078c8:	d0f8      	beq.n	80078bc <_dtoa_r+0x614>
 80078ca:	4647      	mov	r7, r8
 80078cc:	e03b      	b.n	8007946 <_dtoa_r+0x69e>
 80078ce:	4b9e      	ldr	r3, [pc, #632]	@ (8007b48 <_dtoa_r+0x8a0>)
 80078d0:	f7f8 fe92 	bl	80005f8 <__aeabi_dmul>
 80078d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078d8:	e7bc      	b.n	8007854 <_dtoa_r+0x5ac>
 80078da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80078de:	4656      	mov	r6, sl
 80078e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078e4:	4620      	mov	r0, r4
 80078e6:	4629      	mov	r1, r5
 80078e8:	f7f8 ffb0 	bl	800084c <__aeabi_ddiv>
 80078ec:	f7f9 f934 	bl	8000b58 <__aeabi_d2iz>
 80078f0:	4680      	mov	r8, r0
 80078f2:	f7f8 fe17 	bl	8000524 <__aeabi_i2d>
 80078f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078fa:	f7f8 fe7d 	bl	80005f8 <__aeabi_dmul>
 80078fe:	4602      	mov	r2, r0
 8007900:	460b      	mov	r3, r1
 8007902:	4620      	mov	r0, r4
 8007904:	4629      	mov	r1, r5
 8007906:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800790a:	f7f8 fcbd 	bl	8000288 <__aeabi_dsub>
 800790e:	f806 4b01 	strb.w	r4, [r6], #1
 8007912:	9d03      	ldr	r5, [sp, #12]
 8007914:	eba6 040a 	sub.w	r4, r6, sl
 8007918:	42a5      	cmp	r5, r4
 800791a:	4602      	mov	r2, r0
 800791c:	460b      	mov	r3, r1
 800791e:	d133      	bne.n	8007988 <_dtoa_r+0x6e0>
 8007920:	f7f8 fcb4 	bl	800028c <__adddf3>
 8007924:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007928:	4604      	mov	r4, r0
 800792a:	460d      	mov	r5, r1
 800792c:	f7f9 f8f4 	bl	8000b18 <__aeabi_dcmpgt>
 8007930:	b9c0      	cbnz	r0, 8007964 <_dtoa_r+0x6bc>
 8007932:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007936:	4620      	mov	r0, r4
 8007938:	4629      	mov	r1, r5
 800793a:	f7f9 f8c5 	bl	8000ac8 <__aeabi_dcmpeq>
 800793e:	b110      	cbz	r0, 8007946 <_dtoa_r+0x69e>
 8007940:	f018 0f01 	tst.w	r8, #1
 8007944:	d10e      	bne.n	8007964 <_dtoa_r+0x6bc>
 8007946:	9902      	ldr	r1, [sp, #8]
 8007948:	4648      	mov	r0, r9
 800794a:	f000 fbbd 	bl	80080c8 <_Bfree>
 800794e:	2300      	movs	r3, #0
 8007950:	7033      	strb	r3, [r6, #0]
 8007952:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007954:	3701      	adds	r7, #1
 8007956:	601f      	str	r7, [r3, #0]
 8007958:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800795a:	2b00      	cmp	r3, #0
 800795c:	f000 824b 	beq.w	8007df6 <_dtoa_r+0xb4e>
 8007960:	601e      	str	r6, [r3, #0]
 8007962:	e248      	b.n	8007df6 <_dtoa_r+0xb4e>
 8007964:	46b8      	mov	r8, r7
 8007966:	4633      	mov	r3, r6
 8007968:	461e      	mov	r6, r3
 800796a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800796e:	2a39      	cmp	r2, #57	@ 0x39
 8007970:	d106      	bne.n	8007980 <_dtoa_r+0x6d8>
 8007972:	459a      	cmp	sl, r3
 8007974:	d1f8      	bne.n	8007968 <_dtoa_r+0x6c0>
 8007976:	2230      	movs	r2, #48	@ 0x30
 8007978:	f108 0801 	add.w	r8, r8, #1
 800797c:	f88a 2000 	strb.w	r2, [sl]
 8007980:	781a      	ldrb	r2, [r3, #0]
 8007982:	3201      	adds	r2, #1
 8007984:	701a      	strb	r2, [r3, #0]
 8007986:	e7a0      	b.n	80078ca <_dtoa_r+0x622>
 8007988:	4b6f      	ldr	r3, [pc, #444]	@ (8007b48 <_dtoa_r+0x8a0>)
 800798a:	2200      	movs	r2, #0
 800798c:	f7f8 fe34 	bl	80005f8 <__aeabi_dmul>
 8007990:	2200      	movs	r2, #0
 8007992:	2300      	movs	r3, #0
 8007994:	4604      	mov	r4, r0
 8007996:	460d      	mov	r5, r1
 8007998:	f7f9 f896 	bl	8000ac8 <__aeabi_dcmpeq>
 800799c:	2800      	cmp	r0, #0
 800799e:	d09f      	beq.n	80078e0 <_dtoa_r+0x638>
 80079a0:	e7d1      	b.n	8007946 <_dtoa_r+0x69e>
 80079a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079a4:	2a00      	cmp	r2, #0
 80079a6:	f000 80ea 	beq.w	8007b7e <_dtoa_r+0x8d6>
 80079aa:	9a07      	ldr	r2, [sp, #28]
 80079ac:	2a01      	cmp	r2, #1
 80079ae:	f300 80cd 	bgt.w	8007b4c <_dtoa_r+0x8a4>
 80079b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80079b4:	2a00      	cmp	r2, #0
 80079b6:	f000 80c1 	beq.w	8007b3c <_dtoa_r+0x894>
 80079ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80079be:	9c08      	ldr	r4, [sp, #32]
 80079c0:	9e00      	ldr	r6, [sp, #0]
 80079c2:	9a00      	ldr	r2, [sp, #0]
 80079c4:	441a      	add	r2, r3
 80079c6:	9200      	str	r2, [sp, #0]
 80079c8:	9a06      	ldr	r2, [sp, #24]
 80079ca:	2101      	movs	r1, #1
 80079cc:	441a      	add	r2, r3
 80079ce:	4648      	mov	r0, r9
 80079d0:	9206      	str	r2, [sp, #24]
 80079d2:	f000 fc77 	bl	80082c4 <__i2b>
 80079d6:	4605      	mov	r5, r0
 80079d8:	b166      	cbz	r6, 80079f4 <_dtoa_r+0x74c>
 80079da:	9b06      	ldr	r3, [sp, #24]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	dd09      	ble.n	80079f4 <_dtoa_r+0x74c>
 80079e0:	42b3      	cmp	r3, r6
 80079e2:	9a00      	ldr	r2, [sp, #0]
 80079e4:	bfa8      	it	ge
 80079e6:	4633      	movge	r3, r6
 80079e8:	1ad2      	subs	r2, r2, r3
 80079ea:	9200      	str	r2, [sp, #0]
 80079ec:	9a06      	ldr	r2, [sp, #24]
 80079ee:	1af6      	subs	r6, r6, r3
 80079f0:	1ad3      	subs	r3, r2, r3
 80079f2:	9306      	str	r3, [sp, #24]
 80079f4:	9b08      	ldr	r3, [sp, #32]
 80079f6:	b30b      	cbz	r3, 8007a3c <_dtoa_r+0x794>
 80079f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	f000 80c6 	beq.w	8007b8c <_dtoa_r+0x8e4>
 8007a00:	2c00      	cmp	r4, #0
 8007a02:	f000 80c0 	beq.w	8007b86 <_dtoa_r+0x8de>
 8007a06:	4629      	mov	r1, r5
 8007a08:	4622      	mov	r2, r4
 8007a0a:	4648      	mov	r0, r9
 8007a0c:	f000 fd12 	bl	8008434 <__pow5mult>
 8007a10:	9a02      	ldr	r2, [sp, #8]
 8007a12:	4601      	mov	r1, r0
 8007a14:	4605      	mov	r5, r0
 8007a16:	4648      	mov	r0, r9
 8007a18:	f000 fc6a 	bl	80082f0 <__multiply>
 8007a1c:	9902      	ldr	r1, [sp, #8]
 8007a1e:	4680      	mov	r8, r0
 8007a20:	4648      	mov	r0, r9
 8007a22:	f000 fb51 	bl	80080c8 <_Bfree>
 8007a26:	9b08      	ldr	r3, [sp, #32]
 8007a28:	1b1b      	subs	r3, r3, r4
 8007a2a:	9308      	str	r3, [sp, #32]
 8007a2c:	f000 80b1 	beq.w	8007b92 <_dtoa_r+0x8ea>
 8007a30:	9a08      	ldr	r2, [sp, #32]
 8007a32:	4641      	mov	r1, r8
 8007a34:	4648      	mov	r0, r9
 8007a36:	f000 fcfd 	bl	8008434 <__pow5mult>
 8007a3a:	9002      	str	r0, [sp, #8]
 8007a3c:	2101      	movs	r1, #1
 8007a3e:	4648      	mov	r0, r9
 8007a40:	f000 fc40 	bl	80082c4 <__i2b>
 8007a44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a46:	4604      	mov	r4, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	f000 81d8 	beq.w	8007dfe <_dtoa_r+0xb56>
 8007a4e:	461a      	mov	r2, r3
 8007a50:	4601      	mov	r1, r0
 8007a52:	4648      	mov	r0, r9
 8007a54:	f000 fcee 	bl	8008434 <__pow5mult>
 8007a58:	9b07      	ldr	r3, [sp, #28]
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	f300 809f 	bgt.w	8007ba0 <_dtoa_r+0x8f8>
 8007a62:	9b04      	ldr	r3, [sp, #16]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	f040 8097 	bne.w	8007b98 <_dtoa_r+0x8f0>
 8007a6a:	9b05      	ldr	r3, [sp, #20]
 8007a6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f040 8093 	bne.w	8007b9c <_dtoa_r+0x8f4>
 8007a76:	9b05      	ldr	r3, [sp, #20]
 8007a78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a7c:	0d1b      	lsrs	r3, r3, #20
 8007a7e:	051b      	lsls	r3, r3, #20
 8007a80:	b133      	cbz	r3, 8007a90 <_dtoa_r+0x7e8>
 8007a82:	9b00      	ldr	r3, [sp, #0]
 8007a84:	3301      	adds	r3, #1
 8007a86:	9300      	str	r3, [sp, #0]
 8007a88:	9b06      	ldr	r3, [sp, #24]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	9306      	str	r3, [sp, #24]
 8007a8e:	2301      	movs	r3, #1
 8007a90:	9308      	str	r3, [sp, #32]
 8007a92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	f000 81b8 	beq.w	8007e0a <_dtoa_r+0xb62>
 8007a9a:	6923      	ldr	r3, [r4, #16]
 8007a9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007aa0:	6918      	ldr	r0, [r3, #16]
 8007aa2:	f000 fbc3 	bl	800822c <__hi0bits>
 8007aa6:	f1c0 0020 	rsb	r0, r0, #32
 8007aaa:	9b06      	ldr	r3, [sp, #24]
 8007aac:	4418      	add	r0, r3
 8007aae:	f010 001f 	ands.w	r0, r0, #31
 8007ab2:	f000 8082 	beq.w	8007bba <_dtoa_r+0x912>
 8007ab6:	f1c0 0320 	rsb	r3, r0, #32
 8007aba:	2b04      	cmp	r3, #4
 8007abc:	dd73      	ble.n	8007ba6 <_dtoa_r+0x8fe>
 8007abe:	9b00      	ldr	r3, [sp, #0]
 8007ac0:	f1c0 001c 	rsb	r0, r0, #28
 8007ac4:	4403      	add	r3, r0
 8007ac6:	9300      	str	r3, [sp, #0]
 8007ac8:	9b06      	ldr	r3, [sp, #24]
 8007aca:	4403      	add	r3, r0
 8007acc:	4406      	add	r6, r0
 8007ace:	9306      	str	r3, [sp, #24]
 8007ad0:	9b00      	ldr	r3, [sp, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	dd05      	ble.n	8007ae2 <_dtoa_r+0x83a>
 8007ad6:	9902      	ldr	r1, [sp, #8]
 8007ad8:	461a      	mov	r2, r3
 8007ada:	4648      	mov	r0, r9
 8007adc:	f000 fd04 	bl	80084e8 <__lshift>
 8007ae0:	9002      	str	r0, [sp, #8]
 8007ae2:	9b06      	ldr	r3, [sp, #24]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	dd05      	ble.n	8007af4 <_dtoa_r+0x84c>
 8007ae8:	4621      	mov	r1, r4
 8007aea:	461a      	mov	r2, r3
 8007aec:	4648      	mov	r0, r9
 8007aee:	f000 fcfb 	bl	80084e8 <__lshift>
 8007af2:	4604      	mov	r4, r0
 8007af4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d061      	beq.n	8007bbe <_dtoa_r+0x916>
 8007afa:	9802      	ldr	r0, [sp, #8]
 8007afc:	4621      	mov	r1, r4
 8007afe:	f000 fd5f 	bl	80085c0 <__mcmp>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	da5b      	bge.n	8007bbe <_dtoa_r+0x916>
 8007b06:	2300      	movs	r3, #0
 8007b08:	9902      	ldr	r1, [sp, #8]
 8007b0a:	220a      	movs	r2, #10
 8007b0c:	4648      	mov	r0, r9
 8007b0e:	f000 fafd 	bl	800810c <__multadd>
 8007b12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b14:	9002      	str	r0, [sp, #8]
 8007b16:	f107 38ff 	add.w	r8, r7, #4294967295
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	f000 8177 	beq.w	8007e0e <_dtoa_r+0xb66>
 8007b20:	4629      	mov	r1, r5
 8007b22:	2300      	movs	r3, #0
 8007b24:	220a      	movs	r2, #10
 8007b26:	4648      	mov	r0, r9
 8007b28:	f000 faf0 	bl	800810c <__multadd>
 8007b2c:	f1bb 0f00 	cmp.w	fp, #0
 8007b30:	4605      	mov	r5, r0
 8007b32:	dc6f      	bgt.n	8007c14 <_dtoa_r+0x96c>
 8007b34:	9b07      	ldr	r3, [sp, #28]
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	dc49      	bgt.n	8007bce <_dtoa_r+0x926>
 8007b3a:	e06b      	b.n	8007c14 <_dtoa_r+0x96c>
 8007b3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007b42:	e73c      	b.n	80079be <_dtoa_r+0x716>
 8007b44:	3fe00000 	.word	0x3fe00000
 8007b48:	40240000 	.word	0x40240000
 8007b4c:	9b03      	ldr	r3, [sp, #12]
 8007b4e:	1e5c      	subs	r4, r3, #1
 8007b50:	9b08      	ldr	r3, [sp, #32]
 8007b52:	42a3      	cmp	r3, r4
 8007b54:	db09      	blt.n	8007b6a <_dtoa_r+0x8c2>
 8007b56:	1b1c      	subs	r4, r3, r4
 8007b58:	9b03      	ldr	r3, [sp, #12]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f6bf af30 	bge.w	80079c0 <_dtoa_r+0x718>
 8007b60:	9b00      	ldr	r3, [sp, #0]
 8007b62:	9a03      	ldr	r2, [sp, #12]
 8007b64:	1a9e      	subs	r6, r3, r2
 8007b66:	2300      	movs	r3, #0
 8007b68:	e72b      	b.n	80079c2 <_dtoa_r+0x71a>
 8007b6a:	9b08      	ldr	r3, [sp, #32]
 8007b6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b6e:	9408      	str	r4, [sp, #32]
 8007b70:	1ae3      	subs	r3, r4, r3
 8007b72:	441a      	add	r2, r3
 8007b74:	9e00      	ldr	r6, [sp, #0]
 8007b76:	9b03      	ldr	r3, [sp, #12]
 8007b78:	920d      	str	r2, [sp, #52]	@ 0x34
 8007b7a:	2400      	movs	r4, #0
 8007b7c:	e721      	b.n	80079c2 <_dtoa_r+0x71a>
 8007b7e:	9c08      	ldr	r4, [sp, #32]
 8007b80:	9e00      	ldr	r6, [sp, #0]
 8007b82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007b84:	e728      	b.n	80079d8 <_dtoa_r+0x730>
 8007b86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007b8a:	e751      	b.n	8007a30 <_dtoa_r+0x788>
 8007b8c:	9a08      	ldr	r2, [sp, #32]
 8007b8e:	9902      	ldr	r1, [sp, #8]
 8007b90:	e750      	b.n	8007a34 <_dtoa_r+0x78c>
 8007b92:	f8cd 8008 	str.w	r8, [sp, #8]
 8007b96:	e751      	b.n	8007a3c <_dtoa_r+0x794>
 8007b98:	2300      	movs	r3, #0
 8007b9a:	e779      	b.n	8007a90 <_dtoa_r+0x7e8>
 8007b9c:	9b04      	ldr	r3, [sp, #16]
 8007b9e:	e777      	b.n	8007a90 <_dtoa_r+0x7e8>
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	9308      	str	r3, [sp, #32]
 8007ba4:	e779      	b.n	8007a9a <_dtoa_r+0x7f2>
 8007ba6:	d093      	beq.n	8007ad0 <_dtoa_r+0x828>
 8007ba8:	9a00      	ldr	r2, [sp, #0]
 8007baa:	331c      	adds	r3, #28
 8007bac:	441a      	add	r2, r3
 8007bae:	9200      	str	r2, [sp, #0]
 8007bb0:	9a06      	ldr	r2, [sp, #24]
 8007bb2:	441a      	add	r2, r3
 8007bb4:	441e      	add	r6, r3
 8007bb6:	9206      	str	r2, [sp, #24]
 8007bb8:	e78a      	b.n	8007ad0 <_dtoa_r+0x828>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	e7f4      	b.n	8007ba8 <_dtoa_r+0x900>
 8007bbe:	9b03      	ldr	r3, [sp, #12]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	46b8      	mov	r8, r7
 8007bc4:	dc20      	bgt.n	8007c08 <_dtoa_r+0x960>
 8007bc6:	469b      	mov	fp, r3
 8007bc8:	9b07      	ldr	r3, [sp, #28]
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	dd1e      	ble.n	8007c0c <_dtoa_r+0x964>
 8007bce:	f1bb 0f00 	cmp.w	fp, #0
 8007bd2:	f47f adb1 	bne.w	8007738 <_dtoa_r+0x490>
 8007bd6:	4621      	mov	r1, r4
 8007bd8:	465b      	mov	r3, fp
 8007bda:	2205      	movs	r2, #5
 8007bdc:	4648      	mov	r0, r9
 8007bde:	f000 fa95 	bl	800810c <__multadd>
 8007be2:	4601      	mov	r1, r0
 8007be4:	4604      	mov	r4, r0
 8007be6:	9802      	ldr	r0, [sp, #8]
 8007be8:	f000 fcea 	bl	80085c0 <__mcmp>
 8007bec:	2800      	cmp	r0, #0
 8007bee:	f77f ada3 	ble.w	8007738 <_dtoa_r+0x490>
 8007bf2:	4656      	mov	r6, sl
 8007bf4:	2331      	movs	r3, #49	@ 0x31
 8007bf6:	f806 3b01 	strb.w	r3, [r6], #1
 8007bfa:	f108 0801 	add.w	r8, r8, #1
 8007bfe:	e59f      	b.n	8007740 <_dtoa_r+0x498>
 8007c00:	9c03      	ldr	r4, [sp, #12]
 8007c02:	46b8      	mov	r8, r7
 8007c04:	4625      	mov	r5, r4
 8007c06:	e7f4      	b.n	8007bf2 <_dtoa_r+0x94a>
 8007c08:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007c0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f000 8101 	beq.w	8007e16 <_dtoa_r+0xb6e>
 8007c14:	2e00      	cmp	r6, #0
 8007c16:	dd05      	ble.n	8007c24 <_dtoa_r+0x97c>
 8007c18:	4629      	mov	r1, r5
 8007c1a:	4632      	mov	r2, r6
 8007c1c:	4648      	mov	r0, r9
 8007c1e:	f000 fc63 	bl	80084e8 <__lshift>
 8007c22:	4605      	mov	r5, r0
 8007c24:	9b08      	ldr	r3, [sp, #32]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d05c      	beq.n	8007ce4 <_dtoa_r+0xa3c>
 8007c2a:	6869      	ldr	r1, [r5, #4]
 8007c2c:	4648      	mov	r0, r9
 8007c2e:	f000 fa0b 	bl	8008048 <_Balloc>
 8007c32:	4606      	mov	r6, r0
 8007c34:	b928      	cbnz	r0, 8007c42 <_dtoa_r+0x99a>
 8007c36:	4b82      	ldr	r3, [pc, #520]	@ (8007e40 <_dtoa_r+0xb98>)
 8007c38:	4602      	mov	r2, r0
 8007c3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007c3e:	f7ff bb4a 	b.w	80072d6 <_dtoa_r+0x2e>
 8007c42:	692a      	ldr	r2, [r5, #16]
 8007c44:	3202      	adds	r2, #2
 8007c46:	0092      	lsls	r2, r2, #2
 8007c48:	f105 010c 	add.w	r1, r5, #12
 8007c4c:	300c      	adds	r0, #12
 8007c4e:	f7ff fa8c 	bl	800716a <memcpy>
 8007c52:	2201      	movs	r2, #1
 8007c54:	4631      	mov	r1, r6
 8007c56:	4648      	mov	r0, r9
 8007c58:	f000 fc46 	bl	80084e8 <__lshift>
 8007c5c:	f10a 0301 	add.w	r3, sl, #1
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	eb0a 030b 	add.w	r3, sl, fp
 8007c66:	9308      	str	r3, [sp, #32]
 8007c68:	9b04      	ldr	r3, [sp, #16]
 8007c6a:	f003 0301 	and.w	r3, r3, #1
 8007c6e:	462f      	mov	r7, r5
 8007c70:	9306      	str	r3, [sp, #24]
 8007c72:	4605      	mov	r5, r0
 8007c74:	9b00      	ldr	r3, [sp, #0]
 8007c76:	9802      	ldr	r0, [sp, #8]
 8007c78:	4621      	mov	r1, r4
 8007c7a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007c7e:	f7ff fa89 	bl	8007194 <quorem>
 8007c82:	4603      	mov	r3, r0
 8007c84:	3330      	adds	r3, #48	@ 0x30
 8007c86:	9003      	str	r0, [sp, #12]
 8007c88:	4639      	mov	r1, r7
 8007c8a:	9802      	ldr	r0, [sp, #8]
 8007c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c8e:	f000 fc97 	bl	80085c0 <__mcmp>
 8007c92:	462a      	mov	r2, r5
 8007c94:	9004      	str	r0, [sp, #16]
 8007c96:	4621      	mov	r1, r4
 8007c98:	4648      	mov	r0, r9
 8007c9a:	f000 fcad 	bl	80085f8 <__mdiff>
 8007c9e:	68c2      	ldr	r2, [r0, #12]
 8007ca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ca2:	4606      	mov	r6, r0
 8007ca4:	bb02      	cbnz	r2, 8007ce8 <_dtoa_r+0xa40>
 8007ca6:	4601      	mov	r1, r0
 8007ca8:	9802      	ldr	r0, [sp, #8]
 8007caa:	f000 fc89 	bl	80085c0 <__mcmp>
 8007cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	4631      	mov	r1, r6
 8007cb4:	4648      	mov	r0, r9
 8007cb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007cb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cba:	f000 fa05 	bl	80080c8 <_Bfree>
 8007cbe:	9b07      	ldr	r3, [sp, #28]
 8007cc0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007cc2:	9e00      	ldr	r6, [sp, #0]
 8007cc4:	ea42 0103 	orr.w	r1, r2, r3
 8007cc8:	9b06      	ldr	r3, [sp, #24]
 8007cca:	4319      	orrs	r1, r3
 8007ccc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cce:	d10d      	bne.n	8007cec <_dtoa_r+0xa44>
 8007cd0:	2b39      	cmp	r3, #57	@ 0x39
 8007cd2:	d027      	beq.n	8007d24 <_dtoa_r+0xa7c>
 8007cd4:	9a04      	ldr	r2, [sp, #16]
 8007cd6:	2a00      	cmp	r2, #0
 8007cd8:	dd01      	ble.n	8007cde <_dtoa_r+0xa36>
 8007cda:	9b03      	ldr	r3, [sp, #12]
 8007cdc:	3331      	adds	r3, #49	@ 0x31
 8007cde:	f88b 3000 	strb.w	r3, [fp]
 8007ce2:	e52e      	b.n	8007742 <_dtoa_r+0x49a>
 8007ce4:	4628      	mov	r0, r5
 8007ce6:	e7b9      	b.n	8007c5c <_dtoa_r+0x9b4>
 8007ce8:	2201      	movs	r2, #1
 8007cea:	e7e2      	b.n	8007cb2 <_dtoa_r+0xa0a>
 8007cec:	9904      	ldr	r1, [sp, #16]
 8007cee:	2900      	cmp	r1, #0
 8007cf0:	db04      	blt.n	8007cfc <_dtoa_r+0xa54>
 8007cf2:	9807      	ldr	r0, [sp, #28]
 8007cf4:	4301      	orrs	r1, r0
 8007cf6:	9806      	ldr	r0, [sp, #24]
 8007cf8:	4301      	orrs	r1, r0
 8007cfa:	d120      	bne.n	8007d3e <_dtoa_r+0xa96>
 8007cfc:	2a00      	cmp	r2, #0
 8007cfe:	ddee      	ble.n	8007cde <_dtoa_r+0xa36>
 8007d00:	9902      	ldr	r1, [sp, #8]
 8007d02:	9300      	str	r3, [sp, #0]
 8007d04:	2201      	movs	r2, #1
 8007d06:	4648      	mov	r0, r9
 8007d08:	f000 fbee 	bl	80084e8 <__lshift>
 8007d0c:	4621      	mov	r1, r4
 8007d0e:	9002      	str	r0, [sp, #8]
 8007d10:	f000 fc56 	bl	80085c0 <__mcmp>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	9b00      	ldr	r3, [sp, #0]
 8007d18:	dc02      	bgt.n	8007d20 <_dtoa_r+0xa78>
 8007d1a:	d1e0      	bne.n	8007cde <_dtoa_r+0xa36>
 8007d1c:	07da      	lsls	r2, r3, #31
 8007d1e:	d5de      	bpl.n	8007cde <_dtoa_r+0xa36>
 8007d20:	2b39      	cmp	r3, #57	@ 0x39
 8007d22:	d1da      	bne.n	8007cda <_dtoa_r+0xa32>
 8007d24:	2339      	movs	r3, #57	@ 0x39
 8007d26:	f88b 3000 	strb.w	r3, [fp]
 8007d2a:	4633      	mov	r3, r6
 8007d2c:	461e      	mov	r6, r3
 8007d2e:	3b01      	subs	r3, #1
 8007d30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007d34:	2a39      	cmp	r2, #57	@ 0x39
 8007d36:	d04e      	beq.n	8007dd6 <_dtoa_r+0xb2e>
 8007d38:	3201      	adds	r2, #1
 8007d3a:	701a      	strb	r2, [r3, #0]
 8007d3c:	e501      	b.n	8007742 <_dtoa_r+0x49a>
 8007d3e:	2a00      	cmp	r2, #0
 8007d40:	dd03      	ble.n	8007d4a <_dtoa_r+0xaa2>
 8007d42:	2b39      	cmp	r3, #57	@ 0x39
 8007d44:	d0ee      	beq.n	8007d24 <_dtoa_r+0xa7c>
 8007d46:	3301      	adds	r3, #1
 8007d48:	e7c9      	b.n	8007cde <_dtoa_r+0xa36>
 8007d4a:	9a00      	ldr	r2, [sp, #0]
 8007d4c:	9908      	ldr	r1, [sp, #32]
 8007d4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007d52:	428a      	cmp	r2, r1
 8007d54:	d028      	beq.n	8007da8 <_dtoa_r+0xb00>
 8007d56:	9902      	ldr	r1, [sp, #8]
 8007d58:	2300      	movs	r3, #0
 8007d5a:	220a      	movs	r2, #10
 8007d5c:	4648      	mov	r0, r9
 8007d5e:	f000 f9d5 	bl	800810c <__multadd>
 8007d62:	42af      	cmp	r7, r5
 8007d64:	9002      	str	r0, [sp, #8]
 8007d66:	f04f 0300 	mov.w	r3, #0
 8007d6a:	f04f 020a 	mov.w	r2, #10
 8007d6e:	4639      	mov	r1, r7
 8007d70:	4648      	mov	r0, r9
 8007d72:	d107      	bne.n	8007d84 <_dtoa_r+0xadc>
 8007d74:	f000 f9ca 	bl	800810c <__multadd>
 8007d78:	4607      	mov	r7, r0
 8007d7a:	4605      	mov	r5, r0
 8007d7c:	9b00      	ldr	r3, [sp, #0]
 8007d7e:	3301      	adds	r3, #1
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	e777      	b.n	8007c74 <_dtoa_r+0x9cc>
 8007d84:	f000 f9c2 	bl	800810c <__multadd>
 8007d88:	4629      	mov	r1, r5
 8007d8a:	4607      	mov	r7, r0
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	220a      	movs	r2, #10
 8007d90:	4648      	mov	r0, r9
 8007d92:	f000 f9bb 	bl	800810c <__multadd>
 8007d96:	4605      	mov	r5, r0
 8007d98:	e7f0      	b.n	8007d7c <_dtoa_r+0xad4>
 8007d9a:	f1bb 0f00 	cmp.w	fp, #0
 8007d9e:	bfcc      	ite	gt
 8007da0:	465e      	movgt	r6, fp
 8007da2:	2601      	movle	r6, #1
 8007da4:	4456      	add	r6, sl
 8007da6:	2700      	movs	r7, #0
 8007da8:	9902      	ldr	r1, [sp, #8]
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	2201      	movs	r2, #1
 8007dae:	4648      	mov	r0, r9
 8007db0:	f000 fb9a 	bl	80084e8 <__lshift>
 8007db4:	4621      	mov	r1, r4
 8007db6:	9002      	str	r0, [sp, #8]
 8007db8:	f000 fc02 	bl	80085c0 <__mcmp>
 8007dbc:	2800      	cmp	r0, #0
 8007dbe:	dcb4      	bgt.n	8007d2a <_dtoa_r+0xa82>
 8007dc0:	d102      	bne.n	8007dc8 <_dtoa_r+0xb20>
 8007dc2:	9b00      	ldr	r3, [sp, #0]
 8007dc4:	07db      	lsls	r3, r3, #31
 8007dc6:	d4b0      	bmi.n	8007d2a <_dtoa_r+0xa82>
 8007dc8:	4633      	mov	r3, r6
 8007dca:	461e      	mov	r6, r3
 8007dcc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007dd0:	2a30      	cmp	r2, #48	@ 0x30
 8007dd2:	d0fa      	beq.n	8007dca <_dtoa_r+0xb22>
 8007dd4:	e4b5      	b.n	8007742 <_dtoa_r+0x49a>
 8007dd6:	459a      	cmp	sl, r3
 8007dd8:	d1a8      	bne.n	8007d2c <_dtoa_r+0xa84>
 8007dda:	2331      	movs	r3, #49	@ 0x31
 8007ddc:	f108 0801 	add.w	r8, r8, #1
 8007de0:	f88a 3000 	strb.w	r3, [sl]
 8007de4:	e4ad      	b.n	8007742 <_dtoa_r+0x49a>
 8007de6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007de8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007e44 <_dtoa_r+0xb9c>
 8007dec:	b11b      	cbz	r3, 8007df6 <_dtoa_r+0xb4e>
 8007dee:	f10a 0308 	add.w	r3, sl, #8
 8007df2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007df4:	6013      	str	r3, [r2, #0]
 8007df6:	4650      	mov	r0, sl
 8007df8:	b017      	add	sp, #92	@ 0x5c
 8007dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dfe:	9b07      	ldr	r3, [sp, #28]
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	f77f ae2e 	ble.w	8007a62 <_dtoa_r+0x7ba>
 8007e06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e08:	9308      	str	r3, [sp, #32]
 8007e0a:	2001      	movs	r0, #1
 8007e0c:	e64d      	b.n	8007aaa <_dtoa_r+0x802>
 8007e0e:	f1bb 0f00 	cmp.w	fp, #0
 8007e12:	f77f aed9 	ble.w	8007bc8 <_dtoa_r+0x920>
 8007e16:	4656      	mov	r6, sl
 8007e18:	9802      	ldr	r0, [sp, #8]
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	f7ff f9ba 	bl	8007194 <quorem>
 8007e20:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007e24:	f806 3b01 	strb.w	r3, [r6], #1
 8007e28:	eba6 020a 	sub.w	r2, r6, sl
 8007e2c:	4593      	cmp	fp, r2
 8007e2e:	ddb4      	ble.n	8007d9a <_dtoa_r+0xaf2>
 8007e30:	9902      	ldr	r1, [sp, #8]
 8007e32:	2300      	movs	r3, #0
 8007e34:	220a      	movs	r2, #10
 8007e36:	4648      	mov	r0, r9
 8007e38:	f000 f968 	bl	800810c <__multadd>
 8007e3c:	9002      	str	r0, [sp, #8]
 8007e3e:	e7eb      	b.n	8007e18 <_dtoa_r+0xb70>
 8007e40:	080217d5 	.word	0x080217d5
 8007e44:	08021759 	.word	0x08021759

08007e48 <_free_r>:
 8007e48:	b538      	push	{r3, r4, r5, lr}
 8007e4a:	4605      	mov	r5, r0
 8007e4c:	2900      	cmp	r1, #0
 8007e4e:	d041      	beq.n	8007ed4 <_free_r+0x8c>
 8007e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e54:	1f0c      	subs	r4, r1, #4
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	bfb8      	it	lt
 8007e5a:	18e4      	addlt	r4, r4, r3
 8007e5c:	f000 f8e8 	bl	8008030 <__malloc_lock>
 8007e60:	4a1d      	ldr	r2, [pc, #116]	@ (8007ed8 <_free_r+0x90>)
 8007e62:	6813      	ldr	r3, [r2, #0]
 8007e64:	b933      	cbnz	r3, 8007e74 <_free_r+0x2c>
 8007e66:	6063      	str	r3, [r4, #4]
 8007e68:	6014      	str	r4, [r2, #0]
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e70:	f000 b8e4 	b.w	800803c <__malloc_unlock>
 8007e74:	42a3      	cmp	r3, r4
 8007e76:	d908      	bls.n	8007e8a <_free_r+0x42>
 8007e78:	6820      	ldr	r0, [r4, #0]
 8007e7a:	1821      	adds	r1, r4, r0
 8007e7c:	428b      	cmp	r3, r1
 8007e7e:	bf01      	itttt	eq
 8007e80:	6819      	ldreq	r1, [r3, #0]
 8007e82:	685b      	ldreq	r3, [r3, #4]
 8007e84:	1809      	addeq	r1, r1, r0
 8007e86:	6021      	streq	r1, [r4, #0]
 8007e88:	e7ed      	b.n	8007e66 <_free_r+0x1e>
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	b10b      	cbz	r3, 8007e94 <_free_r+0x4c>
 8007e90:	42a3      	cmp	r3, r4
 8007e92:	d9fa      	bls.n	8007e8a <_free_r+0x42>
 8007e94:	6811      	ldr	r1, [r2, #0]
 8007e96:	1850      	adds	r0, r2, r1
 8007e98:	42a0      	cmp	r0, r4
 8007e9a:	d10b      	bne.n	8007eb4 <_free_r+0x6c>
 8007e9c:	6820      	ldr	r0, [r4, #0]
 8007e9e:	4401      	add	r1, r0
 8007ea0:	1850      	adds	r0, r2, r1
 8007ea2:	4283      	cmp	r3, r0
 8007ea4:	6011      	str	r1, [r2, #0]
 8007ea6:	d1e0      	bne.n	8007e6a <_free_r+0x22>
 8007ea8:	6818      	ldr	r0, [r3, #0]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	6053      	str	r3, [r2, #4]
 8007eae:	4408      	add	r0, r1
 8007eb0:	6010      	str	r0, [r2, #0]
 8007eb2:	e7da      	b.n	8007e6a <_free_r+0x22>
 8007eb4:	d902      	bls.n	8007ebc <_free_r+0x74>
 8007eb6:	230c      	movs	r3, #12
 8007eb8:	602b      	str	r3, [r5, #0]
 8007eba:	e7d6      	b.n	8007e6a <_free_r+0x22>
 8007ebc:	6820      	ldr	r0, [r4, #0]
 8007ebe:	1821      	adds	r1, r4, r0
 8007ec0:	428b      	cmp	r3, r1
 8007ec2:	bf04      	itt	eq
 8007ec4:	6819      	ldreq	r1, [r3, #0]
 8007ec6:	685b      	ldreq	r3, [r3, #4]
 8007ec8:	6063      	str	r3, [r4, #4]
 8007eca:	bf04      	itt	eq
 8007ecc:	1809      	addeq	r1, r1, r0
 8007ece:	6021      	streq	r1, [r4, #0]
 8007ed0:	6054      	str	r4, [r2, #4]
 8007ed2:	e7ca      	b.n	8007e6a <_free_r+0x22>
 8007ed4:	bd38      	pop	{r3, r4, r5, pc}
 8007ed6:	bf00      	nop
 8007ed8:	20000538 	.word	0x20000538

08007edc <malloc>:
 8007edc:	4b02      	ldr	r3, [pc, #8]	@ (8007ee8 <malloc+0xc>)
 8007ede:	4601      	mov	r1, r0
 8007ee0:	6818      	ldr	r0, [r3, #0]
 8007ee2:	f000 b825 	b.w	8007f30 <_malloc_r>
 8007ee6:	bf00      	nop
 8007ee8:	20000088 	.word	0x20000088

08007eec <sbrk_aligned>:
 8007eec:	b570      	push	{r4, r5, r6, lr}
 8007eee:	4e0f      	ldr	r6, [pc, #60]	@ (8007f2c <sbrk_aligned+0x40>)
 8007ef0:	460c      	mov	r4, r1
 8007ef2:	6831      	ldr	r1, [r6, #0]
 8007ef4:	4605      	mov	r5, r0
 8007ef6:	b911      	cbnz	r1, 8007efe <sbrk_aligned+0x12>
 8007ef8:	f001 fe04 	bl	8009b04 <_sbrk_r>
 8007efc:	6030      	str	r0, [r6, #0]
 8007efe:	4621      	mov	r1, r4
 8007f00:	4628      	mov	r0, r5
 8007f02:	f001 fdff 	bl	8009b04 <_sbrk_r>
 8007f06:	1c43      	adds	r3, r0, #1
 8007f08:	d103      	bne.n	8007f12 <sbrk_aligned+0x26>
 8007f0a:	f04f 34ff 	mov.w	r4, #4294967295
 8007f0e:	4620      	mov	r0, r4
 8007f10:	bd70      	pop	{r4, r5, r6, pc}
 8007f12:	1cc4      	adds	r4, r0, #3
 8007f14:	f024 0403 	bic.w	r4, r4, #3
 8007f18:	42a0      	cmp	r0, r4
 8007f1a:	d0f8      	beq.n	8007f0e <sbrk_aligned+0x22>
 8007f1c:	1a21      	subs	r1, r4, r0
 8007f1e:	4628      	mov	r0, r5
 8007f20:	f001 fdf0 	bl	8009b04 <_sbrk_r>
 8007f24:	3001      	adds	r0, #1
 8007f26:	d1f2      	bne.n	8007f0e <sbrk_aligned+0x22>
 8007f28:	e7ef      	b.n	8007f0a <sbrk_aligned+0x1e>
 8007f2a:	bf00      	nop
 8007f2c:	20000534 	.word	0x20000534

08007f30 <_malloc_r>:
 8007f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f34:	1ccd      	adds	r5, r1, #3
 8007f36:	f025 0503 	bic.w	r5, r5, #3
 8007f3a:	3508      	adds	r5, #8
 8007f3c:	2d0c      	cmp	r5, #12
 8007f3e:	bf38      	it	cc
 8007f40:	250c      	movcc	r5, #12
 8007f42:	2d00      	cmp	r5, #0
 8007f44:	4606      	mov	r6, r0
 8007f46:	db01      	blt.n	8007f4c <_malloc_r+0x1c>
 8007f48:	42a9      	cmp	r1, r5
 8007f4a:	d904      	bls.n	8007f56 <_malloc_r+0x26>
 8007f4c:	230c      	movs	r3, #12
 8007f4e:	6033      	str	r3, [r6, #0]
 8007f50:	2000      	movs	r0, #0
 8007f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800802c <_malloc_r+0xfc>
 8007f5a:	f000 f869 	bl	8008030 <__malloc_lock>
 8007f5e:	f8d8 3000 	ldr.w	r3, [r8]
 8007f62:	461c      	mov	r4, r3
 8007f64:	bb44      	cbnz	r4, 8007fb8 <_malloc_r+0x88>
 8007f66:	4629      	mov	r1, r5
 8007f68:	4630      	mov	r0, r6
 8007f6a:	f7ff ffbf 	bl	8007eec <sbrk_aligned>
 8007f6e:	1c43      	adds	r3, r0, #1
 8007f70:	4604      	mov	r4, r0
 8007f72:	d158      	bne.n	8008026 <_malloc_r+0xf6>
 8007f74:	f8d8 4000 	ldr.w	r4, [r8]
 8007f78:	4627      	mov	r7, r4
 8007f7a:	2f00      	cmp	r7, #0
 8007f7c:	d143      	bne.n	8008006 <_malloc_r+0xd6>
 8007f7e:	2c00      	cmp	r4, #0
 8007f80:	d04b      	beq.n	800801a <_malloc_r+0xea>
 8007f82:	6823      	ldr	r3, [r4, #0]
 8007f84:	4639      	mov	r1, r7
 8007f86:	4630      	mov	r0, r6
 8007f88:	eb04 0903 	add.w	r9, r4, r3
 8007f8c:	f001 fdba 	bl	8009b04 <_sbrk_r>
 8007f90:	4581      	cmp	r9, r0
 8007f92:	d142      	bne.n	800801a <_malloc_r+0xea>
 8007f94:	6821      	ldr	r1, [r4, #0]
 8007f96:	1a6d      	subs	r5, r5, r1
 8007f98:	4629      	mov	r1, r5
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	f7ff ffa6 	bl	8007eec <sbrk_aligned>
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	d03a      	beq.n	800801a <_malloc_r+0xea>
 8007fa4:	6823      	ldr	r3, [r4, #0]
 8007fa6:	442b      	add	r3, r5
 8007fa8:	6023      	str	r3, [r4, #0]
 8007faa:	f8d8 3000 	ldr.w	r3, [r8]
 8007fae:	685a      	ldr	r2, [r3, #4]
 8007fb0:	bb62      	cbnz	r2, 800800c <_malloc_r+0xdc>
 8007fb2:	f8c8 7000 	str.w	r7, [r8]
 8007fb6:	e00f      	b.n	8007fd8 <_malloc_r+0xa8>
 8007fb8:	6822      	ldr	r2, [r4, #0]
 8007fba:	1b52      	subs	r2, r2, r5
 8007fbc:	d420      	bmi.n	8008000 <_malloc_r+0xd0>
 8007fbe:	2a0b      	cmp	r2, #11
 8007fc0:	d917      	bls.n	8007ff2 <_malloc_r+0xc2>
 8007fc2:	1961      	adds	r1, r4, r5
 8007fc4:	42a3      	cmp	r3, r4
 8007fc6:	6025      	str	r5, [r4, #0]
 8007fc8:	bf18      	it	ne
 8007fca:	6059      	strne	r1, [r3, #4]
 8007fcc:	6863      	ldr	r3, [r4, #4]
 8007fce:	bf08      	it	eq
 8007fd0:	f8c8 1000 	streq.w	r1, [r8]
 8007fd4:	5162      	str	r2, [r4, r5]
 8007fd6:	604b      	str	r3, [r1, #4]
 8007fd8:	4630      	mov	r0, r6
 8007fda:	f000 f82f 	bl	800803c <__malloc_unlock>
 8007fde:	f104 000b 	add.w	r0, r4, #11
 8007fe2:	1d23      	adds	r3, r4, #4
 8007fe4:	f020 0007 	bic.w	r0, r0, #7
 8007fe8:	1ac2      	subs	r2, r0, r3
 8007fea:	bf1c      	itt	ne
 8007fec:	1a1b      	subne	r3, r3, r0
 8007fee:	50a3      	strne	r3, [r4, r2]
 8007ff0:	e7af      	b.n	8007f52 <_malloc_r+0x22>
 8007ff2:	6862      	ldr	r2, [r4, #4]
 8007ff4:	42a3      	cmp	r3, r4
 8007ff6:	bf0c      	ite	eq
 8007ff8:	f8c8 2000 	streq.w	r2, [r8]
 8007ffc:	605a      	strne	r2, [r3, #4]
 8007ffe:	e7eb      	b.n	8007fd8 <_malloc_r+0xa8>
 8008000:	4623      	mov	r3, r4
 8008002:	6864      	ldr	r4, [r4, #4]
 8008004:	e7ae      	b.n	8007f64 <_malloc_r+0x34>
 8008006:	463c      	mov	r4, r7
 8008008:	687f      	ldr	r7, [r7, #4]
 800800a:	e7b6      	b.n	8007f7a <_malloc_r+0x4a>
 800800c:	461a      	mov	r2, r3
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	42a3      	cmp	r3, r4
 8008012:	d1fb      	bne.n	800800c <_malloc_r+0xdc>
 8008014:	2300      	movs	r3, #0
 8008016:	6053      	str	r3, [r2, #4]
 8008018:	e7de      	b.n	8007fd8 <_malloc_r+0xa8>
 800801a:	230c      	movs	r3, #12
 800801c:	6033      	str	r3, [r6, #0]
 800801e:	4630      	mov	r0, r6
 8008020:	f000 f80c 	bl	800803c <__malloc_unlock>
 8008024:	e794      	b.n	8007f50 <_malloc_r+0x20>
 8008026:	6005      	str	r5, [r0, #0]
 8008028:	e7d6      	b.n	8007fd8 <_malloc_r+0xa8>
 800802a:	bf00      	nop
 800802c:	20000538 	.word	0x20000538

08008030 <__malloc_lock>:
 8008030:	4801      	ldr	r0, [pc, #4]	@ (8008038 <__malloc_lock+0x8>)
 8008032:	f7ff b898 	b.w	8007166 <__retarget_lock_acquire_recursive>
 8008036:	bf00      	nop
 8008038:	20000530 	.word	0x20000530

0800803c <__malloc_unlock>:
 800803c:	4801      	ldr	r0, [pc, #4]	@ (8008044 <__malloc_unlock+0x8>)
 800803e:	f7ff b893 	b.w	8007168 <__retarget_lock_release_recursive>
 8008042:	bf00      	nop
 8008044:	20000530 	.word	0x20000530

08008048 <_Balloc>:
 8008048:	b570      	push	{r4, r5, r6, lr}
 800804a:	69c6      	ldr	r6, [r0, #28]
 800804c:	4604      	mov	r4, r0
 800804e:	460d      	mov	r5, r1
 8008050:	b976      	cbnz	r6, 8008070 <_Balloc+0x28>
 8008052:	2010      	movs	r0, #16
 8008054:	f7ff ff42 	bl	8007edc <malloc>
 8008058:	4602      	mov	r2, r0
 800805a:	61e0      	str	r0, [r4, #28]
 800805c:	b920      	cbnz	r0, 8008068 <_Balloc+0x20>
 800805e:	4b18      	ldr	r3, [pc, #96]	@ (80080c0 <_Balloc+0x78>)
 8008060:	4818      	ldr	r0, [pc, #96]	@ (80080c4 <_Balloc+0x7c>)
 8008062:	216b      	movs	r1, #107	@ 0x6b
 8008064:	f001 fd68 	bl	8009b38 <__assert_func>
 8008068:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800806c:	6006      	str	r6, [r0, #0]
 800806e:	60c6      	str	r6, [r0, #12]
 8008070:	69e6      	ldr	r6, [r4, #28]
 8008072:	68f3      	ldr	r3, [r6, #12]
 8008074:	b183      	cbz	r3, 8008098 <_Balloc+0x50>
 8008076:	69e3      	ldr	r3, [r4, #28]
 8008078:	68db      	ldr	r3, [r3, #12]
 800807a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800807e:	b9b8      	cbnz	r0, 80080b0 <_Balloc+0x68>
 8008080:	2101      	movs	r1, #1
 8008082:	fa01 f605 	lsl.w	r6, r1, r5
 8008086:	1d72      	adds	r2, r6, #5
 8008088:	0092      	lsls	r2, r2, #2
 800808a:	4620      	mov	r0, r4
 800808c:	f001 fd72 	bl	8009b74 <_calloc_r>
 8008090:	b160      	cbz	r0, 80080ac <_Balloc+0x64>
 8008092:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008096:	e00e      	b.n	80080b6 <_Balloc+0x6e>
 8008098:	2221      	movs	r2, #33	@ 0x21
 800809a:	2104      	movs	r1, #4
 800809c:	4620      	mov	r0, r4
 800809e:	f001 fd69 	bl	8009b74 <_calloc_r>
 80080a2:	69e3      	ldr	r3, [r4, #28]
 80080a4:	60f0      	str	r0, [r6, #12]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1e4      	bne.n	8008076 <_Balloc+0x2e>
 80080ac:	2000      	movs	r0, #0
 80080ae:	bd70      	pop	{r4, r5, r6, pc}
 80080b0:	6802      	ldr	r2, [r0, #0]
 80080b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80080b6:	2300      	movs	r3, #0
 80080b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80080bc:	e7f7      	b.n	80080ae <_Balloc+0x66>
 80080be:	bf00      	nop
 80080c0:	08021766 	.word	0x08021766
 80080c4:	080217e6 	.word	0x080217e6

080080c8 <_Bfree>:
 80080c8:	b570      	push	{r4, r5, r6, lr}
 80080ca:	69c6      	ldr	r6, [r0, #28]
 80080cc:	4605      	mov	r5, r0
 80080ce:	460c      	mov	r4, r1
 80080d0:	b976      	cbnz	r6, 80080f0 <_Bfree+0x28>
 80080d2:	2010      	movs	r0, #16
 80080d4:	f7ff ff02 	bl	8007edc <malloc>
 80080d8:	4602      	mov	r2, r0
 80080da:	61e8      	str	r0, [r5, #28]
 80080dc:	b920      	cbnz	r0, 80080e8 <_Bfree+0x20>
 80080de:	4b09      	ldr	r3, [pc, #36]	@ (8008104 <_Bfree+0x3c>)
 80080e0:	4809      	ldr	r0, [pc, #36]	@ (8008108 <_Bfree+0x40>)
 80080e2:	218f      	movs	r1, #143	@ 0x8f
 80080e4:	f001 fd28 	bl	8009b38 <__assert_func>
 80080e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080ec:	6006      	str	r6, [r0, #0]
 80080ee:	60c6      	str	r6, [r0, #12]
 80080f0:	b13c      	cbz	r4, 8008102 <_Bfree+0x3a>
 80080f2:	69eb      	ldr	r3, [r5, #28]
 80080f4:	6862      	ldr	r2, [r4, #4]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80080fc:	6021      	str	r1, [r4, #0]
 80080fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008102:	bd70      	pop	{r4, r5, r6, pc}
 8008104:	08021766 	.word	0x08021766
 8008108:	080217e6 	.word	0x080217e6

0800810c <__multadd>:
 800810c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008110:	690d      	ldr	r5, [r1, #16]
 8008112:	4607      	mov	r7, r0
 8008114:	460c      	mov	r4, r1
 8008116:	461e      	mov	r6, r3
 8008118:	f101 0c14 	add.w	ip, r1, #20
 800811c:	2000      	movs	r0, #0
 800811e:	f8dc 3000 	ldr.w	r3, [ip]
 8008122:	b299      	uxth	r1, r3
 8008124:	fb02 6101 	mla	r1, r2, r1, r6
 8008128:	0c1e      	lsrs	r6, r3, #16
 800812a:	0c0b      	lsrs	r3, r1, #16
 800812c:	fb02 3306 	mla	r3, r2, r6, r3
 8008130:	b289      	uxth	r1, r1
 8008132:	3001      	adds	r0, #1
 8008134:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008138:	4285      	cmp	r5, r0
 800813a:	f84c 1b04 	str.w	r1, [ip], #4
 800813e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008142:	dcec      	bgt.n	800811e <__multadd+0x12>
 8008144:	b30e      	cbz	r6, 800818a <__multadd+0x7e>
 8008146:	68a3      	ldr	r3, [r4, #8]
 8008148:	42ab      	cmp	r3, r5
 800814a:	dc19      	bgt.n	8008180 <__multadd+0x74>
 800814c:	6861      	ldr	r1, [r4, #4]
 800814e:	4638      	mov	r0, r7
 8008150:	3101      	adds	r1, #1
 8008152:	f7ff ff79 	bl	8008048 <_Balloc>
 8008156:	4680      	mov	r8, r0
 8008158:	b928      	cbnz	r0, 8008166 <__multadd+0x5a>
 800815a:	4602      	mov	r2, r0
 800815c:	4b0c      	ldr	r3, [pc, #48]	@ (8008190 <__multadd+0x84>)
 800815e:	480d      	ldr	r0, [pc, #52]	@ (8008194 <__multadd+0x88>)
 8008160:	21ba      	movs	r1, #186	@ 0xba
 8008162:	f001 fce9 	bl	8009b38 <__assert_func>
 8008166:	6922      	ldr	r2, [r4, #16]
 8008168:	3202      	adds	r2, #2
 800816a:	f104 010c 	add.w	r1, r4, #12
 800816e:	0092      	lsls	r2, r2, #2
 8008170:	300c      	adds	r0, #12
 8008172:	f7fe fffa 	bl	800716a <memcpy>
 8008176:	4621      	mov	r1, r4
 8008178:	4638      	mov	r0, r7
 800817a:	f7ff ffa5 	bl	80080c8 <_Bfree>
 800817e:	4644      	mov	r4, r8
 8008180:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008184:	3501      	adds	r5, #1
 8008186:	615e      	str	r6, [r3, #20]
 8008188:	6125      	str	r5, [r4, #16]
 800818a:	4620      	mov	r0, r4
 800818c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008190:	080217d5 	.word	0x080217d5
 8008194:	080217e6 	.word	0x080217e6

08008198 <__s2b>:
 8008198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800819c:	460c      	mov	r4, r1
 800819e:	4615      	mov	r5, r2
 80081a0:	461f      	mov	r7, r3
 80081a2:	2209      	movs	r2, #9
 80081a4:	3308      	adds	r3, #8
 80081a6:	4606      	mov	r6, r0
 80081a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80081ac:	2100      	movs	r1, #0
 80081ae:	2201      	movs	r2, #1
 80081b0:	429a      	cmp	r2, r3
 80081b2:	db09      	blt.n	80081c8 <__s2b+0x30>
 80081b4:	4630      	mov	r0, r6
 80081b6:	f7ff ff47 	bl	8008048 <_Balloc>
 80081ba:	b940      	cbnz	r0, 80081ce <__s2b+0x36>
 80081bc:	4602      	mov	r2, r0
 80081be:	4b19      	ldr	r3, [pc, #100]	@ (8008224 <__s2b+0x8c>)
 80081c0:	4819      	ldr	r0, [pc, #100]	@ (8008228 <__s2b+0x90>)
 80081c2:	21d3      	movs	r1, #211	@ 0xd3
 80081c4:	f001 fcb8 	bl	8009b38 <__assert_func>
 80081c8:	0052      	lsls	r2, r2, #1
 80081ca:	3101      	adds	r1, #1
 80081cc:	e7f0      	b.n	80081b0 <__s2b+0x18>
 80081ce:	9b08      	ldr	r3, [sp, #32]
 80081d0:	6143      	str	r3, [r0, #20]
 80081d2:	2d09      	cmp	r5, #9
 80081d4:	f04f 0301 	mov.w	r3, #1
 80081d8:	6103      	str	r3, [r0, #16]
 80081da:	dd16      	ble.n	800820a <__s2b+0x72>
 80081dc:	f104 0909 	add.w	r9, r4, #9
 80081e0:	46c8      	mov	r8, r9
 80081e2:	442c      	add	r4, r5
 80081e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80081e8:	4601      	mov	r1, r0
 80081ea:	3b30      	subs	r3, #48	@ 0x30
 80081ec:	220a      	movs	r2, #10
 80081ee:	4630      	mov	r0, r6
 80081f0:	f7ff ff8c 	bl	800810c <__multadd>
 80081f4:	45a0      	cmp	r8, r4
 80081f6:	d1f5      	bne.n	80081e4 <__s2b+0x4c>
 80081f8:	f1a5 0408 	sub.w	r4, r5, #8
 80081fc:	444c      	add	r4, r9
 80081fe:	1b2d      	subs	r5, r5, r4
 8008200:	1963      	adds	r3, r4, r5
 8008202:	42bb      	cmp	r3, r7
 8008204:	db04      	blt.n	8008210 <__s2b+0x78>
 8008206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800820a:	340a      	adds	r4, #10
 800820c:	2509      	movs	r5, #9
 800820e:	e7f6      	b.n	80081fe <__s2b+0x66>
 8008210:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008214:	4601      	mov	r1, r0
 8008216:	3b30      	subs	r3, #48	@ 0x30
 8008218:	220a      	movs	r2, #10
 800821a:	4630      	mov	r0, r6
 800821c:	f7ff ff76 	bl	800810c <__multadd>
 8008220:	e7ee      	b.n	8008200 <__s2b+0x68>
 8008222:	bf00      	nop
 8008224:	080217d5 	.word	0x080217d5
 8008228:	080217e6 	.word	0x080217e6

0800822c <__hi0bits>:
 800822c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008230:	4603      	mov	r3, r0
 8008232:	bf36      	itet	cc
 8008234:	0403      	lslcc	r3, r0, #16
 8008236:	2000      	movcs	r0, #0
 8008238:	2010      	movcc	r0, #16
 800823a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800823e:	bf3c      	itt	cc
 8008240:	021b      	lslcc	r3, r3, #8
 8008242:	3008      	addcc	r0, #8
 8008244:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008248:	bf3c      	itt	cc
 800824a:	011b      	lslcc	r3, r3, #4
 800824c:	3004      	addcc	r0, #4
 800824e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008252:	bf3c      	itt	cc
 8008254:	009b      	lslcc	r3, r3, #2
 8008256:	3002      	addcc	r0, #2
 8008258:	2b00      	cmp	r3, #0
 800825a:	db05      	blt.n	8008268 <__hi0bits+0x3c>
 800825c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008260:	f100 0001 	add.w	r0, r0, #1
 8008264:	bf08      	it	eq
 8008266:	2020      	moveq	r0, #32
 8008268:	4770      	bx	lr

0800826a <__lo0bits>:
 800826a:	6803      	ldr	r3, [r0, #0]
 800826c:	4602      	mov	r2, r0
 800826e:	f013 0007 	ands.w	r0, r3, #7
 8008272:	d00b      	beq.n	800828c <__lo0bits+0x22>
 8008274:	07d9      	lsls	r1, r3, #31
 8008276:	d421      	bmi.n	80082bc <__lo0bits+0x52>
 8008278:	0798      	lsls	r0, r3, #30
 800827a:	bf49      	itett	mi
 800827c:	085b      	lsrmi	r3, r3, #1
 800827e:	089b      	lsrpl	r3, r3, #2
 8008280:	2001      	movmi	r0, #1
 8008282:	6013      	strmi	r3, [r2, #0]
 8008284:	bf5c      	itt	pl
 8008286:	6013      	strpl	r3, [r2, #0]
 8008288:	2002      	movpl	r0, #2
 800828a:	4770      	bx	lr
 800828c:	b299      	uxth	r1, r3
 800828e:	b909      	cbnz	r1, 8008294 <__lo0bits+0x2a>
 8008290:	0c1b      	lsrs	r3, r3, #16
 8008292:	2010      	movs	r0, #16
 8008294:	b2d9      	uxtb	r1, r3
 8008296:	b909      	cbnz	r1, 800829c <__lo0bits+0x32>
 8008298:	3008      	adds	r0, #8
 800829a:	0a1b      	lsrs	r3, r3, #8
 800829c:	0719      	lsls	r1, r3, #28
 800829e:	bf04      	itt	eq
 80082a0:	091b      	lsreq	r3, r3, #4
 80082a2:	3004      	addeq	r0, #4
 80082a4:	0799      	lsls	r1, r3, #30
 80082a6:	bf04      	itt	eq
 80082a8:	089b      	lsreq	r3, r3, #2
 80082aa:	3002      	addeq	r0, #2
 80082ac:	07d9      	lsls	r1, r3, #31
 80082ae:	d403      	bmi.n	80082b8 <__lo0bits+0x4e>
 80082b0:	085b      	lsrs	r3, r3, #1
 80082b2:	f100 0001 	add.w	r0, r0, #1
 80082b6:	d003      	beq.n	80082c0 <__lo0bits+0x56>
 80082b8:	6013      	str	r3, [r2, #0]
 80082ba:	4770      	bx	lr
 80082bc:	2000      	movs	r0, #0
 80082be:	4770      	bx	lr
 80082c0:	2020      	movs	r0, #32
 80082c2:	4770      	bx	lr

080082c4 <__i2b>:
 80082c4:	b510      	push	{r4, lr}
 80082c6:	460c      	mov	r4, r1
 80082c8:	2101      	movs	r1, #1
 80082ca:	f7ff febd 	bl	8008048 <_Balloc>
 80082ce:	4602      	mov	r2, r0
 80082d0:	b928      	cbnz	r0, 80082de <__i2b+0x1a>
 80082d2:	4b05      	ldr	r3, [pc, #20]	@ (80082e8 <__i2b+0x24>)
 80082d4:	4805      	ldr	r0, [pc, #20]	@ (80082ec <__i2b+0x28>)
 80082d6:	f240 1145 	movw	r1, #325	@ 0x145
 80082da:	f001 fc2d 	bl	8009b38 <__assert_func>
 80082de:	2301      	movs	r3, #1
 80082e0:	6144      	str	r4, [r0, #20]
 80082e2:	6103      	str	r3, [r0, #16]
 80082e4:	bd10      	pop	{r4, pc}
 80082e6:	bf00      	nop
 80082e8:	080217d5 	.word	0x080217d5
 80082ec:	080217e6 	.word	0x080217e6

080082f0 <__multiply>:
 80082f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f4:	4617      	mov	r7, r2
 80082f6:	690a      	ldr	r2, [r1, #16]
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	bfa8      	it	ge
 80082fe:	463b      	movge	r3, r7
 8008300:	4689      	mov	r9, r1
 8008302:	bfa4      	itt	ge
 8008304:	460f      	movge	r7, r1
 8008306:	4699      	movge	r9, r3
 8008308:	693d      	ldr	r5, [r7, #16]
 800830a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	6879      	ldr	r1, [r7, #4]
 8008312:	eb05 060a 	add.w	r6, r5, sl
 8008316:	42b3      	cmp	r3, r6
 8008318:	b085      	sub	sp, #20
 800831a:	bfb8      	it	lt
 800831c:	3101      	addlt	r1, #1
 800831e:	f7ff fe93 	bl	8008048 <_Balloc>
 8008322:	b930      	cbnz	r0, 8008332 <__multiply+0x42>
 8008324:	4602      	mov	r2, r0
 8008326:	4b41      	ldr	r3, [pc, #260]	@ (800842c <__multiply+0x13c>)
 8008328:	4841      	ldr	r0, [pc, #260]	@ (8008430 <__multiply+0x140>)
 800832a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800832e:	f001 fc03 	bl	8009b38 <__assert_func>
 8008332:	f100 0414 	add.w	r4, r0, #20
 8008336:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800833a:	4623      	mov	r3, r4
 800833c:	2200      	movs	r2, #0
 800833e:	4573      	cmp	r3, lr
 8008340:	d320      	bcc.n	8008384 <__multiply+0x94>
 8008342:	f107 0814 	add.w	r8, r7, #20
 8008346:	f109 0114 	add.w	r1, r9, #20
 800834a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800834e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008352:	9302      	str	r3, [sp, #8]
 8008354:	1beb      	subs	r3, r5, r7
 8008356:	3b15      	subs	r3, #21
 8008358:	f023 0303 	bic.w	r3, r3, #3
 800835c:	3304      	adds	r3, #4
 800835e:	3715      	adds	r7, #21
 8008360:	42bd      	cmp	r5, r7
 8008362:	bf38      	it	cc
 8008364:	2304      	movcc	r3, #4
 8008366:	9301      	str	r3, [sp, #4]
 8008368:	9b02      	ldr	r3, [sp, #8]
 800836a:	9103      	str	r1, [sp, #12]
 800836c:	428b      	cmp	r3, r1
 800836e:	d80c      	bhi.n	800838a <__multiply+0x9a>
 8008370:	2e00      	cmp	r6, #0
 8008372:	dd03      	ble.n	800837c <__multiply+0x8c>
 8008374:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008378:	2b00      	cmp	r3, #0
 800837a:	d055      	beq.n	8008428 <__multiply+0x138>
 800837c:	6106      	str	r6, [r0, #16]
 800837e:	b005      	add	sp, #20
 8008380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008384:	f843 2b04 	str.w	r2, [r3], #4
 8008388:	e7d9      	b.n	800833e <__multiply+0x4e>
 800838a:	f8b1 a000 	ldrh.w	sl, [r1]
 800838e:	f1ba 0f00 	cmp.w	sl, #0
 8008392:	d01f      	beq.n	80083d4 <__multiply+0xe4>
 8008394:	46c4      	mov	ip, r8
 8008396:	46a1      	mov	r9, r4
 8008398:	2700      	movs	r7, #0
 800839a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800839e:	f8d9 3000 	ldr.w	r3, [r9]
 80083a2:	fa1f fb82 	uxth.w	fp, r2
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	fb0a 330b 	mla	r3, sl, fp, r3
 80083ac:	443b      	add	r3, r7
 80083ae:	f8d9 7000 	ldr.w	r7, [r9]
 80083b2:	0c12      	lsrs	r2, r2, #16
 80083b4:	0c3f      	lsrs	r7, r7, #16
 80083b6:	fb0a 7202 	mla	r2, sl, r2, r7
 80083ba:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80083be:	b29b      	uxth	r3, r3
 80083c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083c4:	4565      	cmp	r5, ip
 80083c6:	f849 3b04 	str.w	r3, [r9], #4
 80083ca:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80083ce:	d8e4      	bhi.n	800839a <__multiply+0xaa>
 80083d0:	9b01      	ldr	r3, [sp, #4]
 80083d2:	50e7      	str	r7, [r4, r3]
 80083d4:	9b03      	ldr	r3, [sp, #12]
 80083d6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80083da:	3104      	adds	r1, #4
 80083dc:	f1b9 0f00 	cmp.w	r9, #0
 80083e0:	d020      	beq.n	8008424 <__multiply+0x134>
 80083e2:	6823      	ldr	r3, [r4, #0]
 80083e4:	4647      	mov	r7, r8
 80083e6:	46a4      	mov	ip, r4
 80083e8:	f04f 0a00 	mov.w	sl, #0
 80083ec:	f8b7 b000 	ldrh.w	fp, [r7]
 80083f0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80083f4:	fb09 220b 	mla	r2, r9, fp, r2
 80083f8:	4452      	add	r2, sl
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008400:	f84c 3b04 	str.w	r3, [ip], #4
 8008404:	f857 3b04 	ldr.w	r3, [r7], #4
 8008408:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800840c:	f8bc 3000 	ldrh.w	r3, [ip]
 8008410:	fb09 330a 	mla	r3, r9, sl, r3
 8008414:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008418:	42bd      	cmp	r5, r7
 800841a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800841e:	d8e5      	bhi.n	80083ec <__multiply+0xfc>
 8008420:	9a01      	ldr	r2, [sp, #4]
 8008422:	50a3      	str	r3, [r4, r2]
 8008424:	3404      	adds	r4, #4
 8008426:	e79f      	b.n	8008368 <__multiply+0x78>
 8008428:	3e01      	subs	r6, #1
 800842a:	e7a1      	b.n	8008370 <__multiply+0x80>
 800842c:	080217d5 	.word	0x080217d5
 8008430:	080217e6 	.word	0x080217e6

08008434 <__pow5mult>:
 8008434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008438:	4615      	mov	r5, r2
 800843a:	f012 0203 	ands.w	r2, r2, #3
 800843e:	4607      	mov	r7, r0
 8008440:	460e      	mov	r6, r1
 8008442:	d007      	beq.n	8008454 <__pow5mult+0x20>
 8008444:	4c25      	ldr	r4, [pc, #148]	@ (80084dc <__pow5mult+0xa8>)
 8008446:	3a01      	subs	r2, #1
 8008448:	2300      	movs	r3, #0
 800844a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800844e:	f7ff fe5d 	bl	800810c <__multadd>
 8008452:	4606      	mov	r6, r0
 8008454:	10ad      	asrs	r5, r5, #2
 8008456:	d03d      	beq.n	80084d4 <__pow5mult+0xa0>
 8008458:	69fc      	ldr	r4, [r7, #28]
 800845a:	b97c      	cbnz	r4, 800847c <__pow5mult+0x48>
 800845c:	2010      	movs	r0, #16
 800845e:	f7ff fd3d 	bl	8007edc <malloc>
 8008462:	4602      	mov	r2, r0
 8008464:	61f8      	str	r0, [r7, #28]
 8008466:	b928      	cbnz	r0, 8008474 <__pow5mult+0x40>
 8008468:	4b1d      	ldr	r3, [pc, #116]	@ (80084e0 <__pow5mult+0xac>)
 800846a:	481e      	ldr	r0, [pc, #120]	@ (80084e4 <__pow5mult+0xb0>)
 800846c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008470:	f001 fb62 	bl	8009b38 <__assert_func>
 8008474:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008478:	6004      	str	r4, [r0, #0]
 800847a:	60c4      	str	r4, [r0, #12]
 800847c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008480:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008484:	b94c      	cbnz	r4, 800849a <__pow5mult+0x66>
 8008486:	f240 2171 	movw	r1, #625	@ 0x271
 800848a:	4638      	mov	r0, r7
 800848c:	f7ff ff1a 	bl	80082c4 <__i2b>
 8008490:	2300      	movs	r3, #0
 8008492:	f8c8 0008 	str.w	r0, [r8, #8]
 8008496:	4604      	mov	r4, r0
 8008498:	6003      	str	r3, [r0, #0]
 800849a:	f04f 0900 	mov.w	r9, #0
 800849e:	07eb      	lsls	r3, r5, #31
 80084a0:	d50a      	bpl.n	80084b8 <__pow5mult+0x84>
 80084a2:	4631      	mov	r1, r6
 80084a4:	4622      	mov	r2, r4
 80084a6:	4638      	mov	r0, r7
 80084a8:	f7ff ff22 	bl	80082f0 <__multiply>
 80084ac:	4631      	mov	r1, r6
 80084ae:	4680      	mov	r8, r0
 80084b0:	4638      	mov	r0, r7
 80084b2:	f7ff fe09 	bl	80080c8 <_Bfree>
 80084b6:	4646      	mov	r6, r8
 80084b8:	106d      	asrs	r5, r5, #1
 80084ba:	d00b      	beq.n	80084d4 <__pow5mult+0xa0>
 80084bc:	6820      	ldr	r0, [r4, #0]
 80084be:	b938      	cbnz	r0, 80084d0 <__pow5mult+0x9c>
 80084c0:	4622      	mov	r2, r4
 80084c2:	4621      	mov	r1, r4
 80084c4:	4638      	mov	r0, r7
 80084c6:	f7ff ff13 	bl	80082f0 <__multiply>
 80084ca:	6020      	str	r0, [r4, #0]
 80084cc:	f8c0 9000 	str.w	r9, [r0]
 80084d0:	4604      	mov	r4, r0
 80084d2:	e7e4      	b.n	800849e <__pow5mult+0x6a>
 80084d4:	4630      	mov	r0, r6
 80084d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084da:	bf00      	nop
 80084dc:	080218f8 	.word	0x080218f8
 80084e0:	08021766 	.word	0x08021766
 80084e4:	080217e6 	.word	0x080217e6

080084e8 <__lshift>:
 80084e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084ec:	460c      	mov	r4, r1
 80084ee:	6849      	ldr	r1, [r1, #4]
 80084f0:	6923      	ldr	r3, [r4, #16]
 80084f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084f6:	68a3      	ldr	r3, [r4, #8]
 80084f8:	4607      	mov	r7, r0
 80084fa:	4691      	mov	r9, r2
 80084fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008500:	f108 0601 	add.w	r6, r8, #1
 8008504:	42b3      	cmp	r3, r6
 8008506:	db0b      	blt.n	8008520 <__lshift+0x38>
 8008508:	4638      	mov	r0, r7
 800850a:	f7ff fd9d 	bl	8008048 <_Balloc>
 800850e:	4605      	mov	r5, r0
 8008510:	b948      	cbnz	r0, 8008526 <__lshift+0x3e>
 8008512:	4602      	mov	r2, r0
 8008514:	4b28      	ldr	r3, [pc, #160]	@ (80085b8 <__lshift+0xd0>)
 8008516:	4829      	ldr	r0, [pc, #164]	@ (80085bc <__lshift+0xd4>)
 8008518:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800851c:	f001 fb0c 	bl	8009b38 <__assert_func>
 8008520:	3101      	adds	r1, #1
 8008522:	005b      	lsls	r3, r3, #1
 8008524:	e7ee      	b.n	8008504 <__lshift+0x1c>
 8008526:	2300      	movs	r3, #0
 8008528:	f100 0114 	add.w	r1, r0, #20
 800852c:	f100 0210 	add.w	r2, r0, #16
 8008530:	4618      	mov	r0, r3
 8008532:	4553      	cmp	r3, sl
 8008534:	db33      	blt.n	800859e <__lshift+0xb6>
 8008536:	6920      	ldr	r0, [r4, #16]
 8008538:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800853c:	f104 0314 	add.w	r3, r4, #20
 8008540:	f019 091f 	ands.w	r9, r9, #31
 8008544:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008548:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800854c:	d02b      	beq.n	80085a6 <__lshift+0xbe>
 800854e:	f1c9 0e20 	rsb	lr, r9, #32
 8008552:	468a      	mov	sl, r1
 8008554:	2200      	movs	r2, #0
 8008556:	6818      	ldr	r0, [r3, #0]
 8008558:	fa00 f009 	lsl.w	r0, r0, r9
 800855c:	4310      	orrs	r0, r2
 800855e:	f84a 0b04 	str.w	r0, [sl], #4
 8008562:	f853 2b04 	ldr.w	r2, [r3], #4
 8008566:	459c      	cmp	ip, r3
 8008568:	fa22 f20e 	lsr.w	r2, r2, lr
 800856c:	d8f3      	bhi.n	8008556 <__lshift+0x6e>
 800856e:	ebac 0304 	sub.w	r3, ip, r4
 8008572:	3b15      	subs	r3, #21
 8008574:	f023 0303 	bic.w	r3, r3, #3
 8008578:	3304      	adds	r3, #4
 800857a:	f104 0015 	add.w	r0, r4, #21
 800857e:	4560      	cmp	r0, ip
 8008580:	bf88      	it	hi
 8008582:	2304      	movhi	r3, #4
 8008584:	50ca      	str	r2, [r1, r3]
 8008586:	b10a      	cbz	r2, 800858c <__lshift+0xa4>
 8008588:	f108 0602 	add.w	r6, r8, #2
 800858c:	3e01      	subs	r6, #1
 800858e:	4638      	mov	r0, r7
 8008590:	612e      	str	r6, [r5, #16]
 8008592:	4621      	mov	r1, r4
 8008594:	f7ff fd98 	bl	80080c8 <_Bfree>
 8008598:	4628      	mov	r0, r5
 800859a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800859e:	f842 0f04 	str.w	r0, [r2, #4]!
 80085a2:	3301      	adds	r3, #1
 80085a4:	e7c5      	b.n	8008532 <__lshift+0x4a>
 80085a6:	3904      	subs	r1, #4
 80085a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80085ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80085b0:	459c      	cmp	ip, r3
 80085b2:	d8f9      	bhi.n	80085a8 <__lshift+0xc0>
 80085b4:	e7ea      	b.n	800858c <__lshift+0xa4>
 80085b6:	bf00      	nop
 80085b8:	080217d5 	.word	0x080217d5
 80085bc:	080217e6 	.word	0x080217e6

080085c0 <__mcmp>:
 80085c0:	690a      	ldr	r2, [r1, #16]
 80085c2:	4603      	mov	r3, r0
 80085c4:	6900      	ldr	r0, [r0, #16]
 80085c6:	1a80      	subs	r0, r0, r2
 80085c8:	b530      	push	{r4, r5, lr}
 80085ca:	d10e      	bne.n	80085ea <__mcmp+0x2a>
 80085cc:	3314      	adds	r3, #20
 80085ce:	3114      	adds	r1, #20
 80085d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80085d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80085d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80085dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80085e0:	4295      	cmp	r5, r2
 80085e2:	d003      	beq.n	80085ec <__mcmp+0x2c>
 80085e4:	d205      	bcs.n	80085f2 <__mcmp+0x32>
 80085e6:	f04f 30ff 	mov.w	r0, #4294967295
 80085ea:	bd30      	pop	{r4, r5, pc}
 80085ec:	42a3      	cmp	r3, r4
 80085ee:	d3f3      	bcc.n	80085d8 <__mcmp+0x18>
 80085f0:	e7fb      	b.n	80085ea <__mcmp+0x2a>
 80085f2:	2001      	movs	r0, #1
 80085f4:	e7f9      	b.n	80085ea <__mcmp+0x2a>
	...

080085f8 <__mdiff>:
 80085f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085fc:	4689      	mov	r9, r1
 80085fe:	4606      	mov	r6, r0
 8008600:	4611      	mov	r1, r2
 8008602:	4648      	mov	r0, r9
 8008604:	4614      	mov	r4, r2
 8008606:	f7ff ffdb 	bl	80085c0 <__mcmp>
 800860a:	1e05      	subs	r5, r0, #0
 800860c:	d112      	bne.n	8008634 <__mdiff+0x3c>
 800860e:	4629      	mov	r1, r5
 8008610:	4630      	mov	r0, r6
 8008612:	f7ff fd19 	bl	8008048 <_Balloc>
 8008616:	4602      	mov	r2, r0
 8008618:	b928      	cbnz	r0, 8008626 <__mdiff+0x2e>
 800861a:	4b3f      	ldr	r3, [pc, #252]	@ (8008718 <__mdiff+0x120>)
 800861c:	f240 2137 	movw	r1, #567	@ 0x237
 8008620:	483e      	ldr	r0, [pc, #248]	@ (800871c <__mdiff+0x124>)
 8008622:	f001 fa89 	bl	8009b38 <__assert_func>
 8008626:	2301      	movs	r3, #1
 8008628:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800862c:	4610      	mov	r0, r2
 800862e:	b003      	add	sp, #12
 8008630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008634:	bfbc      	itt	lt
 8008636:	464b      	movlt	r3, r9
 8008638:	46a1      	movlt	r9, r4
 800863a:	4630      	mov	r0, r6
 800863c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008640:	bfba      	itte	lt
 8008642:	461c      	movlt	r4, r3
 8008644:	2501      	movlt	r5, #1
 8008646:	2500      	movge	r5, #0
 8008648:	f7ff fcfe 	bl	8008048 <_Balloc>
 800864c:	4602      	mov	r2, r0
 800864e:	b918      	cbnz	r0, 8008658 <__mdiff+0x60>
 8008650:	4b31      	ldr	r3, [pc, #196]	@ (8008718 <__mdiff+0x120>)
 8008652:	f240 2145 	movw	r1, #581	@ 0x245
 8008656:	e7e3      	b.n	8008620 <__mdiff+0x28>
 8008658:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800865c:	6926      	ldr	r6, [r4, #16]
 800865e:	60c5      	str	r5, [r0, #12]
 8008660:	f109 0310 	add.w	r3, r9, #16
 8008664:	f109 0514 	add.w	r5, r9, #20
 8008668:	f104 0e14 	add.w	lr, r4, #20
 800866c:	f100 0b14 	add.w	fp, r0, #20
 8008670:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008674:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008678:	9301      	str	r3, [sp, #4]
 800867a:	46d9      	mov	r9, fp
 800867c:	f04f 0c00 	mov.w	ip, #0
 8008680:	9b01      	ldr	r3, [sp, #4]
 8008682:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008686:	f853 af04 	ldr.w	sl, [r3, #4]!
 800868a:	9301      	str	r3, [sp, #4]
 800868c:	fa1f f38a 	uxth.w	r3, sl
 8008690:	4619      	mov	r1, r3
 8008692:	b283      	uxth	r3, r0
 8008694:	1acb      	subs	r3, r1, r3
 8008696:	0c00      	lsrs	r0, r0, #16
 8008698:	4463      	add	r3, ip
 800869a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800869e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80086a2:	b29b      	uxth	r3, r3
 80086a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80086a8:	4576      	cmp	r6, lr
 80086aa:	f849 3b04 	str.w	r3, [r9], #4
 80086ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80086b2:	d8e5      	bhi.n	8008680 <__mdiff+0x88>
 80086b4:	1b33      	subs	r3, r6, r4
 80086b6:	3b15      	subs	r3, #21
 80086b8:	f023 0303 	bic.w	r3, r3, #3
 80086bc:	3415      	adds	r4, #21
 80086be:	3304      	adds	r3, #4
 80086c0:	42a6      	cmp	r6, r4
 80086c2:	bf38      	it	cc
 80086c4:	2304      	movcc	r3, #4
 80086c6:	441d      	add	r5, r3
 80086c8:	445b      	add	r3, fp
 80086ca:	461e      	mov	r6, r3
 80086cc:	462c      	mov	r4, r5
 80086ce:	4544      	cmp	r4, r8
 80086d0:	d30e      	bcc.n	80086f0 <__mdiff+0xf8>
 80086d2:	f108 0103 	add.w	r1, r8, #3
 80086d6:	1b49      	subs	r1, r1, r5
 80086d8:	f021 0103 	bic.w	r1, r1, #3
 80086dc:	3d03      	subs	r5, #3
 80086de:	45a8      	cmp	r8, r5
 80086e0:	bf38      	it	cc
 80086e2:	2100      	movcc	r1, #0
 80086e4:	440b      	add	r3, r1
 80086e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80086ea:	b191      	cbz	r1, 8008712 <__mdiff+0x11a>
 80086ec:	6117      	str	r7, [r2, #16]
 80086ee:	e79d      	b.n	800862c <__mdiff+0x34>
 80086f0:	f854 1b04 	ldr.w	r1, [r4], #4
 80086f4:	46e6      	mov	lr, ip
 80086f6:	0c08      	lsrs	r0, r1, #16
 80086f8:	fa1c fc81 	uxtah	ip, ip, r1
 80086fc:	4471      	add	r1, lr
 80086fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008702:	b289      	uxth	r1, r1
 8008704:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008708:	f846 1b04 	str.w	r1, [r6], #4
 800870c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008710:	e7dd      	b.n	80086ce <__mdiff+0xd6>
 8008712:	3f01      	subs	r7, #1
 8008714:	e7e7      	b.n	80086e6 <__mdiff+0xee>
 8008716:	bf00      	nop
 8008718:	080217d5 	.word	0x080217d5
 800871c:	080217e6 	.word	0x080217e6

08008720 <__ulp>:
 8008720:	b082      	sub	sp, #8
 8008722:	ed8d 0b00 	vstr	d0, [sp]
 8008726:	9a01      	ldr	r2, [sp, #4]
 8008728:	4b0f      	ldr	r3, [pc, #60]	@ (8008768 <__ulp+0x48>)
 800872a:	4013      	ands	r3, r2
 800872c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008730:	2b00      	cmp	r3, #0
 8008732:	dc08      	bgt.n	8008746 <__ulp+0x26>
 8008734:	425b      	negs	r3, r3
 8008736:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800873a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800873e:	da04      	bge.n	800874a <__ulp+0x2a>
 8008740:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008744:	4113      	asrs	r3, r2
 8008746:	2200      	movs	r2, #0
 8008748:	e008      	b.n	800875c <__ulp+0x3c>
 800874a:	f1a2 0314 	sub.w	r3, r2, #20
 800874e:	2b1e      	cmp	r3, #30
 8008750:	bfda      	itte	le
 8008752:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008756:	40da      	lsrle	r2, r3
 8008758:	2201      	movgt	r2, #1
 800875a:	2300      	movs	r3, #0
 800875c:	4619      	mov	r1, r3
 800875e:	4610      	mov	r0, r2
 8008760:	ec41 0b10 	vmov	d0, r0, r1
 8008764:	b002      	add	sp, #8
 8008766:	4770      	bx	lr
 8008768:	7ff00000 	.word	0x7ff00000

0800876c <__b2d>:
 800876c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008770:	6906      	ldr	r6, [r0, #16]
 8008772:	f100 0814 	add.w	r8, r0, #20
 8008776:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800877a:	1f37      	subs	r7, r6, #4
 800877c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008780:	4610      	mov	r0, r2
 8008782:	f7ff fd53 	bl	800822c <__hi0bits>
 8008786:	f1c0 0320 	rsb	r3, r0, #32
 800878a:	280a      	cmp	r0, #10
 800878c:	600b      	str	r3, [r1, #0]
 800878e:	491b      	ldr	r1, [pc, #108]	@ (80087fc <__b2d+0x90>)
 8008790:	dc15      	bgt.n	80087be <__b2d+0x52>
 8008792:	f1c0 0c0b 	rsb	ip, r0, #11
 8008796:	fa22 f30c 	lsr.w	r3, r2, ip
 800879a:	45b8      	cmp	r8, r7
 800879c:	ea43 0501 	orr.w	r5, r3, r1
 80087a0:	bf34      	ite	cc
 80087a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80087a6:	2300      	movcs	r3, #0
 80087a8:	3015      	adds	r0, #21
 80087aa:	fa02 f000 	lsl.w	r0, r2, r0
 80087ae:	fa23 f30c 	lsr.w	r3, r3, ip
 80087b2:	4303      	orrs	r3, r0
 80087b4:	461c      	mov	r4, r3
 80087b6:	ec45 4b10 	vmov	d0, r4, r5
 80087ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087be:	45b8      	cmp	r8, r7
 80087c0:	bf3a      	itte	cc
 80087c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80087c6:	f1a6 0708 	subcc.w	r7, r6, #8
 80087ca:	2300      	movcs	r3, #0
 80087cc:	380b      	subs	r0, #11
 80087ce:	d012      	beq.n	80087f6 <__b2d+0x8a>
 80087d0:	f1c0 0120 	rsb	r1, r0, #32
 80087d4:	fa23 f401 	lsr.w	r4, r3, r1
 80087d8:	4082      	lsls	r2, r0
 80087da:	4322      	orrs	r2, r4
 80087dc:	4547      	cmp	r7, r8
 80087de:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80087e2:	bf8c      	ite	hi
 80087e4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80087e8:	2200      	movls	r2, #0
 80087ea:	4083      	lsls	r3, r0
 80087ec:	40ca      	lsrs	r2, r1
 80087ee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80087f2:	4313      	orrs	r3, r2
 80087f4:	e7de      	b.n	80087b4 <__b2d+0x48>
 80087f6:	ea42 0501 	orr.w	r5, r2, r1
 80087fa:	e7db      	b.n	80087b4 <__b2d+0x48>
 80087fc:	3ff00000 	.word	0x3ff00000

08008800 <__d2b>:
 8008800:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008804:	460f      	mov	r7, r1
 8008806:	2101      	movs	r1, #1
 8008808:	ec59 8b10 	vmov	r8, r9, d0
 800880c:	4616      	mov	r6, r2
 800880e:	f7ff fc1b 	bl	8008048 <_Balloc>
 8008812:	4604      	mov	r4, r0
 8008814:	b930      	cbnz	r0, 8008824 <__d2b+0x24>
 8008816:	4602      	mov	r2, r0
 8008818:	4b23      	ldr	r3, [pc, #140]	@ (80088a8 <__d2b+0xa8>)
 800881a:	4824      	ldr	r0, [pc, #144]	@ (80088ac <__d2b+0xac>)
 800881c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008820:	f001 f98a 	bl	8009b38 <__assert_func>
 8008824:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008828:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800882c:	b10d      	cbz	r5, 8008832 <__d2b+0x32>
 800882e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008832:	9301      	str	r3, [sp, #4]
 8008834:	f1b8 0300 	subs.w	r3, r8, #0
 8008838:	d023      	beq.n	8008882 <__d2b+0x82>
 800883a:	4668      	mov	r0, sp
 800883c:	9300      	str	r3, [sp, #0]
 800883e:	f7ff fd14 	bl	800826a <__lo0bits>
 8008842:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008846:	b1d0      	cbz	r0, 800887e <__d2b+0x7e>
 8008848:	f1c0 0320 	rsb	r3, r0, #32
 800884c:	fa02 f303 	lsl.w	r3, r2, r3
 8008850:	430b      	orrs	r3, r1
 8008852:	40c2      	lsrs	r2, r0
 8008854:	6163      	str	r3, [r4, #20]
 8008856:	9201      	str	r2, [sp, #4]
 8008858:	9b01      	ldr	r3, [sp, #4]
 800885a:	61a3      	str	r3, [r4, #24]
 800885c:	2b00      	cmp	r3, #0
 800885e:	bf0c      	ite	eq
 8008860:	2201      	moveq	r2, #1
 8008862:	2202      	movne	r2, #2
 8008864:	6122      	str	r2, [r4, #16]
 8008866:	b1a5      	cbz	r5, 8008892 <__d2b+0x92>
 8008868:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800886c:	4405      	add	r5, r0
 800886e:	603d      	str	r5, [r7, #0]
 8008870:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008874:	6030      	str	r0, [r6, #0]
 8008876:	4620      	mov	r0, r4
 8008878:	b003      	add	sp, #12
 800887a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800887e:	6161      	str	r1, [r4, #20]
 8008880:	e7ea      	b.n	8008858 <__d2b+0x58>
 8008882:	a801      	add	r0, sp, #4
 8008884:	f7ff fcf1 	bl	800826a <__lo0bits>
 8008888:	9b01      	ldr	r3, [sp, #4]
 800888a:	6163      	str	r3, [r4, #20]
 800888c:	3020      	adds	r0, #32
 800888e:	2201      	movs	r2, #1
 8008890:	e7e8      	b.n	8008864 <__d2b+0x64>
 8008892:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008896:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800889a:	6038      	str	r0, [r7, #0]
 800889c:	6918      	ldr	r0, [r3, #16]
 800889e:	f7ff fcc5 	bl	800822c <__hi0bits>
 80088a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088a6:	e7e5      	b.n	8008874 <__d2b+0x74>
 80088a8:	080217d5 	.word	0x080217d5
 80088ac:	080217e6 	.word	0x080217e6

080088b0 <__ratio>:
 80088b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b4:	b085      	sub	sp, #20
 80088b6:	e9cd 1000 	strd	r1, r0, [sp]
 80088ba:	a902      	add	r1, sp, #8
 80088bc:	f7ff ff56 	bl	800876c <__b2d>
 80088c0:	9800      	ldr	r0, [sp, #0]
 80088c2:	a903      	add	r1, sp, #12
 80088c4:	ec55 4b10 	vmov	r4, r5, d0
 80088c8:	f7ff ff50 	bl	800876c <__b2d>
 80088cc:	9b01      	ldr	r3, [sp, #4]
 80088ce:	6919      	ldr	r1, [r3, #16]
 80088d0:	9b00      	ldr	r3, [sp, #0]
 80088d2:	691b      	ldr	r3, [r3, #16]
 80088d4:	1ac9      	subs	r1, r1, r3
 80088d6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80088da:	1a9b      	subs	r3, r3, r2
 80088dc:	ec5b ab10 	vmov	sl, fp, d0
 80088e0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	bfce      	itee	gt
 80088e8:	462a      	movgt	r2, r5
 80088ea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80088ee:	465a      	movle	r2, fp
 80088f0:	462f      	mov	r7, r5
 80088f2:	46d9      	mov	r9, fp
 80088f4:	bfcc      	ite	gt
 80088f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80088fa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80088fe:	464b      	mov	r3, r9
 8008900:	4652      	mov	r2, sl
 8008902:	4620      	mov	r0, r4
 8008904:	4639      	mov	r1, r7
 8008906:	f7f7 ffa1 	bl	800084c <__aeabi_ddiv>
 800890a:	ec41 0b10 	vmov	d0, r0, r1
 800890e:	b005      	add	sp, #20
 8008910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008914 <__copybits>:
 8008914:	3901      	subs	r1, #1
 8008916:	b570      	push	{r4, r5, r6, lr}
 8008918:	1149      	asrs	r1, r1, #5
 800891a:	6914      	ldr	r4, [r2, #16]
 800891c:	3101      	adds	r1, #1
 800891e:	f102 0314 	add.w	r3, r2, #20
 8008922:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008926:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800892a:	1f05      	subs	r5, r0, #4
 800892c:	42a3      	cmp	r3, r4
 800892e:	d30c      	bcc.n	800894a <__copybits+0x36>
 8008930:	1aa3      	subs	r3, r4, r2
 8008932:	3b11      	subs	r3, #17
 8008934:	f023 0303 	bic.w	r3, r3, #3
 8008938:	3211      	adds	r2, #17
 800893a:	42a2      	cmp	r2, r4
 800893c:	bf88      	it	hi
 800893e:	2300      	movhi	r3, #0
 8008940:	4418      	add	r0, r3
 8008942:	2300      	movs	r3, #0
 8008944:	4288      	cmp	r0, r1
 8008946:	d305      	bcc.n	8008954 <__copybits+0x40>
 8008948:	bd70      	pop	{r4, r5, r6, pc}
 800894a:	f853 6b04 	ldr.w	r6, [r3], #4
 800894e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008952:	e7eb      	b.n	800892c <__copybits+0x18>
 8008954:	f840 3b04 	str.w	r3, [r0], #4
 8008958:	e7f4      	b.n	8008944 <__copybits+0x30>

0800895a <__any_on>:
 800895a:	f100 0214 	add.w	r2, r0, #20
 800895e:	6900      	ldr	r0, [r0, #16]
 8008960:	114b      	asrs	r3, r1, #5
 8008962:	4298      	cmp	r0, r3
 8008964:	b510      	push	{r4, lr}
 8008966:	db11      	blt.n	800898c <__any_on+0x32>
 8008968:	dd0a      	ble.n	8008980 <__any_on+0x26>
 800896a:	f011 011f 	ands.w	r1, r1, #31
 800896e:	d007      	beq.n	8008980 <__any_on+0x26>
 8008970:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008974:	fa24 f001 	lsr.w	r0, r4, r1
 8008978:	fa00 f101 	lsl.w	r1, r0, r1
 800897c:	428c      	cmp	r4, r1
 800897e:	d10b      	bne.n	8008998 <__any_on+0x3e>
 8008980:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008984:	4293      	cmp	r3, r2
 8008986:	d803      	bhi.n	8008990 <__any_on+0x36>
 8008988:	2000      	movs	r0, #0
 800898a:	bd10      	pop	{r4, pc}
 800898c:	4603      	mov	r3, r0
 800898e:	e7f7      	b.n	8008980 <__any_on+0x26>
 8008990:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008994:	2900      	cmp	r1, #0
 8008996:	d0f5      	beq.n	8008984 <__any_on+0x2a>
 8008998:	2001      	movs	r0, #1
 800899a:	e7f6      	b.n	800898a <__any_on+0x30>

0800899c <sulp>:
 800899c:	b570      	push	{r4, r5, r6, lr}
 800899e:	4604      	mov	r4, r0
 80089a0:	460d      	mov	r5, r1
 80089a2:	ec45 4b10 	vmov	d0, r4, r5
 80089a6:	4616      	mov	r6, r2
 80089a8:	f7ff feba 	bl	8008720 <__ulp>
 80089ac:	ec51 0b10 	vmov	r0, r1, d0
 80089b0:	b17e      	cbz	r6, 80089d2 <sulp+0x36>
 80089b2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80089b6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	dd09      	ble.n	80089d2 <sulp+0x36>
 80089be:	051b      	lsls	r3, r3, #20
 80089c0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80089c4:	2400      	movs	r4, #0
 80089c6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80089ca:	4622      	mov	r2, r4
 80089cc:	462b      	mov	r3, r5
 80089ce:	f7f7 fe13 	bl	80005f8 <__aeabi_dmul>
 80089d2:	ec41 0b10 	vmov	d0, r0, r1
 80089d6:	bd70      	pop	{r4, r5, r6, pc}

080089d8 <_strtod_l>:
 80089d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089dc:	b09f      	sub	sp, #124	@ 0x7c
 80089de:	460c      	mov	r4, r1
 80089e0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80089e2:	2200      	movs	r2, #0
 80089e4:	921a      	str	r2, [sp, #104]	@ 0x68
 80089e6:	9005      	str	r0, [sp, #20]
 80089e8:	f04f 0a00 	mov.w	sl, #0
 80089ec:	f04f 0b00 	mov.w	fp, #0
 80089f0:	460a      	mov	r2, r1
 80089f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80089f4:	7811      	ldrb	r1, [r2, #0]
 80089f6:	292b      	cmp	r1, #43	@ 0x2b
 80089f8:	d04a      	beq.n	8008a90 <_strtod_l+0xb8>
 80089fa:	d838      	bhi.n	8008a6e <_strtod_l+0x96>
 80089fc:	290d      	cmp	r1, #13
 80089fe:	d832      	bhi.n	8008a66 <_strtod_l+0x8e>
 8008a00:	2908      	cmp	r1, #8
 8008a02:	d832      	bhi.n	8008a6a <_strtod_l+0x92>
 8008a04:	2900      	cmp	r1, #0
 8008a06:	d03b      	beq.n	8008a80 <_strtod_l+0xa8>
 8008a08:	2200      	movs	r2, #0
 8008a0a:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008a0e:	782a      	ldrb	r2, [r5, #0]
 8008a10:	2a30      	cmp	r2, #48	@ 0x30
 8008a12:	f040 80b2 	bne.w	8008b7a <_strtod_l+0x1a2>
 8008a16:	786a      	ldrb	r2, [r5, #1]
 8008a18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008a1c:	2a58      	cmp	r2, #88	@ 0x58
 8008a1e:	d16e      	bne.n	8008afe <_strtod_l+0x126>
 8008a20:	9302      	str	r3, [sp, #8]
 8008a22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a24:	9301      	str	r3, [sp, #4]
 8008a26:	ab1a      	add	r3, sp, #104	@ 0x68
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	4a8f      	ldr	r2, [pc, #572]	@ (8008c68 <_strtod_l+0x290>)
 8008a2c:	9805      	ldr	r0, [sp, #20]
 8008a2e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008a30:	a919      	add	r1, sp, #100	@ 0x64
 8008a32:	f001 f91b 	bl	8009c6c <__gethex>
 8008a36:	f010 060f 	ands.w	r6, r0, #15
 8008a3a:	4604      	mov	r4, r0
 8008a3c:	d005      	beq.n	8008a4a <_strtod_l+0x72>
 8008a3e:	2e06      	cmp	r6, #6
 8008a40:	d128      	bne.n	8008a94 <_strtod_l+0xbc>
 8008a42:	3501      	adds	r5, #1
 8008a44:	2300      	movs	r3, #0
 8008a46:	9519      	str	r5, [sp, #100]	@ 0x64
 8008a48:	930e      	str	r3, [sp, #56]	@ 0x38
 8008a4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	f040 858e 	bne.w	800956e <_strtod_l+0xb96>
 8008a52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a54:	b1cb      	cbz	r3, 8008a8a <_strtod_l+0xb2>
 8008a56:	4652      	mov	r2, sl
 8008a58:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008a5c:	ec43 2b10 	vmov	d0, r2, r3
 8008a60:	b01f      	add	sp, #124	@ 0x7c
 8008a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a66:	2920      	cmp	r1, #32
 8008a68:	d1ce      	bne.n	8008a08 <_strtod_l+0x30>
 8008a6a:	3201      	adds	r2, #1
 8008a6c:	e7c1      	b.n	80089f2 <_strtod_l+0x1a>
 8008a6e:	292d      	cmp	r1, #45	@ 0x2d
 8008a70:	d1ca      	bne.n	8008a08 <_strtod_l+0x30>
 8008a72:	2101      	movs	r1, #1
 8008a74:	910e      	str	r1, [sp, #56]	@ 0x38
 8008a76:	1c51      	adds	r1, r2, #1
 8008a78:	9119      	str	r1, [sp, #100]	@ 0x64
 8008a7a:	7852      	ldrb	r2, [r2, #1]
 8008a7c:	2a00      	cmp	r2, #0
 8008a7e:	d1c5      	bne.n	8008a0c <_strtod_l+0x34>
 8008a80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008a82:	9419      	str	r4, [sp, #100]	@ 0x64
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f040 8570 	bne.w	800956a <_strtod_l+0xb92>
 8008a8a:	4652      	mov	r2, sl
 8008a8c:	465b      	mov	r3, fp
 8008a8e:	e7e5      	b.n	8008a5c <_strtod_l+0x84>
 8008a90:	2100      	movs	r1, #0
 8008a92:	e7ef      	b.n	8008a74 <_strtod_l+0x9c>
 8008a94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008a96:	b13a      	cbz	r2, 8008aa8 <_strtod_l+0xd0>
 8008a98:	2135      	movs	r1, #53	@ 0x35
 8008a9a:	a81c      	add	r0, sp, #112	@ 0x70
 8008a9c:	f7ff ff3a 	bl	8008914 <__copybits>
 8008aa0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008aa2:	9805      	ldr	r0, [sp, #20]
 8008aa4:	f7ff fb10 	bl	80080c8 <_Bfree>
 8008aa8:	3e01      	subs	r6, #1
 8008aaa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008aac:	2e04      	cmp	r6, #4
 8008aae:	d806      	bhi.n	8008abe <_strtod_l+0xe6>
 8008ab0:	e8df f006 	tbb	[pc, r6]
 8008ab4:	201d0314 	.word	0x201d0314
 8008ab8:	14          	.byte	0x14
 8008ab9:	00          	.byte	0x00
 8008aba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008abe:	05e1      	lsls	r1, r4, #23
 8008ac0:	bf48      	it	mi
 8008ac2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008ac6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008aca:	0d1b      	lsrs	r3, r3, #20
 8008acc:	051b      	lsls	r3, r3, #20
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d1bb      	bne.n	8008a4a <_strtod_l+0x72>
 8008ad2:	f7fe fb1d 	bl	8007110 <__errno>
 8008ad6:	2322      	movs	r3, #34	@ 0x22
 8008ad8:	6003      	str	r3, [r0, #0]
 8008ada:	e7b6      	b.n	8008a4a <_strtod_l+0x72>
 8008adc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008ae0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008ae4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008ae8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008aec:	e7e7      	b.n	8008abe <_strtod_l+0xe6>
 8008aee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008c70 <_strtod_l+0x298>
 8008af2:	e7e4      	b.n	8008abe <_strtod_l+0xe6>
 8008af4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008af8:	f04f 3aff 	mov.w	sl, #4294967295
 8008afc:	e7df      	b.n	8008abe <_strtod_l+0xe6>
 8008afe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b00:	1c5a      	adds	r2, r3, #1
 8008b02:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b04:	785b      	ldrb	r3, [r3, #1]
 8008b06:	2b30      	cmp	r3, #48	@ 0x30
 8008b08:	d0f9      	beq.n	8008afe <_strtod_l+0x126>
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d09d      	beq.n	8008a4a <_strtod_l+0x72>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	2700      	movs	r7, #0
 8008b12:	9308      	str	r3, [sp, #32]
 8008b14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b16:	930c      	str	r3, [sp, #48]	@ 0x30
 8008b18:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008b1a:	46b9      	mov	r9, r7
 8008b1c:	220a      	movs	r2, #10
 8008b1e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008b20:	7805      	ldrb	r5, [r0, #0]
 8008b22:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008b26:	b2d9      	uxtb	r1, r3
 8008b28:	2909      	cmp	r1, #9
 8008b2a:	d928      	bls.n	8008b7e <_strtod_l+0x1a6>
 8008b2c:	494f      	ldr	r1, [pc, #316]	@ (8008c6c <_strtod_l+0x294>)
 8008b2e:	2201      	movs	r2, #1
 8008b30:	f000 ffd6 	bl	8009ae0 <strncmp>
 8008b34:	2800      	cmp	r0, #0
 8008b36:	d032      	beq.n	8008b9e <_strtod_l+0x1c6>
 8008b38:	2000      	movs	r0, #0
 8008b3a:	462a      	mov	r2, r5
 8008b3c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b3e:	464d      	mov	r5, r9
 8008b40:	4603      	mov	r3, r0
 8008b42:	2a65      	cmp	r2, #101	@ 0x65
 8008b44:	d001      	beq.n	8008b4a <_strtod_l+0x172>
 8008b46:	2a45      	cmp	r2, #69	@ 0x45
 8008b48:	d114      	bne.n	8008b74 <_strtod_l+0x19c>
 8008b4a:	b91d      	cbnz	r5, 8008b54 <_strtod_l+0x17c>
 8008b4c:	9a08      	ldr	r2, [sp, #32]
 8008b4e:	4302      	orrs	r2, r0
 8008b50:	d096      	beq.n	8008a80 <_strtod_l+0xa8>
 8008b52:	2500      	movs	r5, #0
 8008b54:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008b56:	1c62      	adds	r2, r4, #1
 8008b58:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b5a:	7862      	ldrb	r2, [r4, #1]
 8008b5c:	2a2b      	cmp	r2, #43	@ 0x2b
 8008b5e:	d07a      	beq.n	8008c56 <_strtod_l+0x27e>
 8008b60:	2a2d      	cmp	r2, #45	@ 0x2d
 8008b62:	d07e      	beq.n	8008c62 <_strtod_l+0x28a>
 8008b64:	f04f 0c00 	mov.w	ip, #0
 8008b68:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008b6c:	2909      	cmp	r1, #9
 8008b6e:	f240 8085 	bls.w	8008c7c <_strtod_l+0x2a4>
 8008b72:	9419      	str	r4, [sp, #100]	@ 0x64
 8008b74:	f04f 0800 	mov.w	r8, #0
 8008b78:	e0a5      	b.n	8008cc6 <_strtod_l+0x2ee>
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	e7c8      	b.n	8008b10 <_strtod_l+0x138>
 8008b7e:	f1b9 0f08 	cmp.w	r9, #8
 8008b82:	bfd8      	it	le
 8008b84:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008b86:	f100 0001 	add.w	r0, r0, #1
 8008b8a:	bfda      	itte	le
 8008b8c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008b90:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008b92:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008b96:	f109 0901 	add.w	r9, r9, #1
 8008b9a:	9019      	str	r0, [sp, #100]	@ 0x64
 8008b9c:	e7bf      	b.n	8008b1e <_strtod_l+0x146>
 8008b9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ba0:	1c5a      	adds	r2, r3, #1
 8008ba2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ba4:	785a      	ldrb	r2, [r3, #1]
 8008ba6:	f1b9 0f00 	cmp.w	r9, #0
 8008baa:	d03b      	beq.n	8008c24 <_strtod_l+0x24c>
 8008bac:	900a      	str	r0, [sp, #40]	@ 0x28
 8008bae:	464d      	mov	r5, r9
 8008bb0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008bb4:	2b09      	cmp	r3, #9
 8008bb6:	d912      	bls.n	8008bde <_strtod_l+0x206>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e7c2      	b.n	8008b42 <_strtod_l+0x16a>
 8008bbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bbe:	1c5a      	adds	r2, r3, #1
 8008bc0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008bc2:	785a      	ldrb	r2, [r3, #1]
 8008bc4:	3001      	adds	r0, #1
 8008bc6:	2a30      	cmp	r2, #48	@ 0x30
 8008bc8:	d0f8      	beq.n	8008bbc <_strtod_l+0x1e4>
 8008bca:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008bce:	2b08      	cmp	r3, #8
 8008bd0:	f200 84d2 	bhi.w	8009578 <_strtod_l+0xba0>
 8008bd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bd6:	900a      	str	r0, [sp, #40]	@ 0x28
 8008bd8:	2000      	movs	r0, #0
 8008bda:	930c      	str	r3, [sp, #48]	@ 0x30
 8008bdc:	4605      	mov	r5, r0
 8008bde:	3a30      	subs	r2, #48	@ 0x30
 8008be0:	f100 0301 	add.w	r3, r0, #1
 8008be4:	d018      	beq.n	8008c18 <_strtod_l+0x240>
 8008be6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008be8:	4419      	add	r1, r3
 8008bea:	910a      	str	r1, [sp, #40]	@ 0x28
 8008bec:	462e      	mov	r6, r5
 8008bee:	f04f 0e0a 	mov.w	lr, #10
 8008bf2:	1c71      	adds	r1, r6, #1
 8008bf4:	eba1 0c05 	sub.w	ip, r1, r5
 8008bf8:	4563      	cmp	r3, ip
 8008bfa:	dc15      	bgt.n	8008c28 <_strtod_l+0x250>
 8008bfc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008c00:	182b      	adds	r3, r5, r0
 8008c02:	2b08      	cmp	r3, #8
 8008c04:	f105 0501 	add.w	r5, r5, #1
 8008c08:	4405      	add	r5, r0
 8008c0a:	dc1a      	bgt.n	8008c42 <_strtod_l+0x26a>
 8008c0c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008c0e:	230a      	movs	r3, #10
 8008c10:	fb03 2301 	mla	r3, r3, r1, r2
 8008c14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c16:	2300      	movs	r3, #0
 8008c18:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c1a:	1c51      	adds	r1, r2, #1
 8008c1c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008c1e:	7852      	ldrb	r2, [r2, #1]
 8008c20:	4618      	mov	r0, r3
 8008c22:	e7c5      	b.n	8008bb0 <_strtod_l+0x1d8>
 8008c24:	4648      	mov	r0, r9
 8008c26:	e7ce      	b.n	8008bc6 <_strtod_l+0x1ee>
 8008c28:	2e08      	cmp	r6, #8
 8008c2a:	dc05      	bgt.n	8008c38 <_strtod_l+0x260>
 8008c2c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008c2e:	fb0e f606 	mul.w	r6, lr, r6
 8008c32:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008c34:	460e      	mov	r6, r1
 8008c36:	e7dc      	b.n	8008bf2 <_strtod_l+0x21a>
 8008c38:	2910      	cmp	r1, #16
 8008c3a:	bfd8      	it	le
 8008c3c:	fb0e f707 	mulle.w	r7, lr, r7
 8008c40:	e7f8      	b.n	8008c34 <_strtod_l+0x25c>
 8008c42:	2b0f      	cmp	r3, #15
 8008c44:	bfdc      	itt	le
 8008c46:	230a      	movle	r3, #10
 8008c48:	fb03 2707 	mlale	r7, r3, r7, r2
 8008c4c:	e7e3      	b.n	8008c16 <_strtod_l+0x23e>
 8008c4e:	2300      	movs	r3, #0
 8008c50:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c52:	2301      	movs	r3, #1
 8008c54:	e77a      	b.n	8008b4c <_strtod_l+0x174>
 8008c56:	f04f 0c00 	mov.w	ip, #0
 8008c5a:	1ca2      	adds	r2, r4, #2
 8008c5c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c5e:	78a2      	ldrb	r2, [r4, #2]
 8008c60:	e782      	b.n	8008b68 <_strtod_l+0x190>
 8008c62:	f04f 0c01 	mov.w	ip, #1
 8008c66:	e7f8      	b.n	8008c5a <_strtod_l+0x282>
 8008c68:	08021a0c 	.word	0x08021a0c
 8008c6c:	0802183f 	.word	0x0802183f
 8008c70:	7ff00000 	.word	0x7ff00000
 8008c74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c76:	1c51      	adds	r1, r2, #1
 8008c78:	9119      	str	r1, [sp, #100]	@ 0x64
 8008c7a:	7852      	ldrb	r2, [r2, #1]
 8008c7c:	2a30      	cmp	r2, #48	@ 0x30
 8008c7e:	d0f9      	beq.n	8008c74 <_strtod_l+0x29c>
 8008c80:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008c84:	2908      	cmp	r1, #8
 8008c86:	f63f af75 	bhi.w	8008b74 <_strtod_l+0x19c>
 8008c8a:	3a30      	subs	r2, #48	@ 0x30
 8008c8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c8e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c90:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008c92:	f04f 080a 	mov.w	r8, #10
 8008c96:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c98:	1c56      	adds	r6, r2, #1
 8008c9a:	9619      	str	r6, [sp, #100]	@ 0x64
 8008c9c:	7852      	ldrb	r2, [r2, #1]
 8008c9e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008ca2:	f1be 0f09 	cmp.w	lr, #9
 8008ca6:	d939      	bls.n	8008d1c <_strtod_l+0x344>
 8008ca8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008caa:	1a76      	subs	r6, r6, r1
 8008cac:	2e08      	cmp	r6, #8
 8008cae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008cb2:	dc03      	bgt.n	8008cbc <_strtod_l+0x2e4>
 8008cb4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008cb6:	4588      	cmp	r8, r1
 8008cb8:	bfa8      	it	ge
 8008cba:	4688      	movge	r8, r1
 8008cbc:	f1bc 0f00 	cmp.w	ip, #0
 8008cc0:	d001      	beq.n	8008cc6 <_strtod_l+0x2ee>
 8008cc2:	f1c8 0800 	rsb	r8, r8, #0
 8008cc6:	2d00      	cmp	r5, #0
 8008cc8:	d14e      	bne.n	8008d68 <_strtod_l+0x390>
 8008cca:	9908      	ldr	r1, [sp, #32]
 8008ccc:	4308      	orrs	r0, r1
 8008cce:	f47f aebc 	bne.w	8008a4a <_strtod_l+0x72>
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f47f aed4 	bne.w	8008a80 <_strtod_l+0xa8>
 8008cd8:	2a69      	cmp	r2, #105	@ 0x69
 8008cda:	d028      	beq.n	8008d2e <_strtod_l+0x356>
 8008cdc:	dc25      	bgt.n	8008d2a <_strtod_l+0x352>
 8008cde:	2a49      	cmp	r2, #73	@ 0x49
 8008ce0:	d025      	beq.n	8008d2e <_strtod_l+0x356>
 8008ce2:	2a4e      	cmp	r2, #78	@ 0x4e
 8008ce4:	f47f aecc 	bne.w	8008a80 <_strtod_l+0xa8>
 8008ce8:	499a      	ldr	r1, [pc, #616]	@ (8008f54 <_strtod_l+0x57c>)
 8008cea:	a819      	add	r0, sp, #100	@ 0x64
 8008cec:	f001 f9e0 	bl	800a0b0 <__match>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	f43f aec5 	beq.w	8008a80 <_strtod_l+0xa8>
 8008cf6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	2b28      	cmp	r3, #40	@ 0x28
 8008cfc:	d12e      	bne.n	8008d5c <_strtod_l+0x384>
 8008cfe:	4996      	ldr	r1, [pc, #600]	@ (8008f58 <_strtod_l+0x580>)
 8008d00:	aa1c      	add	r2, sp, #112	@ 0x70
 8008d02:	a819      	add	r0, sp, #100	@ 0x64
 8008d04:	f001 f9e8 	bl	800a0d8 <__hexnan>
 8008d08:	2805      	cmp	r0, #5
 8008d0a:	d127      	bne.n	8008d5c <_strtod_l+0x384>
 8008d0c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008d0e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008d12:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008d16:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008d1a:	e696      	b.n	8008a4a <_strtod_l+0x72>
 8008d1c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d1e:	fb08 2101 	mla	r1, r8, r1, r2
 8008d22:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008d26:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d28:	e7b5      	b.n	8008c96 <_strtod_l+0x2be>
 8008d2a:	2a6e      	cmp	r2, #110	@ 0x6e
 8008d2c:	e7da      	b.n	8008ce4 <_strtod_l+0x30c>
 8008d2e:	498b      	ldr	r1, [pc, #556]	@ (8008f5c <_strtod_l+0x584>)
 8008d30:	a819      	add	r0, sp, #100	@ 0x64
 8008d32:	f001 f9bd 	bl	800a0b0 <__match>
 8008d36:	2800      	cmp	r0, #0
 8008d38:	f43f aea2 	beq.w	8008a80 <_strtod_l+0xa8>
 8008d3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d3e:	4988      	ldr	r1, [pc, #544]	@ (8008f60 <_strtod_l+0x588>)
 8008d40:	3b01      	subs	r3, #1
 8008d42:	a819      	add	r0, sp, #100	@ 0x64
 8008d44:	9319      	str	r3, [sp, #100]	@ 0x64
 8008d46:	f001 f9b3 	bl	800a0b0 <__match>
 8008d4a:	b910      	cbnz	r0, 8008d52 <_strtod_l+0x37a>
 8008d4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d4e:	3301      	adds	r3, #1
 8008d50:	9319      	str	r3, [sp, #100]	@ 0x64
 8008d52:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008f70 <_strtod_l+0x598>
 8008d56:	f04f 0a00 	mov.w	sl, #0
 8008d5a:	e676      	b.n	8008a4a <_strtod_l+0x72>
 8008d5c:	4881      	ldr	r0, [pc, #516]	@ (8008f64 <_strtod_l+0x58c>)
 8008d5e:	f000 fee3 	bl	8009b28 <nan>
 8008d62:	ec5b ab10 	vmov	sl, fp, d0
 8008d66:	e670      	b.n	8008a4a <_strtod_l+0x72>
 8008d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d6a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008d6c:	eba8 0303 	sub.w	r3, r8, r3
 8008d70:	f1b9 0f00 	cmp.w	r9, #0
 8008d74:	bf08      	it	eq
 8008d76:	46a9      	moveq	r9, r5
 8008d78:	2d10      	cmp	r5, #16
 8008d7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d7c:	462c      	mov	r4, r5
 8008d7e:	bfa8      	it	ge
 8008d80:	2410      	movge	r4, #16
 8008d82:	f7f7 fbbf 	bl	8000504 <__aeabi_ui2d>
 8008d86:	2d09      	cmp	r5, #9
 8008d88:	4682      	mov	sl, r0
 8008d8a:	468b      	mov	fp, r1
 8008d8c:	dc13      	bgt.n	8008db6 <_strtod_l+0x3de>
 8008d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	f43f ae5a 	beq.w	8008a4a <_strtod_l+0x72>
 8008d96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d98:	dd78      	ble.n	8008e8c <_strtod_l+0x4b4>
 8008d9a:	2b16      	cmp	r3, #22
 8008d9c:	dc5f      	bgt.n	8008e5e <_strtod_l+0x486>
 8008d9e:	4972      	ldr	r1, [pc, #456]	@ (8008f68 <_strtod_l+0x590>)
 8008da0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008da4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008da8:	4652      	mov	r2, sl
 8008daa:	465b      	mov	r3, fp
 8008dac:	f7f7 fc24 	bl	80005f8 <__aeabi_dmul>
 8008db0:	4682      	mov	sl, r0
 8008db2:	468b      	mov	fp, r1
 8008db4:	e649      	b.n	8008a4a <_strtod_l+0x72>
 8008db6:	4b6c      	ldr	r3, [pc, #432]	@ (8008f68 <_strtod_l+0x590>)
 8008db8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008dbc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008dc0:	f7f7 fc1a 	bl	80005f8 <__aeabi_dmul>
 8008dc4:	4682      	mov	sl, r0
 8008dc6:	4638      	mov	r0, r7
 8008dc8:	468b      	mov	fp, r1
 8008dca:	f7f7 fb9b 	bl	8000504 <__aeabi_ui2d>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	460b      	mov	r3, r1
 8008dd2:	4650      	mov	r0, sl
 8008dd4:	4659      	mov	r1, fp
 8008dd6:	f7f7 fa59 	bl	800028c <__adddf3>
 8008dda:	2d0f      	cmp	r5, #15
 8008ddc:	4682      	mov	sl, r0
 8008dde:	468b      	mov	fp, r1
 8008de0:	ddd5      	ble.n	8008d8e <_strtod_l+0x3b6>
 8008de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008de4:	1b2c      	subs	r4, r5, r4
 8008de6:	441c      	add	r4, r3
 8008de8:	2c00      	cmp	r4, #0
 8008dea:	f340 8093 	ble.w	8008f14 <_strtod_l+0x53c>
 8008dee:	f014 030f 	ands.w	r3, r4, #15
 8008df2:	d00a      	beq.n	8008e0a <_strtod_l+0x432>
 8008df4:	495c      	ldr	r1, [pc, #368]	@ (8008f68 <_strtod_l+0x590>)
 8008df6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008dfa:	4652      	mov	r2, sl
 8008dfc:	465b      	mov	r3, fp
 8008dfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e02:	f7f7 fbf9 	bl	80005f8 <__aeabi_dmul>
 8008e06:	4682      	mov	sl, r0
 8008e08:	468b      	mov	fp, r1
 8008e0a:	f034 040f 	bics.w	r4, r4, #15
 8008e0e:	d073      	beq.n	8008ef8 <_strtod_l+0x520>
 8008e10:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008e14:	dd49      	ble.n	8008eaa <_strtod_l+0x4d2>
 8008e16:	2400      	movs	r4, #0
 8008e18:	46a0      	mov	r8, r4
 8008e1a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e1c:	46a1      	mov	r9, r4
 8008e1e:	9a05      	ldr	r2, [sp, #20]
 8008e20:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008f70 <_strtod_l+0x598>
 8008e24:	2322      	movs	r3, #34	@ 0x22
 8008e26:	6013      	str	r3, [r2, #0]
 8008e28:	f04f 0a00 	mov.w	sl, #0
 8008e2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	f43f ae0b 	beq.w	8008a4a <_strtod_l+0x72>
 8008e34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e36:	9805      	ldr	r0, [sp, #20]
 8008e38:	f7ff f946 	bl	80080c8 <_Bfree>
 8008e3c:	9805      	ldr	r0, [sp, #20]
 8008e3e:	4649      	mov	r1, r9
 8008e40:	f7ff f942 	bl	80080c8 <_Bfree>
 8008e44:	9805      	ldr	r0, [sp, #20]
 8008e46:	4641      	mov	r1, r8
 8008e48:	f7ff f93e 	bl	80080c8 <_Bfree>
 8008e4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008e4e:	9805      	ldr	r0, [sp, #20]
 8008e50:	f7ff f93a 	bl	80080c8 <_Bfree>
 8008e54:	9805      	ldr	r0, [sp, #20]
 8008e56:	4621      	mov	r1, r4
 8008e58:	f7ff f936 	bl	80080c8 <_Bfree>
 8008e5c:	e5f5      	b.n	8008a4a <_strtod_l+0x72>
 8008e5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e60:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008e64:	4293      	cmp	r3, r2
 8008e66:	dbbc      	blt.n	8008de2 <_strtod_l+0x40a>
 8008e68:	4c3f      	ldr	r4, [pc, #252]	@ (8008f68 <_strtod_l+0x590>)
 8008e6a:	f1c5 050f 	rsb	r5, r5, #15
 8008e6e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008e72:	4652      	mov	r2, sl
 8008e74:	465b      	mov	r3, fp
 8008e76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e7a:	f7f7 fbbd 	bl	80005f8 <__aeabi_dmul>
 8008e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e80:	1b5d      	subs	r5, r3, r5
 8008e82:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008e86:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008e8a:	e78f      	b.n	8008dac <_strtod_l+0x3d4>
 8008e8c:	3316      	adds	r3, #22
 8008e8e:	dba8      	blt.n	8008de2 <_strtod_l+0x40a>
 8008e90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e92:	eba3 0808 	sub.w	r8, r3, r8
 8008e96:	4b34      	ldr	r3, [pc, #208]	@ (8008f68 <_strtod_l+0x590>)
 8008e98:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008e9c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008ea0:	4650      	mov	r0, sl
 8008ea2:	4659      	mov	r1, fp
 8008ea4:	f7f7 fcd2 	bl	800084c <__aeabi_ddiv>
 8008ea8:	e782      	b.n	8008db0 <_strtod_l+0x3d8>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	4f2f      	ldr	r7, [pc, #188]	@ (8008f6c <_strtod_l+0x594>)
 8008eae:	1124      	asrs	r4, r4, #4
 8008eb0:	4650      	mov	r0, sl
 8008eb2:	4659      	mov	r1, fp
 8008eb4:	461e      	mov	r6, r3
 8008eb6:	2c01      	cmp	r4, #1
 8008eb8:	dc21      	bgt.n	8008efe <_strtod_l+0x526>
 8008eba:	b10b      	cbz	r3, 8008ec0 <_strtod_l+0x4e8>
 8008ebc:	4682      	mov	sl, r0
 8008ebe:	468b      	mov	fp, r1
 8008ec0:	492a      	ldr	r1, [pc, #168]	@ (8008f6c <_strtod_l+0x594>)
 8008ec2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008ec6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008eca:	4652      	mov	r2, sl
 8008ecc:	465b      	mov	r3, fp
 8008ece:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ed2:	f7f7 fb91 	bl	80005f8 <__aeabi_dmul>
 8008ed6:	4b26      	ldr	r3, [pc, #152]	@ (8008f70 <_strtod_l+0x598>)
 8008ed8:	460a      	mov	r2, r1
 8008eda:	400b      	ands	r3, r1
 8008edc:	4925      	ldr	r1, [pc, #148]	@ (8008f74 <_strtod_l+0x59c>)
 8008ede:	428b      	cmp	r3, r1
 8008ee0:	4682      	mov	sl, r0
 8008ee2:	d898      	bhi.n	8008e16 <_strtod_l+0x43e>
 8008ee4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008ee8:	428b      	cmp	r3, r1
 8008eea:	bf86      	itte	hi
 8008eec:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008f78 <_strtod_l+0x5a0>
 8008ef0:	f04f 3aff 	movhi.w	sl, #4294967295
 8008ef4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008ef8:	2300      	movs	r3, #0
 8008efa:	9308      	str	r3, [sp, #32]
 8008efc:	e076      	b.n	8008fec <_strtod_l+0x614>
 8008efe:	07e2      	lsls	r2, r4, #31
 8008f00:	d504      	bpl.n	8008f0c <_strtod_l+0x534>
 8008f02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f06:	f7f7 fb77 	bl	80005f8 <__aeabi_dmul>
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	3601      	adds	r6, #1
 8008f0e:	1064      	asrs	r4, r4, #1
 8008f10:	3708      	adds	r7, #8
 8008f12:	e7d0      	b.n	8008eb6 <_strtod_l+0x4de>
 8008f14:	d0f0      	beq.n	8008ef8 <_strtod_l+0x520>
 8008f16:	4264      	negs	r4, r4
 8008f18:	f014 020f 	ands.w	r2, r4, #15
 8008f1c:	d00a      	beq.n	8008f34 <_strtod_l+0x55c>
 8008f1e:	4b12      	ldr	r3, [pc, #72]	@ (8008f68 <_strtod_l+0x590>)
 8008f20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f24:	4650      	mov	r0, sl
 8008f26:	4659      	mov	r1, fp
 8008f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2c:	f7f7 fc8e 	bl	800084c <__aeabi_ddiv>
 8008f30:	4682      	mov	sl, r0
 8008f32:	468b      	mov	fp, r1
 8008f34:	1124      	asrs	r4, r4, #4
 8008f36:	d0df      	beq.n	8008ef8 <_strtod_l+0x520>
 8008f38:	2c1f      	cmp	r4, #31
 8008f3a:	dd1f      	ble.n	8008f7c <_strtod_l+0x5a4>
 8008f3c:	2400      	movs	r4, #0
 8008f3e:	46a0      	mov	r8, r4
 8008f40:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008f42:	46a1      	mov	r9, r4
 8008f44:	9a05      	ldr	r2, [sp, #20]
 8008f46:	2322      	movs	r3, #34	@ 0x22
 8008f48:	f04f 0a00 	mov.w	sl, #0
 8008f4c:	f04f 0b00 	mov.w	fp, #0
 8008f50:	6013      	str	r3, [r2, #0]
 8008f52:	e76b      	b.n	8008e2c <_strtod_l+0x454>
 8008f54:	0802172d 	.word	0x0802172d
 8008f58:	080219f8 	.word	0x080219f8
 8008f5c:	08021725 	.word	0x08021725
 8008f60:	0802175c 	.word	0x0802175c
 8008f64:	08021895 	.word	0x08021895
 8008f68:	08021930 	.word	0x08021930
 8008f6c:	08021908 	.word	0x08021908
 8008f70:	7ff00000 	.word	0x7ff00000
 8008f74:	7ca00000 	.word	0x7ca00000
 8008f78:	7fefffff 	.word	0x7fefffff
 8008f7c:	f014 0310 	ands.w	r3, r4, #16
 8008f80:	bf18      	it	ne
 8008f82:	236a      	movne	r3, #106	@ 0x6a
 8008f84:	4ea9      	ldr	r6, [pc, #676]	@ (800922c <_strtod_l+0x854>)
 8008f86:	9308      	str	r3, [sp, #32]
 8008f88:	4650      	mov	r0, sl
 8008f8a:	4659      	mov	r1, fp
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	07e7      	lsls	r7, r4, #31
 8008f90:	d504      	bpl.n	8008f9c <_strtod_l+0x5c4>
 8008f92:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008f96:	f7f7 fb2f 	bl	80005f8 <__aeabi_dmul>
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	1064      	asrs	r4, r4, #1
 8008f9e:	f106 0608 	add.w	r6, r6, #8
 8008fa2:	d1f4      	bne.n	8008f8e <_strtod_l+0x5b6>
 8008fa4:	b10b      	cbz	r3, 8008faa <_strtod_l+0x5d2>
 8008fa6:	4682      	mov	sl, r0
 8008fa8:	468b      	mov	fp, r1
 8008faa:	9b08      	ldr	r3, [sp, #32]
 8008fac:	b1b3      	cbz	r3, 8008fdc <_strtod_l+0x604>
 8008fae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008fb2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	4659      	mov	r1, fp
 8008fba:	dd0f      	ble.n	8008fdc <_strtod_l+0x604>
 8008fbc:	2b1f      	cmp	r3, #31
 8008fbe:	dd56      	ble.n	800906e <_strtod_l+0x696>
 8008fc0:	2b34      	cmp	r3, #52	@ 0x34
 8008fc2:	bfde      	ittt	le
 8008fc4:	f04f 33ff 	movle.w	r3, #4294967295
 8008fc8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008fcc:	4093      	lslle	r3, r2
 8008fce:	f04f 0a00 	mov.w	sl, #0
 8008fd2:	bfcc      	ite	gt
 8008fd4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008fd8:	ea03 0b01 	andle.w	fp, r3, r1
 8008fdc:	2200      	movs	r2, #0
 8008fde:	2300      	movs	r3, #0
 8008fe0:	4650      	mov	r0, sl
 8008fe2:	4659      	mov	r1, fp
 8008fe4:	f7f7 fd70 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	d1a7      	bne.n	8008f3c <_strtod_l+0x564>
 8008fec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fee:	9300      	str	r3, [sp, #0]
 8008ff0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008ff2:	9805      	ldr	r0, [sp, #20]
 8008ff4:	462b      	mov	r3, r5
 8008ff6:	464a      	mov	r2, r9
 8008ff8:	f7ff f8ce 	bl	8008198 <__s2b>
 8008ffc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008ffe:	2800      	cmp	r0, #0
 8009000:	f43f af09 	beq.w	8008e16 <_strtod_l+0x43e>
 8009004:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009006:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009008:	2a00      	cmp	r2, #0
 800900a:	eba3 0308 	sub.w	r3, r3, r8
 800900e:	bfa8      	it	ge
 8009010:	2300      	movge	r3, #0
 8009012:	9312      	str	r3, [sp, #72]	@ 0x48
 8009014:	2400      	movs	r4, #0
 8009016:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800901a:	9316      	str	r3, [sp, #88]	@ 0x58
 800901c:	46a0      	mov	r8, r4
 800901e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009020:	9805      	ldr	r0, [sp, #20]
 8009022:	6859      	ldr	r1, [r3, #4]
 8009024:	f7ff f810 	bl	8008048 <_Balloc>
 8009028:	4681      	mov	r9, r0
 800902a:	2800      	cmp	r0, #0
 800902c:	f43f aef7 	beq.w	8008e1e <_strtod_l+0x446>
 8009030:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009032:	691a      	ldr	r2, [r3, #16]
 8009034:	3202      	adds	r2, #2
 8009036:	f103 010c 	add.w	r1, r3, #12
 800903a:	0092      	lsls	r2, r2, #2
 800903c:	300c      	adds	r0, #12
 800903e:	f7fe f894 	bl	800716a <memcpy>
 8009042:	ec4b ab10 	vmov	d0, sl, fp
 8009046:	9805      	ldr	r0, [sp, #20]
 8009048:	aa1c      	add	r2, sp, #112	@ 0x70
 800904a:	a91b      	add	r1, sp, #108	@ 0x6c
 800904c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009050:	f7ff fbd6 	bl	8008800 <__d2b>
 8009054:	901a      	str	r0, [sp, #104]	@ 0x68
 8009056:	2800      	cmp	r0, #0
 8009058:	f43f aee1 	beq.w	8008e1e <_strtod_l+0x446>
 800905c:	9805      	ldr	r0, [sp, #20]
 800905e:	2101      	movs	r1, #1
 8009060:	f7ff f930 	bl	80082c4 <__i2b>
 8009064:	4680      	mov	r8, r0
 8009066:	b948      	cbnz	r0, 800907c <_strtod_l+0x6a4>
 8009068:	f04f 0800 	mov.w	r8, #0
 800906c:	e6d7      	b.n	8008e1e <_strtod_l+0x446>
 800906e:	f04f 32ff 	mov.w	r2, #4294967295
 8009072:	fa02 f303 	lsl.w	r3, r2, r3
 8009076:	ea03 0a0a 	and.w	sl, r3, sl
 800907a:	e7af      	b.n	8008fdc <_strtod_l+0x604>
 800907c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800907e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009080:	2d00      	cmp	r5, #0
 8009082:	bfab      	itete	ge
 8009084:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009086:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009088:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800908a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800908c:	bfac      	ite	ge
 800908e:	18ef      	addge	r7, r5, r3
 8009090:	1b5e      	sublt	r6, r3, r5
 8009092:	9b08      	ldr	r3, [sp, #32]
 8009094:	1aed      	subs	r5, r5, r3
 8009096:	4415      	add	r5, r2
 8009098:	4b65      	ldr	r3, [pc, #404]	@ (8009230 <_strtod_l+0x858>)
 800909a:	3d01      	subs	r5, #1
 800909c:	429d      	cmp	r5, r3
 800909e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80090a2:	da50      	bge.n	8009146 <_strtod_l+0x76e>
 80090a4:	1b5b      	subs	r3, r3, r5
 80090a6:	2b1f      	cmp	r3, #31
 80090a8:	eba2 0203 	sub.w	r2, r2, r3
 80090ac:	f04f 0101 	mov.w	r1, #1
 80090b0:	dc3d      	bgt.n	800912e <_strtod_l+0x756>
 80090b2:	fa01 f303 	lsl.w	r3, r1, r3
 80090b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80090b8:	2300      	movs	r3, #0
 80090ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80090bc:	18bd      	adds	r5, r7, r2
 80090be:	9b08      	ldr	r3, [sp, #32]
 80090c0:	42af      	cmp	r7, r5
 80090c2:	4416      	add	r6, r2
 80090c4:	441e      	add	r6, r3
 80090c6:	463b      	mov	r3, r7
 80090c8:	bfa8      	it	ge
 80090ca:	462b      	movge	r3, r5
 80090cc:	42b3      	cmp	r3, r6
 80090ce:	bfa8      	it	ge
 80090d0:	4633      	movge	r3, r6
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	bfc2      	ittt	gt
 80090d6:	1aed      	subgt	r5, r5, r3
 80090d8:	1af6      	subgt	r6, r6, r3
 80090da:	1aff      	subgt	r7, r7, r3
 80090dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80090de:	2b00      	cmp	r3, #0
 80090e0:	dd16      	ble.n	8009110 <_strtod_l+0x738>
 80090e2:	4641      	mov	r1, r8
 80090e4:	9805      	ldr	r0, [sp, #20]
 80090e6:	461a      	mov	r2, r3
 80090e8:	f7ff f9a4 	bl	8008434 <__pow5mult>
 80090ec:	4680      	mov	r8, r0
 80090ee:	2800      	cmp	r0, #0
 80090f0:	d0ba      	beq.n	8009068 <_strtod_l+0x690>
 80090f2:	4601      	mov	r1, r0
 80090f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80090f6:	9805      	ldr	r0, [sp, #20]
 80090f8:	f7ff f8fa 	bl	80082f0 <__multiply>
 80090fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80090fe:	2800      	cmp	r0, #0
 8009100:	f43f ae8d 	beq.w	8008e1e <_strtod_l+0x446>
 8009104:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009106:	9805      	ldr	r0, [sp, #20]
 8009108:	f7fe ffde 	bl	80080c8 <_Bfree>
 800910c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800910e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009110:	2d00      	cmp	r5, #0
 8009112:	dc1d      	bgt.n	8009150 <_strtod_l+0x778>
 8009114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009116:	2b00      	cmp	r3, #0
 8009118:	dd23      	ble.n	8009162 <_strtod_l+0x78a>
 800911a:	4649      	mov	r1, r9
 800911c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800911e:	9805      	ldr	r0, [sp, #20]
 8009120:	f7ff f988 	bl	8008434 <__pow5mult>
 8009124:	4681      	mov	r9, r0
 8009126:	b9e0      	cbnz	r0, 8009162 <_strtod_l+0x78a>
 8009128:	f04f 0900 	mov.w	r9, #0
 800912c:	e677      	b.n	8008e1e <_strtod_l+0x446>
 800912e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009132:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009136:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800913a:	35e2      	adds	r5, #226	@ 0xe2
 800913c:	fa01 f305 	lsl.w	r3, r1, r5
 8009140:	9310      	str	r3, [sp, #64]	@ 0x40
 8009142:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009144:	e7ba      	b.n	80090bc <_strtod_l+0x6e4>
 8009146:	2300      	movs	r3, #0
 8009148:	9310      	str	r3, [sp, #64]	@ 0x40
 800914a:	2301      	movs	r3, #1
 800914c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800914e:	e7b5      	b.n	80090bc <_strtod_l+0x6e4>
 8009150:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009152:	9805      	ldr	r0, [sp, #20]
 8009154:	462a      	mov	r2, r5
 8009156:	f7ff f9c7 	bl	80084e8 <__lshift>
 800915a:	901a      	str	r0, [sp, #104]	@ 0x68
 800915c:	2800      	cmp	r0, #0
 800915e:	d1d9      	bne.n	8009114 <_strtod_l+0x73c>
 8009160:	e65d      	b.n	8008e1e <_strtod_l+0x446>
 8009162:	2e00      	cmp	r6, #0
 8009164:	dd07      	ble.n	8009176 <_strtod_l+0x79e>
 8009166:	4649      	mov	r1, r9
 8009168:	9805      	ldr	r0, [sp, #20]
 800916a:	4632      	mov	r2, r6
 800916c:	f7ff f9bc 	bl	80084e8 <__lshift>
 8009170:	4681      	mov	r9, r0
 8009172:	2800      	cmp	r0, #0
 8009174:	d0d8      	beq.n	8009128 <_strtod_l+0x750>
 8009176:	2f00      	cmp	r7, #0
 8009178:	dd08      	ble.n	800918c <_strtod_l+0x7b4>
 800917a:	4641      	mov	r1, r8
 800917c:	9805      	ldr	r0, [sp, #20]
 800917e:	463a      	mov	r2, r7
 8009180:	f7ff f9b2 	bl	80084e8 <__lshift>
 8009184:	4680      	mov	r8, r0
 8009186:	2800      	cmp	r0, #0
 8009188:	f43f ae49 	beq.w	8008e1e <_strtod_l+0x446>
 800918c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800918e:	9805      	ldr	r0, [sp, #20]
 8009190:	464a      	mov	r2, r9
 8009192:	f7ff fa31 	bl	80085f8 <__mdiff>
 8009196:	4604      	mov	r4, r0
 8009198:	2800      	cmp	r0, #0
 800919a:	f43f ae40 	beq.w	8008e1e <_strtod_l+0x446>
 800919e:	68c3      	ldr	r3, [r0, #12]
 80091a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80091a2:	2300      	movs	r3, #0
 80091a4:	60c3      	str	r3, [r0, #12]
 80091a6:	4641      	mov	r1, r8
 80091a8:	f7ff fa0a 	bl	80085c0 <__mcmp>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	da45      	bge.n	800923c <_strtod_l+0x864>
 80091b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091b2:	ea53 030a 	orrs.w	r3, r3, sl
 80091b6:	d16b      	bne.n	8009290 <_strtod_l+0x8b8>
 80091b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d167      	bne.n	8009290 <_strtod_l+0x8b8>
 80091c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80091c4:	0d1b      	lsrs	r3, r3, #20
 80091c6:	051b      	lsls	r3, r3, #20
 80091c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80091cc:	d960      	bls.n	8009290 <_strtod_l+0x8b8>
 80091ce:	6963      	ldr	r3, [r4, #20]
 80091d0:	b913      	cbnz	r3, 80091d8 <_strtod_l+0x800>
 80091d2:	6923      	ldr	r3, [r4, #16]
 80091d4:	2b01      	cmp	r3, #1
 80091d6:	dd5b      	ble.n	8009290 <_strtod_l+0x8b8>
 80091d8:	4621      	mov	r1, r4
 80091da:	2201      	movs	r2, #1
 80091dc:	9805      	ldr	r0, [sp, #20]
 80091de:	f7ff f983 	bl	80084e8 <__lshift>
 80091e2:	4641      	mov	r1, r8
 80091e4:	4604      	mov	r4, r0
 80091e6:	f7ff f9eb 	bl	80085c0 <__mcmp>
 80091ea:	2800      	cmp	r0, #0
 80091ec:	dd50      	ble.n	8009290 <_strtod_l+0x8b8>
 80091ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80091f2:	9a08      	ldr	r2, [sp, #32]
 80091f4:	0d1b      	lsrs	r3, r3, #20
 80091f6:	051b      	lsls	r3, r3, #20
 80091f8:	2a00      	cmp	r2, #0
 80091fa:	d06a      	beq.n	80092d2 <_strtod_l+0x8fa>
 80091fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009200:	d867      	bhi.n	80092d2 <_strtod_l+0x8fa>
 8009202:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009206:	f67f ae9d 	bls.w	8008f44 <_strtod_l+0x56c>
 800920a:	4b0a      	ldr	r3, [pc, #40]	@ (8009234 <_strtod_l+0x85c>)
 800920c:	4650      	mov	r0, sl
 800920e:	4659      	mov	r1, fp
 8009210:	2200      	movs	r2, #0
 8009212:	f7f7 f9f1 	bl	80005f8 <__aeabi_dmul>
 8009216:	4b08      	ldr	r3, [pc, #32]	@ (8009238 <_strtod_l+0x860>)
 8009218:	400b      	ands	r3, r1
 800921a:	4682      	mov	sl, r0
 800921c:	468b      	mov	fp, r1
 800921e:	2b00      	cmp	r3, #0
 8009220:	f47f ae08 	bne.w	8008e34 <_strtod_l+0x45c>
 8009224:	9a05      	ldr	r2, [sp, #20]
 8009226:	2322      	movs	r3, #34	@ 0x22
 8009228:	6013      	str	r3, [r2, #0]
 800922a:	e603      	b.n	8008e34 <_strtod_l+0x45c>
 800922c:	08021a20 	.word	0x08021a20
 8009230:	fffffc02 	.word	0xfffffc02
 8009234:	39500000 	.word	0x39500000
 8009238:	7ff00000 	.word	0x7ff00000
 800923c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009240:	d165      	bne.n	800930e <_strtod_l+0x936>
 8009242:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009244:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009248:	b35a      	cbz	r2, 80092a2 <_strtod_l+0x8ca>
 800924a:	4a9f      	ldr	r2, [pc, #636]	@ (80094c8 <_strtod_l+0xaf0>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d12b      	bne.n	80092a8 <_strtod_l+0x8d0>
 8009250:	9b08      	ldr	r3, [sp, #32]
 8009252:	4651      	mov	r1, sl
 8009254:	b303      	cbz	r3, 8009298 <_strtod_l+0x8c0>
 8009256:	4b9d      	ldr	r3, [pc, #628]	@ (80094cc <_strtod_l+0xaf4>)
 8009258:	465a      	mov	r2, fp
 800925a:	4013      	ands	r3, r2
 800925c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009260:	f04f 32ff 	mov.w	r2, #4294967295
 8009264:	d81b      	bhi.n	800929e <_strtod_l+0x8c6>
 8009266:	0d1b      	lsrs	r3, r3, #20
 8009268:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800926c:	fa02 f303 	lsl.w	r3, r2, r3
 8009270:	4299      	cmp	r1, r3
 8009272:	d119      	bne.n	80092a8 <_strtod_l+0x8d0>
 8009274:	4b96      	ldr	r3, [pc, #600]	@ (80094d0 <_strtod_l+0xaf8>)
 8009276:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009278:	429a      	cmp	r2, r3
 800927a:	d102      	bne.n	8009282 <_strtod_l+0x8aa>
 800927c:	3101      	adds	r1, #1
 800927e:	f43f adce 	beq.w	8008e1e <_strtod_l+0x446>
 8009282:	4b92      	ldr	r3, [pc, #584]	@ (80094cc <_strtod_l+0xaf4>)
 8009284:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009286:	401a      	ands	r2, r3
 8009288:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800928c:	f04f 0a00 	mov.w	sl, #0
 8009290:	9b08      	ldr	r3, [sp, #32]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d1b9      	bne.n	800920a <_strtod_l+0x832>
 8009296:	e5cd      	b.n	8008e34 <_strtod_l+0x45c>
 8009298:	f04f 33ff 	mov.w	r3, #4294967295
 800929c:	e7e8      	b.n	8009270 <_strtod_l+0x898>
 800929e:	4613      	mov	r3, r2
 80092a0:	e7e6      	b.n	8009270 <_strtod_l+0x898>
 80092a2:	ea53 030a 	orrs.w	r3, r3, sl
 80092a6:	d0a2      	beq.n	80091ee <_strtod_l+0x816>
 80092a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80092aa:	b1db      	cbz	r3, 80092e4 <_strtod_l+0x90c>
 80092ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80092ae:	4213      	tst	r3, r2
 80092b0:	d0ee      	beq.n	8009290 <_strtod_l+0x8b8>
 80092b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092b4:	9a08      	ldr	r2, [sp, #32]
 80092b6:	4650      	mov	r0, sl
 80092b8:	4659      	mov	r1, fp
 80092ba:	b1bb      	cbz	r3, 80092ec <_strtod_l+0x914>
 80092bc:	f7ff fb6e 	bl	800899c <sulp>
 80092c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092c4:	ec53 2b10 	vmov	r2, r3, d0
 80092c8:	f7f6 ffe0 	bl	800028c <__adddf3>
 80092cc:	4682      	mov	sl, r0
 80092ce:	468b      	mov	fp, r1
 80092d0:	e7de      	b.n	8009290 <_strtod_l+0x8b8>
 80092d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80092d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80092da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80092de:	f04f 3aff 	mov.w	sl, #4294967295
 80092e2:	e7d5      	b.n	8009290 <_strtod_l+0x8b8>
 80092e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80092e6:	ea13 0f0a 	tst.w	r3, sl
 80092ea:	e7e1      	b.n	80092b0 <_strtod_l+0x8d8>
 80092ec:	f7ff fb56 	bl	800899c <sulp>
 80092f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092f4:	ec53 2b10 	vmov	r2, r3, d0
 80092f8:	f7f6 ffc6 	bl	8000288 <__aeabi_dsub>
 80092fc:	2200      	movs	r2, #0
 80092fe:	2300      	movs	r3, #0
 8009300:	4682      	mov	sl, r0
 8009302:	468b      	mov	fp, r1
 8009304:	f7f7 fbe0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009308:	2800      	cmp	r0, #0
 800930a:	d0c1      	beq.n	8009290 <_strtod_l+0x8b8>
 800930c:	e61a      	b.n	8008f44 <_strtod_l+0x56c>
 800930e:	4641      	mov	r1, r8
 8009310:	4620      	mov	r0, r4
 8009312:	f7ff facd 	bl	80088b0 <__ratio>
 8009316:	ec57 6b10 	vmov	r6, r7, d0
 800931a:	2200      	movs	r2, #0
 800931c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009320:	4630      	mov	r0, r6
 8009322:	4639      	mov	r1, r7
 8009324:	f7f7 fbe4 	bl	8000af0 <__aeabi_dcmple>
 8009328:	2800      	cmp	r0, #0
 800932a:	d06f      	beq.n	800940c <_strtod_l+0xa34>
 800932c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800932e:	2b00      	cmp	r3, #0
 8009330:	d17a      	bne.n	8009428 <_strtod_l+0xa50>
 8009332:	f1ba 0f00 	cmp.w	sl, #0
 8009336:	d158      	bne.n	80093ea <_strtod_l+0xa12>
 8009338:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800933a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800933e:	2b00      	cmp	r3, #0
 8009340:	d15a      	bne.n	80093f8 <_strtod_l+0xa20>
 8009342:	4b64      	ldr	r3, [pc, #400]	@ (80094d4 <_strtod_l+0xafc>)
 8009344:	2200      	movs	r2, #0
 8009346:	4630      	mov	r0, r6
 8009348:	4639      	mov	r1, r7
 800934a:	f7f7 fbc7 	bl	8000adc <__aeabi_dcmplt>
 800934e:	2800      	cmp	r0, #0
 8009350:	d159      	bne.n	8009406 <_strtod_l+0xa2e>
 8009352:	4630      	mov	r0, r6
 8009354:	4639      	mov	r1, r7
 8009356:	4b60      	ldr	r3, [pc, #384]	@ (80094d8 <_strtod_l+0xb00>)
 8009358:	2200      	movs	r2, #0
 800935a:	f7f7 f94d 	bl	80005f8 <__aeabi_dmul>
 800935e:	4606      	mov	r6, r0
 8009360:	460f      	mov	r7, r1
 8009362:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009366:	9606      	str	r6, [sp, #24]
 8009368:	9307      	str	r3, [sp, #28]
 800936a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800936e:	4d57      	ldr	r5, [pc, #348]	@ (80094cc <_strtod_l+0xaf4>)
 8009370:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009374:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009376:	401d      	ands	r5, r3
 8009378:	4b58      	ldr	r3, [pc, #352]	@ (80094dc <_strtod_l+0xb04>)
 800937a:	429d      	cmp	r5, r3
 800937c:	f040 80b2 	bne.w	80094e4 <_strtod_l+0xb0c>
 8009380:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009382:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009386:	ec4b ab10 	vmov	d0, sl, fp
 800938a:	f7ff f9c9 	bl	8008720 <__ulp>
 800938e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009392:	ec51 0b10 	vmov	r0, r1, d0
 8009396:	f7f7 f92f 	bl	80005f8 <__aeabi_dmul>
 800939a:	4652      	mov	r2, sl
 800939c:	465b      	mov	r3, fp
 800939e:	f7f6 ff75 	bl	800028c <__adddf3>
 80093a2:	460b      	mov	r3, r1
 80093a4:	4949      	ldr	r1, [pc, #292]	@ (80094cc <_strtod_l+0xaf4>)
 80093a6:	4a4e      	ldr	r2, [pc, #312]	@ (80094e0 <_strtod_l+0xb08>)
 80093a8:	4019      	ands	r1, r3
 80093aa:	4291      	cmp	r1, r2
 80093ac:	4682      	mov	sl, r0
 80093ae:	d942      	bls.n	8009436 <_strtod_l+0xa5e>
 80093b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80093b2:	4b47      	ldr	r3, [pc, #284]	@ (80094d0 <_strtod_l+0xaf8>)
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d103      	bne.n	80093c0 <_strtod_l+0x9e8>
 80093b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093ba:	3301      	adds	r3, #1
 80093bc:	f43f ad2f 	beq.w	8008e1e <_strtod_l+0x446>
 80093c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80094d0 <_strtod_l+0xaf8>
 80093c4:	f04f 3aff 	mov.w	sl, #4294967295
 80093c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80093ca:	9805      	ldr	r0, [sp, #20]
 80093cc:	f7fe fe7c 	bl	80080c8 <_Bfree>
 80093d0:	9805      	ldr	r0, [sp, #20]
 80093d2:	4649      	mov	r1, r9
 80093d4:	f7fe fe78 	bl	80080c8 <_Bfree>
 80093d8:	9805      	ldr	r0, [sp, #20]
 80093da:	4641      	mov	r1, r8
 80093dc:	f7fe fe74 	bl	80080c8 <_Bfree>
 80093e0:	9805      	ldr	r0, [sp, #20]
 80093e2:	4621      	mov	r1, r4
 80093e4:	f7fe fe70 	bl	80080c8 <_Bfree>
 80093e8:	e619      	b.n	800901e <_strtod_l+0x646>
 80093ea:	f1ba 0f01 	cmp.w	sl, #1
 80093ee:	d103      	bne.n	80093f8 <_strtod_l+0xa20>
 80093f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	f43f ada6 	beq.w	8008f44 <_strtod_l+0x56c>
 80093f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80094a8 <_strtod_l+0xad0>
 80093fc:	4f35      	ldr	r7, [pc, #212]	@ (80094d4 <_strtod_l+0xafc>)
 80093fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009402:	2600      	movs	r6, #0
 8009404:	e7b1      	b.n	800936a <_strtod_l+0x992>
 8009406:	4f34      	ldr	r7, [pc, #208]	@ (80094d8 <_strtod_l+0xb00>)
 8009408:	2600      	movs	r6, #0
 800940a:	e7aa      	b.n	8009362 <_strtod_l+0x98a>
 800940c:	4b32      	ldr	r3, [pc, #200]	@ (80094d8 <_strtod_l+0xb00>)
 800940e:	4630      	mov	r0, r6
 8009410:	4639      	mov	r1, r7
 8009412:	2200      	movs	r2, #0
 8009414:	f7f7 f8f0 	bl	80005f8 <__aeabi_dmul>
 8009418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800941a:	4606      	mov	r6, r0
 800941c:	460f      	mov	r7, r1
 800941e:	2b00      	cmp	r3, #0
 8009420:	d09f      	beq.n	8009362 <_strtod_l+0x98a>
 8009422:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009426:	e7a0      	b.n	800936a <_strtod_l+0x992>
 8009428:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80094b0 <_strtod_l+0xad8>
 800942c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009430:	ec57 6b17 	vmov	r6, r7, d7
 8009434:	e799      	b.n	800936a <_strtod_l+0x992>
 8009436:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800943a:	9b08      	ldr	r3, [sp, #32]
 800943c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009440:	2b00      	cmp	r3, #0
 8009442:	d1c1      	bne.n	80093c8 <_strtod_l+0x9f0>
 8009444:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009448:	0d1b      	lsrs	r3, r3, #20
 800944a:	051b      	lsls	r3, r3, #20
 800944c:	429d      	cmp	r5, r3
 800944e:	d1bb      	bne.n	80093c8 <_strtod_l+0x9f0>
 8009450:	4630      	mov	r0, r6
 8009452:	4639      	mov	r1, r7
 8009454:	f7f7 fc30 	bl	8000cb8 <__aeabi_d2lz>
 8009458:	f7f7 f8a0 	bl	800059c <__aeabi_l2d>
 800945c:	4602      	mov	r2, r0
 800945e:	460b      	mov	r3, r1
 8009460:	4630      	mov	r0, r6
 8009462:	4639      	mov	r1, r7
 8009464:	f7f6 ff10 	bl	8000288 <__aeabi_dsub>
 8009468:	460b      	mov	r3, r1
 800946a:	4602      	mov	r2, r0
 800946c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009470:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009474:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009476:	ea46 060a 	orr.w	r6, r6, sl
 800947a:	431e      	orrs	r6, r3
 800947c:	d06f      	beq.n	800955e <_strtod_l+0xb86>
 800947e:	a30e      	add	r3, pc, #56	@ (adr r3, 80094b8 <_strtod_l+0xae0>)
 8009480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009484:	f7f7 fb2a 	bl	8000adc <__aeabi_dcmplt>
 8009488:	2800      	cmp	r0, #0
 800948a:	f47f acd3 	bne.w	8008e34 <_strtod_l+0x45c>
 800948e:	a30c      	add	r3, pc, #48	@ (adr r3, 80094c0 <_strtod_l+0xae8>)
 8009490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009494:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009498:	f7f7 fb3e 	bl	8000b18 <__aeabi_dcmpgt>
 800949c:	2800      	cmp	r0, #0
 800949e:	d093      	beq.n	80093c8 <_strtod_l+0x9f0>
 80094a0:	e4c8      	b.n	8008e34 <_strtod_l+0x45c>
 80094a2:	bf00      	nop
 80094a4:	f3af 8000 	nop.w
 80094a8:	00000000 	.word	0x00000000
 80094ac:	bff00000 	.word	0xbff00000
 80094b0:	00000000 	.word	0x00000000
 80094b4:	3ff00000 	.word	0x3ff00000
 80094b8:	94a03595 	.word	0x94a03595
 80094bc:	3fdfffff 	.word	0x3fdfffff
 80094c0:	35afe535 	.word	0x35afe535
 80094c4:	3fe00000 	.word	0x3fe00000
 80094c8:	000fffff 	.word	0x000fffff
 80094cc:	7ff00000 	.word	0x7ff00000
 80094d0:	7fefffff 	.word	0x7fefffff
 80094d4:	3ff00000 	.word	0x3ff00000
 80094d8:	3fe00000 	.word	0x3fe00000
 80094dc:	7fe00000 	.word	0x7fe00000
 80094e0:	7c9fffff 	.word	0x7c9fffff
 80094e4:	9b08      	ldr	r3, [sp, #32]
 80094e6:	b323      	cbz	r3, 8009532 <_strtod_l+0xb5a>
 80094e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80094ec:	d821      	bhi.n	8009532 <_strtod_l+0xb5a>
 80094ee:	a328      	add	r3, pc, #160	@ (adr r3, 8009590 <_strtod_l+0xbb8>)
 80094f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f4:	4630      	mov	r0, r6
 80094f6:	4639      	mov	r1, r7
 80094f8:	f7f7 fafa 	bl	8000af0 <__aeabi_dcmple>
 80094fc:	b1a0      	cbz	r0, 8009528 <_strtod_l+0xb50>
 80094fe:	4639      	mov	r1, r7
 8009500:	4630      	mov	r0, r6
 8009502:	f7f7 fb51 	bl	8000ba8 <__aeabi_d2uiz>
 8009506:	2801      	cmp	r0, #1
 8009508:	bf38      	it	cc
 800950a:	2001      	movcc	r0, #1
 800950c:	f7f6 fffa 	bl	8000504 <__aeabi_ui2d>
 8009510:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009512:	4606      	mov	r6, r0
 8009514:	460f      	mov	r7, r1
 8009516:	b9fb      	cbnz	r3, 8009558 <_strtod_l+0xb80>
 8009518:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800951c:	9014      	str	r0, [sp, #80]	@ 0x50
 800951e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009520:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009524:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009528:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800952a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800952e:	1b5b      	subs	r3, r3, r5
 8009530:	9311      	str	r3, [sp, #68]	@ 0x44
 8009532:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009536:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800953a:	f7ff f8f1 	bl	8008720 <__ulp>
 800953e:	4650      	mov	r0, sl
 8009540:	ec53 2b10 	vmov	r2, r3, d0
 8009544:	4659      	mov	r1, fp
 8009546:	f7f7 f857 	bl	80005f8 <__aeabi_dmul>
 800954a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800954e:	f7f6 fe9d 	bl	800028c <__adddf3>
 8009552:	4682      	mov	sl, r0
 8009554:	468b      	mov	fp, r1
 8009556:	e770      	b.n	800943a <_strtod_l+0xa62>
 8009558:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800955c:	e7e0      	b.n	8009520 <_strtod_l+0xb48>
 800955e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009598 <_strtod_l+0xbc0>)
 8009560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009564:	f7f7 faba 	bl	8000adc <__aeabi_dcmplt>
 8009568:	e798      	b.n	800949c <_strtod_l+0xac4>
 800956a:	2300      	movs	r3, #0
 800956c:	930e      	str	r3, [sp, #56]	@ 0x38
 800956e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009570:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009572:	6013      	str	r3, [r2, #0]
 8009574:	f7ff ba6d 	b.w	8008a52 <_strtod_l+0x7a>
 8009578:	2a65      	cmp	r2, #101	@ 0x65
 800957a:	f43f ab68 	beq.w	8008c4e <_strtod_l+0x276>
 800957e:	2a45      	cmp	r2, #69	@ 0x45
 8009580:	f43f ab65 	beq.w	8008c4e <_strtod_l+0x276>
 8009584:	2301      	movs	r3, #1
 8009586:	f7ff bba0 	b.w	8008cca <_strtod_l+0x2f2>
 800958a:	bf00      	nop
 800958c:	f3af 8000 	nop.w
 8009590:	ffc00000 	.word	0xffc00000
 8009594:	41dfffff 	.word	0x41dfffff
 8009598:	94a03595 	.word	0x94a03595
 800959c:	3fcfffff 	.word	0x3fcfffff

080095a0 <_strtod_r>:
 80095a0:	4b01      	ldr	r3, [pc, #4]	@ (80095a8 <_strtod_r+0x8>)
 80095a2:	f7ff ba19 	b.w	80089d8 <_strtod_l>
 80095a6:	bf00      	nop
 80095a8:	200000d8 	.word	0x200000d8

080095ac <_strtol_l.isra.0>:
 80095ac:	2b24      	cmp	r3, #36	@ 0x24
 80095ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095b2:	4686      	mov	lr, r0
 80095b4:	4690      	mov	r8, r2
 80095b6:	d801      	bhi.n	80095bc <_strtol_l.isra.0+0x10>
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d106      	bne.n	80095ca <_strtol_l.isra.0+0x1e>
 80095bc:	f7fd fda8 	bl	8007110 <__errno>
 80095c0:	2316      	movs	r3, #22
 80095c2:	6003      	str	r3, [r0, #0]
 80095c4:	2000      	movs	r0, #0
 80095c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ca:	4834      	ldr	r0, [pc, #208]	@ (800969c <_strtol_l.isra.0+0xf0>)
 80095cc:	460d      	mov	r5, r1
 80095ce:	462a      	mov	r2, r5
 80095d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095d4:	5d06      	ldrb	r6, [r0, r4]
 80095d6:	f016 0608 	ands.w	r6, r6, #8
 80095da:	d1f8      	bne.n	80095ce <_strtol_l.isra.0+0x22>
 80095dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80095de:	d110      	bne.n	8009602 <_strtol_l.isra.0+0x56>
 80095e0:	782c      	ldrb	r4, [r5, #0]
 80095e2:	2601      	movs	r6, #1
 80095e4:	1c95      	adds	r5, r2, #2
 80095e6:	f033 0210 	bics.w	r2, r3, #16
 80095ea:	d115      	bne.n	8009618 <_strtol_l.isra.0+0x6c>
 80095ec:	2c30      	cmp	r4, #48	@ 0x30
 80095ee:	d10d      	bne.n	800960c <_strtol_l.isra.0+0x60>
 80095f0:	782a      	ldrb	r2, [r5, #0]
 80095f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80095f6:	2a58      	cmp	r2, #88	@ 0x58
 80095f8:	d108      	bne.n	800960c <_strtol_l.isra.0+0x60>
 80095fa:	786c      	ldrb	r4, [r5, #1]
 80095fc:	3502      	adds	r5, #2
 80095fe:	2310      	movs	r3, #16
 8009600:	e00a      	b.n	8009618 <_strtol_l.isra.0+0x6c>
 8009602:	2c2b      	cmp	r4, #43	@ 0x2b
 8009604:	bf04      	itt	eq
 8009606:	782c      	ldrbeq	r4, [r5, #0]
 8009608:	1c95      	addeq	r5, r2, #2
 800960a:	e7ec      	b.n	80095e6 <_strtol_l.isra.0+0x3a>
 800960c:	2b00      	cmp	r3, #0
 800960e:	d1f6      	bne.n	80095fe <_strtol_l.isra.0+0x52>
 8009610:	2c30      	cmp	r4, #48	@ 0x30
 8009612:	bf14      	ite	ne
 8009614:	230a      	movne	r3, #10
 8009616:	2308      	moveq	r3, #8
 8009618:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800961c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009620:	2200      	movs	r2, #0
 8009622:	fbbc f9f3 	udiv	r9, ip, r3
 8009626:	4610      	mov	r0, r2
 8009628:	fb03 ca19 	mls	sl, r3, r9, ip
 800962c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009630:	2f09      	cmp	r7, #9
 8009632:	d80f      	bhi.n	8009654 <_strtol_l.isra.0+0xa8>
 8009634:	463c      	mov	r4, r7
 8009636:	42a3      	cmp	r3, r4
 8009638:	dd1b      	ble.n	8009672 <_strtol_l.isra.0+0xc6>
 800963a:	1c57      	adds	r7, r2, #1
 800963c:	d007      	beq.n	800964e <_strtol_l.isra.0+0xa2>
 800963e:	4581      	cmp	r9, r0
 8009640:	d314      	bcc.n	800966c <_strtol_l.isra.0+0xc0>
 8009642:	d101      	bne.n	8009648 <_strtol_l.isra.0+0x9c>
 8009644:	45a2      	cmp	sl, r4
 8009646:	db11      	blt.n	800966c <_strtol_l.isra.0+0xc0>
 8009648:	fb00 4003 	mla	r0, r0, r3, r4
 800964c:	2201      	movs	r2, #1
 800964e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009652:	e7eb      	b.n	800962c <_strtol_l.isra.0+0x80>
 8009654:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009658:	2f19      	cmp	r7, #25
 800965a:	d801      	bhi.n	8009660 <_strtol_l.isra.0+0xb4>
 800965c:	3c37      	subs	r4, #55	@ 0x37
 800965e:	e7ea      	b.n	8009636 <_strtol_l.isra.0+0x8a>
 8009660:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009664:	2f19      	cmp	r7, #25
 8009666:	d804      	bhi.n	8009672 <_strtol_l.isra.0+0xc6>
 8009668:	3c57      	subs	r4, #87	@ 0x57
 800966a:	e7e4      	b.n	8009636 <_strtol_l.isra.0+0x8a>
 800966c:	f04f 32ff 	mov.w	r2, #4294967295
 8009670:	e7ed      	b.n	800964e <_strtol_l.isra.0+0xa2>
 8009672:	1c53      	adds	r3, r2, #1
 8009674:	d108      	bne.n	8009688 <_strtol_l.isra.0+0xdc>
 8009676:	2322      	movs	r3, #34	@ 0x22
 8009678:	f8ce 3000 	str.w	r3, [lr]
 800967c:	4660      	mov	r0, ip
 800967e:	f1b8 0f00 	cmp.w	r8, #0
 8009682:	d0a0      	beq.n	80095c6 <_strtol_l.isra.0+0x1a>
 8009684:	1e69      	subs	r1, r5, #1
 8009686:	e006      	b.n	8009696 <_strtol_l.isra.0+0xea>
 8009688:	b106      	cbz	r6, 800968c <_strtol_l.isra.0+0xe0>
 800968a:	4240      	negs	r0, r0
 800968c:	f1b8 0f00 	cmp.w	r8, #0
 8009690:	d099      	beq.n	80095c6 <_strtol_l.isra.0+0x1a>
 8009692:	2a00      	cmp	r2, #0
 8009694:	d1f6      	bne.n	8009684 <_strtol_l.isra.0+0xd8>
 8009696:	f8c8 1000 	str.w	r1, [r8]
 800969a:	e794      	b.n	80095c6 <_strtol_l.isra.0+0x1a>
 800969c:	08021a49 	.word	0x08021a49

080096a0 <_strtol_r>:
 80096a0:	f7ff bf84 	b.w	80095ac <_strtol_l.isra.0>

080096a4 <__ssputs_r>:
 80096a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096a8:	688e      	ldr	r6, [r1, #8]
 80096aa:	461f      	mov	r7, r3
 80096ac:	42be      	cmp	r6, r7
 80096ae:	680b      	ldr	r3, [r1, #0]
 80096b0:	4682      	mov	sl, r0
 80096b2:	460c      	mov	r4, r1
 80096b4:	4690      	mov	r8, r2
 80096b6:	d82d      	bhi.n	8009714 <__ssputs_r+0x70>
 80096b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096c0:	d026      	beq.n	8009710 <__ssputs_r+0x6c>
 80096c2:	6965      	ldr	r5, [r4, #20]
 80096c4:	6909      	ldr	r1, [r1, #16]
 80096c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096ca:	eba3 0901 	sub.w	r9, r3, r1
 80096ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096d2:	1c7b      	adds	r3, r7, #1
 80096d4:	444b      	add	r3, r9
 80096d6:	106d      	asrs	r5, r5, #1
 80096d8:	429d      	cmp	r5, r3
 80096da:	bf38      	it	cc
 80096dc:	461d      	movcc	r5, r3
 80096de:	0553      	lsls	r3, r2, #21
 80096e0:	d527      	bpl.n	8009732 <__ssputs_r+0x8e>
 80096e2:	4629      	mov	r1, r5
 80096e4:	f7fe fc24 	bl	8007f30 <_malloc_r>
 80096e8:	4606      	mov	r6, r0
 80096ea:	b360      	cbz	r0, 8009746 <__ssputs_r+0xa2>
 80096ec:	6921      	ldr	r1, [r4, #16]
 80096ee:	464a      	mov	r2, r9
 80096f0:	f7fd fd3b 	bl	800716a <memcpy>
 80096f4:	89a3      	ldrh	r3, [r4, #12]
 80096f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096fe:	81a3      	strh	r3, [r4, #12]
 8009700:	6126      	str	r6, [r4, #16]
 8009702:	6165      	str	r5, [r4, #20]
 8009704:	444e      	add	r6, r9
 8009706:	eba5 0509 	sub.w	r5, r5, r9
 800970a:	6026      	str	r6, [r4, #0]
 800970c:	60a5      	str	r5, [r4, #8]
 800970e:	463e      	mov	r6, r7
 8009710:	42be      	cmp	r6, r7
 8009712:	d900      	bls.n	8009716 <__ssputs_r+0x72>
 8009714:	463e      	mov	r6, r7
 8009716:	6820      	ldr	r0, [r4, #0]
 8009718:	4632      	mov	r2, r6
 800971a:	4641      	mov	r1, r8
 800971c:	f000 f9c6 	bl	8009aac <memmove>
 8009720:	68a3      	ldr	r3, [r4, #8]
 8009722:	1b9b      	subs	r3, r3, r6
 8009724:	60a3      	str	r3, [r4, #8]
 8009726:	6823      	ldr	r3, [r4, #0]
 8009728:	4433      	add	r3, r6
 800972a:	6023      	str	r3, [r4, #0]
 800972c:	2000      	movs	r0, #0
 800972e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009732:	462a      	mov	r2, r5
 8009734:	f000 fd7d 	bl	800a232 <_realloc_r>
 8009738:	4606      	mov	r6, r0
 800973a:	2800      	cmp	r0, #0
 800973c:	d1e0      	bne.n	8009700 <__ssputs_r+0x5c>
 800973e:	6921      	ldr	r1, [r4, #16]
 8009740:	4650      	mov	r0, sl
 8009742:	f7fe fb81 	bl	8007e48 <_free_r>
 8009746:	230c      	movs	r3, #12
 8009748:	f8ca 3000 	str.w	r3, [sl]
 800974c:	89a3      	ldrh	r3, [r4, #12]
 800974e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009752:	81a3      	strh	r3, [r4, #12]
 8009754:	f04f 30ff 	mov.w	r0, #4294967295
 8009758:	e7e9      	b.n	800972e <__ssputs_r+0x8a>
	...

0800975c <_svfiprintf_r>:
 800975c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009760:	4698      	mov	r8, r3
 8009762:	898b      	ldrh	r3, [r1, #12]
 8009764:	061b      	lsls	r3, r3, #24
 8009766:	b09d      	sub	sp, #116	@ 0x74
 8009768:	4607      	mov	r7, r0
 800976a:	460d      	mov	r5, r1
 800976c:	4614      	mov	r4, r2
 800976e:	d510      	bpl.n	8009792 <_svfiprintf_r+0x36>
 8009770:	690b      	ldr	r3, [r1, #16]
 8009772:	b973      	cbnz	r3, 8009792 <_svfiprintf_r+0x36>
 8009774:	2140      	movs	r1, #64	@ 0x40
 8009776:	f7fe fbdb 	bl	8007f30 <_malloc_r>
 800977a:	6028      	str	r0, [r5, #0]
 800977c:	6128      	str	r0, [r5, #16]
 800977e:	b930      	cbnz	r0, 800978e <_svfiprintf_r+0x32>
 8009780:	230c      	movs	r3, #12
 8009782:	603b      	str	r3, [r7, #0]
 8009784:	f04f 30ff 	mov.w	r0, #4294967295
 8009788:	b01d      	add	sp, #116	@ 0x74
 800978a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800978e:	2340      	movs	r3, #64	@ 0x40
 8009790:	616b      	str	r3, [r5, #20]
 8009792:	2300      	movs	r3, #0
 8009794:	9309      	str	r3, [sp, #36]	@ 0x24
 8009796:	2320      	movs	r3, #32
 8009798:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800979c:	f8cd 800c 	str.w	r8, [sp, #12]
 80097a0:	2330      	movs	r3, #48	@ 0x30
 80097a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009940 <_svfiprintf_r+0x1e4>
 80097a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097aa:	f04f 0901 	mov.w	r9, #1
 80097ae:	4623      	mov	r3, r4
 80097b0:	469a      	mov	sl, r3
 80097b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097b6:	b10a      	cbz	r2, 80097bc <_svfiprintf_r+0x60>
 80097b8:	2a25      	cmp	r2, #37	@ 0x25
 80097ba:	d1f9      	bne.n	80097b0 <_svfiprintf_r+0x54>
 80097bc:	ebba 0b04 	subs.w	fp, sl, r4
 80097c0:	d00b      	beq.n	80097da <_svfiprintf_r+0x7e>
 80097c2:	465b      	mov	r3, fp
 80097c4:	4622      	mov	r2, r4
 80097c6:	4629      	mov	r1, r5
 80097c8:	4638      	mov	r0, r7
 80097ca:	f7ff ff6b 	bl	80096a4 <__ssputs_r>
 80097ce:	3001      	adds	r0, #1
 80097d0:	f000 80a7 	beq.w	8009922 <_svfiprintf_r+0x1c6>
 80097d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097d6:	445a      	add	r2, fp
 80097d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80097da:	f89a 3000 	ldrb.w	r3, [sl]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	f000 809f 	beq.w	8009922 <_svfiprintf_r+0x1c6>
 80097e4:	2300      	movs	r3, #0
 80097e6:	f04f 32ff 	mov.w	r2, #4294967295
 80097ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097ee:	f10a 0a01 	add.w	sl, sl, #1
 80097f2:	9304      	str	r3, [sp, #16]
 80097f4:	9307      	str	r3, [sp, #28]
 80097f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80097fc:	4654      	mov	r4, sl
 80097fe:	2205      	movs	r2, #5
 8009800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009804:	484e      	ldr	r0, [pc, #312]	@ (8009940 <_svfiprintf_r+0x1e4>)
 8009806:	f7f6 fce3 	bl	80001d0 <memchr>
 800980a:	9a04      	ldr	r2, [sp, #16]
 800980c:	b9d8      	cbnz	r0, 8009846 <_svfiprintf_r+0xea>
 800980e:	06d0      	lsls	r0, r2, #27
 8009810:	bf44      	itt	mi
 8009812:	2320      	movmi	r3, #32
 8009814:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009818:	0711      	lsls	r1, r2, #28
 800981a:	bf44      	itt	mi
 800981c:	232b      	movmi	r3, #43	@ 0x2b
 800981e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009822:	f89a 3000 	ldrb.w	r3, [sl]
 8009826:	2b2a      	cmp	r3, #42	@ 0x2a
 8009828:	d015      	beq.n	8009856 <_svfiprintf_r+0xfa>
 800982a:	9a07      	ldr	r2, [sp, #28]
 800982c:	4654      	mov	r4, sl
 800982e:	2000      	movs	r0, #0
 8009830:	f04f 0c0a 	mov.w	ip, #10
 8009834:	4621      	mov	r1, r4
 8009836:	f811 3b01 	ldrb.w	r3, [r1], #1
 800983a:	3b30      	subs	r3, #48	@ 0x30
 800983c:	2b09      	cmp	r3, #9
 800983e:	d94b      	bls.n	80098d8 <_svfiprintf_r+0x17c>
 8009840:	b1b0      	cbz	r0, 8009870 <_svfiprintf_r+0x114>
 8009842:	9207      	str	r2, [sp, #28]
 8009844:	e014      	b.n	8009870 <_svfiprintf_r+0x114>
 8009846:	eba0 0308 	sub.w	r3, r0, r8
 800984a:	fa09 f303 	lsl.w	r3, r9, r3
 800984e:	4313      	orrs	r3, r2
 8009850:	9304      	str	r3, [sp, #16]
 8009852:	46a2      	mov	sl, r4
 8009854:	e7d2      	b.n	80097fc <_svfiprintf_r+0xa0>
 8009856:	9b03      	ldr	r3, [sp, #12]
 8009858:	1d19      	adds	r1, r3, #4
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	9103      	str	r1, [sp, #12]
 800985e:	2b00      	cmp	r3, #0
 8009860:	bfbb      	ittet	lt
 8009862:	425b      	neglt	r3, r3
 8009864:	f042 0202 	orrlt.w	r2, r2, #2
 8009868:	9307      	strge	r3, [sp, #28]
 800986a:	9307      	strlt	r3, [sp, #28]
 800986c:	bfb8      	it	lt
 800986e:	9204      	strlt	r2, [sp, #16]
 8009870:	7823      	ldrb	r3, [r4, #0]
 8009872:	2b2e      	cmp	r3, #46	@ 0x2e
 8009874:	d10a      	bne.n	800988c <_svfiprintf_r+0x130>
 8009876:	7863      	ldrb	r3, [r4, #1]
 8009878:	2b2a      	cmp	r3, #42	@ 0x2a
 800987a:	d132      	bne.n	80098e2 <_svfiprintf_r+0x186>
 800987c:	9b03      	ldr	r3, [sp, #12]
 800987e:	1d1a      	adds	r2, r3, #4
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	9203      	str	r2, [sp, #12]
 8009884:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009888:	3402      	adds	r4, #2
 800988a:	9305      	str	r3, [sp, #20]
 800988c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009950 <_svfiprintf_r+0x1f4>
 8009890:	7821      	ldrb	r1, [r4, #0]
 8009892:	2203      	movs	r2, #3
 8009894:	4650      	mov	r0, sl
 8009896:	f7f6 fc9b 	bl	80001d0 <memchr>
 800989a:	b138      	cbz	r0, 80098ac <_svfiprintf_r+0x150>
 800989c:	9b04      	ldr	r3, [sp, #16]
 800989e:	eba0 000a 	sub.w	r0, r0, sl
 80098a2:	2240      	movs	r2, #64	@ 0x40
 80098a4:	4082      	lsls	r2, r0
 80098a6:	4313      	orrs	r3, r2
 80098a8:	3401      	adds	r4, #1
 80098aa:	9304      	str	r3, [sp, #16]
 80098ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098b0:	4824      	ldr	r0, [pc, #144]	@ (8009944 <_svfiprintf_r+0x1e8>)
 80098b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098b6:	2206      	movs	r2, #6
 80098b8:	f7f6 fc8a 	bl	80001d0 <memchr>
 80098bc:	2800      	cmp	r0, #0
 80098be:	d036      	beq.n	800992e <_svfiprintf_r+0x1d2>
 80098c0:	4b21      	ldr	r3, [pc, #132]	@ (8009948 <_svfiprintf_r+0x1ec>)
 80098c2:	bb1b      	cbnz	r3, 800990c <_svfiprintf_r+0x1b0>
 80098c4:	9b03      	ldr	r3, [sp, #12]
 80098c6:	3307      	adds	r3, #7
 80098c8:	f023 0307 	bic.w	r3, r3, #7
 80098cc:	3308      	adds	r3, #8
 80098ce:	9303      	str	r3, [sp, #12]
 80098d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d2:	4433      	add	r3, r6
 80098d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80098d6:	e76a      	b.n	80097ae <_svfiprintf_r+0x52>
 80098d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80098dc:	460c      	mov	r4, r1
 80098de:	2001      	movs	r0, #1
 80098e0:	e7a8      	b.n	8009834 <_svfiprintf_r+0xd8>
 80098e2:	2300      	movs	r3, #0
 80098e4:	3401      	adds	r4, #1
 80098e6:	9305      	str	r3, [sp, #20]
 80098e8:	4619      	mov	r1, r3
 80098ea:	f04f 0c0a 	mov.w	ip, #10
 80098ee:	4620      	mov	r0, r4
 80098f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098f4:	3a30      	subs	r2, #48	@ 0x30
 80098f6:	2a09      	cmp	r2, #9
 80098f8:	d903      	bls.n	8009902 <_svfiprintf_r+0x1a6>
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d0c6      	beq.n	800988c <_svfiprintf_r+0x130>
 80098fe:	9105      	str	r1, [sp, #20]
 8009900:	e7c4      	b.n	800988c <_svfiprintf_r+0x130>
 8009902:	fb0c 2101 	mla	r1, ip, r1, r2
 8009906:	4604      	mov	r4, r0
 8009908:	2301      	movs	r3, #1
 800990a:	e7f0      	b.n	80098ee <_svfiprintf_r+0x192>
 800990c:	ab03      	add	r3, sp, #12
 800990e:	9300      	str	r3, [sp, #0]
 8009910:	462a      	mov	r2, r5
 8009912:	4b0e      	ldr	r3, [pc, #56]	@ (800994c <_svfiprintf_r+0x1f0>)
 8009914:	a904      	add	r1, sp, #16
 8009916:	4638      	mov	r0, r7
 8009918:	f7fc fcbc 	bl	8006294 <_printf_float>
 800991c:	1c42      	adds	r2, r0, #1
 800991e:	4606      	mov	r6, r0
 8009920:	d1d6      	bne.n	80098d0 <_svfiprintf_r+0x174>
 8009922:	89ab      	ldrh	r3, [r5, #12]
 8009924:	065b      	lsls	r3, r3, #25
 8009926:	f53f af2d 	bmi.w	8009784 <_svfiprintf_r+0x28>
 800992a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800992c:	e72c      	b.n	8009788 <_svfiprintf_r+0x2c>
 800992e:	ab03      	add	r3, sp, #12
 8009930:	9300      	str	r3, [sp, #0]
 8009932:	462a      	mov	r2, r5
 8009934:	4b05      	ldr	r3, [pc, #20]	@ (800994c <_svfiprintf_r+0x1f0>)
 8009936:	a904      	add	r1, sp, #16
 8009938:	4638      	mov	r0, r7
 800993a:	f7fc ff43 	bl	80067c4 <_printf_i>
 800993e:	e7ed      	b.n	800991c <_svfiprintf_r+0x1c0>
 8009940:	08021841 	.word	0x08021841
 8009944:	0802184b 	.word	0x0802184b
 8009948:	08006295 	.word	0x08006295
 800994c:	080096a5 	.word	0x080096a5
 8009950:	08021847 	.word	0x08021847

08009954 <__sflush_r>:
 8009954:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800995c:	0716      	lsls	r6, r2, #28
 800995e:	4605      	mov	r5, r0
 8009960:	460c      	mov	r4, r1
 8009962:	d454      	bmi.n	8009a0e <__sflush_r+0xba>
 8009964:	684b      	ldr	r3, [r1, #4]
 8009966:	2b00      	cmp	r3, #0
 8009968:	dc02      	bgt.n	8009970 <__sflush_r+0x1c>
 800996a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800996c:	2b00      	cmp	r3, #0
 800996e:	dd48      	ble.n	8009a02 <__sflush_r+0xae>
 8009970:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009972:	2e00      	cmp	r6, #0
 8009974:	d045      	beq.n	8009a02 <__sflush_r+0xae>
 8009976:	2300      	movs	r3, #0
 8009978:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800997c:	682f      	ldr	r7, [r5, #0]
 800997e:	6a21      	ldr	r1, [r4, #32]
 8009980:	602b      	str	r3, [r5, #0]
 8009982:	d030      	beq.n	80099e6 <__sflush_r+0x92>
 8009984:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009986:	89a3      	ldrh	r3, [r4, #12]
 8009988:	0759      	lsls	r1, r3, #29
 800998a:	d505      	bpl.n	8009998 <__sflush_r+0x44>
 800998c:	6863      	ldr	r3, [r4, #4]
 800998e:	1ad2      	subs	r2, r2, r3
 8009990:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009992:	b10b      	cbz	r3, 8009998 <__sflush_r+0x44>
 8009994:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009996:	1ad2      	subs	r2, r2, r3
 8009998:	2300      	movs	r3, #0
 800999a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800999c:	6a21      	ldr	r1, [r4, #32]
 800999e:	4628      	mov	r0, r5
 80099a0:	47b0      	blx	r6
 80099a2:	1c43      	adds	r3, r0, #1
 80099a4:	89a3      	ldrh	r3, [r4, #12]
 80099a6:	d106      	bne.n	80099b6 <__sflush_r+0x62>
 80099a8:	6829      	ldr	r1, [r5, #0]
 80099aa:	291d      	cmp	r1, #29
 80099ac:	d82b      	bhi.n	8009a06 <__sflush_r+0xb2>
 80099ae:	4a2a      	ldr	r2, [pc, #168]	@ (8009a58 <__sflush_r+0x104>)
 80099b0:	40ca      	lsrs	r2, r1
 80099b2:	07d6      	lsls	r6, r2, #31
 80099b4:	d527      	bpl.n	8009a06 <__sflush_r+0xb2>
 80099b6:	2200      	movs	r2, #0
 80099b8:	6062      	str	r2, [r4, #4]
 80099ba:	04d9      	lsls	r1, r3, #19
 80099bc:	6922      	ldr	r2, [r4, #16]
 80099be:	6022      	str	r2, [r4, #0]
 80099c0:	d504      	bpl.n	80099cc <__sflush_r+0x78>
 80099c2:	1c42      	adds	r2, r0, #1
 80099c4:	d101      	bne.n	80099ca <__sflush_r+0x76>
 80099c6:	682b      	ldr	r3, [r5, #0]
 80099c8:	b903      	cbnz	r3, 80099cc <__sflush_r+0x78>
 80099ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80099cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099ce:	602f      	str	r7, [r5, #0]
 80099d0:	b1b9      	cbz	r1, 8009a02 <__sflush_r+0xae>
 80099d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099d6:	4299      	cmp	r1, r3
 80099d8:	d002      	beq.n	80099e0 <__sflush_r+0x8c>
 80099da:	4628      	mov	r0, r5
 80099dc:	f7fe fa34 	bl	8007e48 <_free_r>
 80099e0:	2300      	movs	r3, #0
 80099e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80099e4:	e00d      	b.n	8009a02 <__sflush_r+0xae>
 80099e6:	2301      	movs	r3, #1
 80099e8:	4628      	mov	r0, r5
 80099ea:	47b0      	blx	r6
 80099ec:	4602      	mov	r2, r0
 80099ee:	1c50      	adds	r0, r2, #1
 80099f0:	d1c9      	bne.n	8009986 <__sflush_r+0x32>
 80099f2:	682b      	ldr	r3, [r5, #0]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d0c6      	beq.n	8009986 <__sflush_r+0x32>
 80099f8:	2b1d      	cmp	r3, #29
 80099fa:	d001      	beq.n	8009a00 <__sflush_r+0xac>
 80099fc:	2b16      	cmp	r3, #22
 80099fe:	d11e      	bne.n	8009a3e <__sflush_r+0xea>
 8009a00:	602f      	str	r7, [r5, #0]
 8009a02:	2000      	movs	r0, #0
 8009a04:	e022      	b.n	8009a4c <__sflush_r+0xf8>
 8009a06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a0a:	b21b      	sxth	r3, r3
 8009a0c:	e01b      	b.n	8009a46 <__sflush_r+0xf2>
 8009a0e:	690f      	ldr	r7, [r1, #16]
 8009a10:	2f00      	cmp	r7, #0
 8009a12:	d0f6      	beq.n	8009a02 <__sflush_r+0xae>
 8009a14:	0793      	lsls	r3, r2, #30
 8009a16:	680e      	ldr	r6, [r1, #0]
 8009a18:	bf08      	it	eq
 8009a1a:	694b      	ldreq	r3, [r1, #20]
 8009a1c:	600f      	str	r7, [r1, #0]
 8009a1e:	bf18      	it	ne
 8009a20:	2300      	movne	r3, #0
 8009a22:	eba6 0807 	sub.w	r8, r6, r7
 8009a26:	608b      	str	r3, [r1, #8]
 8009a28:	f1b8 0f00 	cmp.w	r8, #0
 8009a2c:	dde9      	ble.n	8009a02 <__sflush_r+0xae>
 8009a2e:	6a21      	ldr	r1, [r4, #32]
 8009a30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009a32:	4643      	mov	r3, r8
 8009a34:	463a      	mov	r2, r7
 8009a36:	4628      	mov	r0, r5
 8009a38:	47b0      	blx	r6
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	dc08      	bgt.n	8009a50 <__sflush_r+0xfc>
 8009a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a46:	81a3      	strh	r3, [r4, #12]
 8009a48:	f04f 30ff 	mov.w	r0, #4294967295
 8009a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a50:	4407      	add	r7, r0
 8009a52:	eba8 0800 	sub.w	r8, r8, r0
 8009a56:	e7e7      	b.n	8009a28 <__sflush_r+0xd4>
 8009a58:	20400001 	.word	0x20400001

08009a5c <_fflush_r>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	690b      	ldr	r3, [r1, #16]
 8009a60:	4605      	mov	r5, r0
 8009a62:	460c      	mov	r4, r1
 8009a64:	b913      	cbnz	r3, 8009a6c <_fflush_r+0x10>
 8009a66:	2500      	movs	r5, #0
 8009a68:	4628      	mov	r0, r5
 8009a6a:	bd38      	pop	{r3, r4, r5, pc}
 8009a6c:	b118      	cbz	r0, 8009a76 <_fflush_r+0x1a>
 8009a6e:	6a03      	ldr	r3, [r0, #32]
 8009a70:	b90b      	cbnz	r3, 8009a76 <_fflush_r+0x1a>
 8009a72:	f7fd fa5f 	bl	8006f34 <__sinit>
 8009a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d0f3      	beq.n	8009a66 <_fflush_r+0xa>
 8009a7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009a80:	07d0      	lsls	r0, r2, #31
 8009a82:	d404      	bmi.n	8009a8e <_fflush_r+0x32>
 8009a84:	0599      	lsls	r1, r3, #22
 8009a86:	d402      	bmi.n	8009a8e <_fflush_r+0x32>
 8009a88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a8a:	f7fd fb6c 	bl	8007166 <__retarget_lock_acquire_recursive>
 8009a8e:	4628      	mov	r0, r5
 8009a90:	4621      	mov	r1, r4
 8009a92:	f7ff ff5f 	bl	8009954 <__sflush_r>
 8009a96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a98:	07da      	lsls	r2, r3, #31
 8009a9a:	4605      	mov	r5, r0
 8009a9c:	d4e4      	bmi.n	8009a68 <_fflush_r+0xc>
 8009a9e:	89a3      	ldrh	r3, [r4, #12]
 8009aa0:	059b      	lsls	r3, r3, #22
 8009aa2:	d4e1      	bmi.n	8009a68 <_fflush_r+0xc>
 8009aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009aa6:	f7fd fb5f 	bl	8007168 <__retarget_lock_release_recursive>
 8009aaa:	e7dd      	b.n	8009a68 <_fflush_r+0xc>

08009aac <memmove>:
 8009aac:	4288      	cmp	r0, r1
 8009aae:	b510      	push	{r4, lr}
 8009ab0:	eb01 0402 	add.w	r4, r1, r2
 8009ab4:	d902      	bls.n	8009abc <memmove+0x10>
 8009ab6:	4284      	cmp	r4, r0
 8009ab8:	4623      	mov	r3, r4
 8009aba:	d807      	bhi.n	8009acc <memmove+0x20>
 8009abc:	1e43      	subs	r3, r0, #1
 8009abe:	42a1      	cmp	r1, r4
 8009ac0:	d008      	beq.n	8009ad4 <memmove+0x28>
 8009ac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ac6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009aca:	e7f8      	b.n	8009abe <memmove+0x12>
 8009acc:	4402      	add	r2, r0
 8009ace:	4601      	mov	r1, r0
 8009ad0:	428a      	cmp	r2, r1
 8009ad2:	d100      	bne.n	8009ad6 <memmove+0x2a>
 8009ad4:	bd10      	pop	{r4, pc}
 8009ad6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ada:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ade:	e7f7      	b.n	8009ad0 <memmove+0x24>

08009ae0 <strncmp>:
 8009ae0:	b510      	push	{r4, lr}
 8009ae2:	b16a      	cbz	r2, 8009b00 <strncmp+0x20>
 8009ae4:	3901      	subs	r1, #1
 8009ae6:	1884      	adds	r4, r0, r2
 8009ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009aec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d103      	bne.n	8009afc <strncmp+0x1c>
 8009af4:	42a0      	cmp	r0, r4
 8009af6:	d001      	beq.n	8009afc <strncmp+0x1c>
 8009af8:	2a00      	cmp	r2, #0
 8009afa:	d1f5      	bne.n	8009ae8 <strncmp+0x8>
 8009afc:	1ad0      	subs	r0, r2, r3
 8009afe:	bd10      	pop	{r4, pc}
 8009b00:	4610      	mov	r0, r2
 8009b02:	e7fc      	b.n	8009afe <strncmp+0x1e>

08009b04 <_sbrk_r>:
 8009b04:	b538      	push	{r3, r4, r5, lr}
 8009b06:	4d06      	ldr	r5, [pc, #24]	@ (8009b20 <_sbrk_r+0x1c>)
 8009b08:	2300      	movs	r3, #0
 8009b0a:	4604      	mov	r4, r0
 8009b0c:	4608      	mov	r0, r1
 8009b0e:	602b      	str	r3, [r5, #0]
 8009b10:	f7fa fac6 	bl	80040a0 <_sbrk>
 8009b14:	1c43      	adds	r3, r0, #1
 8009b16:	d102      	bne.n	8009b1e <_sbrk_r+0x1a>
 8009b18:	682b      	ldr	r3, [r5, #0]
 8009b1a:	b103      	cbz	r3, 8009b1e <_sbrk_r+0x1a>
 8009b1c:	6023      	str	r3, [r4, #0]
 8009b1e:	bd38      	pop	{r3, r4, r5, pc}
 8009b20:	2000052c 	.word	0x2000052c
 8009b24:	00000000 	.word	0x00000000

08009b28 <nan>:
 8009b28:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009b30 <nan+0x8>
 8009b2c:	4770      	bx	lr
 8009b2e:	bf00      	nop
 8009b30:	00000000 	.word	0x00000000
 8009b34:	7ff80000 	.word	0x7ff80000

08009b38 <__assert_func>:
 8009b38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b3a:	4614      	mov	r4, r2
 8009b3c:	461a      	mov	r2, r3
 8009b3e:	4b09      	ldr	r3, [pc, #36]	@ (8009b64 <__assert_func+0x2c>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4605      	mov	r5, r0
 8009b44:	68d8      	ldr	r0, [r3, #12]
 8009b46:	b14c      	cbz	r4, 8009b5c <__assert_func+0x24>
 8009b48:	4b07      	ldr	r3, [pc, #28]	@ (8009b68 <__assert_func+0x30>)
 8009b4a:	9100      	str	r1, [sp, #0]
 8009b4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b50:	4906      	ldr	r1, [pc, #24]	@ (8009b6c <__assert_func+0x34>)
 8009b52:	462b      	mov	r3, r5
 8009b54:	f000 fba8 	bl	800a2a8 <fiprintf>
 8009b58:	f000 fbb8 	bl	800a2cc <abort>
 8009b5c:	4b04      	ldr	r3, [pc, #16]	@ (8009b70 <__assert_func+0x38>)
 8009b5e:	461c      	mov	r4, r3
 8009b60:	e7f3      	b.n	8009b4a <__assert_func+0x12>
 8009b62:	bf00      	nop
 8009b64:	20000088 	.word	0x20000088
 8009b68:	0802185a 	.word	0x0802185a
 8009b6c:	08021867 	.word	0x08021867
 8009b70:	08021895 	.word	0x08021895

08009b74 <_calloc_r>:
 8009b74:	b570      	push	{r4, r5, r6, lr}
 8009b76:	fba1 5402 	umull	r5, r4, r1, r2
 8009b7a:	b934      	cbnz	r4, 8009b8a <_calloc_r+0x16>
 8009b7c:	4629      	mov	r1, r5
 8009b7e:	f7fe f9d7 	bl	8007f30 <_malloc_r>
 8009b82:	4606      	mov	r6, r0
 8009b84:	b928      	cbnz	r0, 8009b92 <_calloc_r+0x1e>
 8009b86:	4630      	mov	r0, r6
 8009b88:	bd70      	pop	{r4, r5, r6, pc}
 8009b8a:	220c      	movs	r2, #12
 8009b8c:	6002      	str	r2, [r0, #0]
 8009b8e:	2600      	movs	r6, #0
 8009b90:	e7f9      	b.n	8009b86 <_calloc_r+0x12>
 8009b92:	462a      	mov	r2, r5
 8009b94:	4621      	mov	r1, r4
 8009b96:	f7fd fa68 	bl	800706a <memset>
 8009b9a:	e7f4      	b.n	8009b86 <_calloc_r+0x12>

08009b9c <rshift>:
 8009b9c:	6903      	ldr	r3, [r0, #16]
 8009b9e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009ba2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009ba6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009baa:	f100 0414 	add.w	r4, r0, #20
 8009bae:	dd45      	ble.n	8009c3c <rshift+0xa0>
 8009bb0:	f011 011f 	ands.w	r1, r1, #31
 8009bb4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009bb8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009bbc:	d10c      	bne.n	8009bd8 <rshift+0x3c>
 8009bbe:	f100 0710 	add.w	r7, r0, #16
 8009bc2:	4629      	mov	r1, r5
 8009bc4:	42b1      	cmp	r1, r6
 8009bc6:	d334      	bcc.n	8009c32 <rshift+0x96>
 8009bc8:	1a9b      	subs	r3, r3, r2
 8009bca:	009b      	lsls	r3, r3, #2
 8009bcc:	1eea      	subs	r2, r5, #3
 8009bce:	4296      	cmp	r6, r2
 8009bd0:	bf38      	it	cc
 8009bd2:	2300      	movcc	r3, #0
 8009bd4:	4423      	add	r3, r4
 8009bd6:	e015      	b.n	8009c04 <rshift+0x68>
 8009bd8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009bdc:	f1c1 0820 	rsb	r8, r1, #32
 8009be0:	40cf      	lsrs	r7, r1
 8009be2:	f105 0e04 	add.w	lr, r5, #4
 8009be6:	46a1      	mov	r9, r4
 8009be8:	4576      	cmp	r6, lr
 8009bea:	46f4      	mov	ip, lr
 8009bec:	d815      	bhi.n	8009c1a <rshift+0x7e>
 8009bee:	1a9a      	subs	r2, r3, r2
 8009bf0:	0092      	lsls	r2, r2, #2
 8009bf2:	3a04      	subs	r2, #4
 8009bf4:	3501      	adds	r5, #1
 8009bf6:	42ae      	cmp	r6, r5
 8009bf8:	bf38      	it	cc
 8009bfa:	2200      	movcc	r2, #0
 8009bfc:	18a3      	adds	r3, r4, r2
 8009bfe:	50a7      	str	r7, [r4, r2]
 8009c00:	b107      	cbz	r7, 8009c04 <rshift+0x68>
 8009c02:	3304      	adds	r3, #4
 8009c04:	1b1a      	subs	r2, r3, r4
 8009c06:	42a3      	cmp	r3, r4
 8009c08:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009c0c:	bf08      	it	eq
 8009c0e:	2300      	moveq	r3, #0
 8009c10:	6102      	str	r2, [r0, #16]
 8009c12:	bf08      	it	eq
 8009c14:	6143      	streq	r3, [r0, #20]
 8009c16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c1a:	f8dc c000 	ldr.w	ip, [ip]
 8009c1e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009c22:	ea4c 0707 	orr.w	r7, ip, r7
 8009c26:	f849 7b04 	str.w	r7, [r9], #4
 8009c2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009c2e:	40cf      	lsrs	r7, r1
 8009c30:	e7da      	b.n	8009be8 <rshift+0x4c>
 8009c32:	f851 cb04 	ldr.w	ip, [r1], #4
 8009c36:	f847 cf04 	str.w	ip, [r7, #4]!
 8009c3a:	e7c3      	b.n	8009bc4 <rshift+0x28>
 8009c3c:	4623      	mov	r3, r4
 8009c3e:	e7e1      	b.n	8009c04 <rshift+0x68>

08009c40 <__hexdig_fun>:
 8009c40:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009c44:	2b09      	cmp	r3, #9
 8009c46:	d802      	bhi.n	8009c4e <__hexdig_fun+0xe>
 8009c48:	3820      	subs	r0, #32
 8009c4a:	b2c0      	uxtb	r0, r0
 8009c4c:	4770      	bx	lr
 8009c4e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009c52:	2b05      	cmp	r3, #5
 8009c54:	d801      	bhi.n	8009c5a <__hexdig_fun+0x1a>
 8009c56:	3847      	subs	r0, #71	@ 0x47
 8009c58:	e7f7      	b.n	8009c4a <__hexdig_fun+0xa>
 8009c5a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009c5e:	2b05      	cmp	r3, #5
 8009c60:	d801      	bhi.n	8009c66 <__hexdig_fun+0x26>
 8009c62:	3827      	subs	r0, #39	@ 0x27
 8009c64:	e7f1      	b.n	8009c4a <__hexdig_fun+0xa>
 8009c66:	2000      	movs	r0, #0
 8009c68:	4770      	bx	lr
	...

08009c6c <__gethex>:
 8009c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c70:	b085      	sub	sp, #20
 8009c72:	468a      	mov	sl, r1
 8009c74:	9302      	str	r3, [sp, #8]
 8009c76:	680b      	ldr	r3, [r1, #0]
 8009c78:	9001      	str	r0, [sp, #4]
 8009c7a:	4690      	mov	r8, r2
 8009c7c:	1c9c      	adds	r4, r3, #2
 8009c7e:	46a1      	mov	r9, r4
 8009c80:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009c84:	2830      	cmp	r0, #48	@ 0x30
 8009c86:	d0fa      	beq.n	8009c7e <__gethex+0x12>
 8009c88:	eba9 0303 	sub.w	r3, r9, r3
 8009c8c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009c90:	f7ff ffd6 	bl	8009c40 <__hexdig_fun>
 8009c94:	4605      	mov	r5, r0
 8009c96:	2800      	cmp	r0, #0
 8009c98:	d168      	bne.n	8009d6c <__gethex+0x100>
 8009c9a:	49a0      	ldr	r1, [pc, #640]	@ (8009f1c <__gethex+0x2b0>)
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	4648      	mov	r0, r9
 8009ca0:	f7ff ff1e 	bl	8009ae0 <strncmp>
 8009ca4:	4607      	mov	r7, r0
 8009ca6:	2800      	cmp	r0, #0
 8009ca8:	d167      	bne.n	8009d7a <__gethex+0x10e>
 8009caa:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009cae:	4626      	mov	r6, r4
 8009cb0:	f7ff ffc6 	bl	8009c40 <__hexdig_fun>
 8009cb4:	2800      	cmp	r0, #0
 8009cb6:	d062      	beq.n	8009d7e <__gethex+0x112>
 8009cb8:	4623      	mov	r3, r4
 8009cba:	7818      	ldrb	r0, [r3, #0]
 8009cbc:	2830      	cmp	r0, #48	@ 0x30
 8009cbe:	4699      	mov	r9, r3
 8009cc0:	f103 0301 	add.w	r3, r3, #1
 8009cc4:	d0f9      	beq.n	8009cba <__gethex+0x4e>
 8009cc6:	f7ff ffbb 	bl	8009c40 <__hexdig_fun>
 8009cca:	fab0 f580 	clz	r5, r0
 8009cce:	096d      	lsrs	r5, r5, #5
 8009cd0:	f04f 0b01 	mov.w	fp, #1
 8009cd4:	464a      	mov	r2, r9
 8009cd6:	4616      	mov	r6, r2
 8009cd8:	3201      	adds	r2, #1
 8009cda:	7830      	ldrb	r0, [r6, #0]
 8009cdc:	f7ff ffb0 	bl	8009c40 <__hexdig_fun>
 8009ce0:	2800      	cmp	r0, #0
 8009ce2:	d1f8      	bne.n	8009cd6 <__gethex+0x6a>
 8009ce4:	498d      	ldr	r1, [pc, #564]	@ (8009f1c <__gethex+0x2b0>)
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	4630      	mov	r0, r6
 8009cea:	f7ff fef9 	bl	8009ae0 <strncmp>
 8009cee:	2800      	cmp	r0, #0
 8009cf0:	d13f      	bne.n	8009d72 <__gethex+0x106>
 8009cf2:	b944      	cbnz	r4, 8009d06 <__gethex+0x9a>
 8009cf4:	1c74      	adds	r4, r6, #1
 8009cf6:	4622      	mov	r2, r4
 8009cf8:	4616      	mov	r6, r2
 8009cfa:	3201      	adds	r2, #1
 8009cfc:	7830      	ldrb	r0, [r6, #0]
 8009cfe:	f7ff ff9f 	bl	8009c40 <__hexdig_fun>
 8009d02:	2800      	cmp	r0, #0
 8009d04:	d1f8      	bne.n	8009cf8 <__gethex+0x8c>
 8009d06:	1ba4      	subs	r4, r4, r6
 8009d08:	00a7      	lsls	r7, r4, #2
 8009d0a:	7833      	ldrb	r3, [r6, #0]
 8009d0c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009d10:	2b50      	cmp	r3, #80	@ 0x50
 8009d12:	d13e      	bne.n	8009d92 <__gethex+0x126>
 8009d14:	7873      	ldrb	r3, [r6, #1]
 8009d16:	2b2b      	cmp	r3, #43	@ 0x2b
 8009d18:	d033      	beq.n	8009d82 <__gethex+0x116>
 8009d1a:	2b2d      	cmp	r3, #45	@ 0x2d
 8009d1c:	d034      	beq.n	8009d88 <__gethex+0x11c>
 8009d1e:	1c71      	adds	r1, r6, #1
 8009d20:	2400      	movs	r4, #0
 8009d22:	7808      	ldrb	r0, [r1, #0]
 8009d24:	f7ff ff8c 	bl	8009c40 <__hexdig_fun>
 8009d28:	1e43      	subs	r3, r0, #1
 8009d2a:	b2db      	uxtb	r3, r3
 8009d2c:	2b18      	cmp	r3, #24
 8009d2e:	d830      	bhi.n	8009d92 <__gethex+0x126>
 8009d30:	f1a0 0210 	sub.w	r2, r0, #16
 8009d34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009d38:	f7ff ff82 	bl	8009c40 <__hexdig_fun>
 8009d3c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009d40:	fa5f fc8c 	uxtb.w	ip, ip
 8009d44:	f1bc 0f18 	cmp.w	ip, #24
 8009d48:	f04f 030a 	mov.w	r3, #10
 8009d4c:	d91e      	bls.n	8009d8c <__gethex+0x120>
 8009d4e:	b104      	cbz	r4, 8009d52 <__gethex+0xe6>
 8009d50:	4252      	negs	r2, r2
 8009d52:	4417      	add	r7, r2
 8009d54:	f8ca 1000 	str.w	r1, [sl]
 8009d58:	b1ed      	cbz	r5, 8009d96 <__gethex+0x12a>
 8009d5a:	f1bb 0f00 	cmp.w	fp, #0
 8009d5e:	bf0c      	ite	eq
 8009d60:	2506      	moveq	r5, #6
 8009d62:	2500      	movne	r5, #0
 8009d64:	4628      	mov	r0, r5
 8009d66:	b005      	add	sp, #20
 8009d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6c:	2500      	movs	r5, #0
 8009d6e:	462c      	mov	r4, r5
 8009d70:	e7b0      	b.n	8009cd4 <__gethex+0x68>
 8009d72:	2c00      	cmp	r4, #0
 8009d74:	d1c7      	bne.n	8009d06 <__gethex+0x9a>
 8009d76:	4627      	mov	r7, r4
 8009d78:	e7c7      	b.n	8009d0a <__gethex+0x9e>
 8009d7a:	464e      	mov	r6, r9
 8009d7c:	462f      	mov	r7, r5
 8009d7e:	2501      	movs	r5, #1
 8009d80:	e7c3      	b.n	8009d0a <__gethex+0x9e>
 8009d82:	2400      	movs	r4, #0
 8009d84:	1cb1      	adds	r1, r6, #2
 8009d86:	e7cc      	b.n	8009d22 <__gethex+0xb6>
 8009d88:	2401      	movs	r4, #1
 8009d8a:	e7fb      	b.n	8009d84 <__gethex+0x118>
 8009d8c:	fb03 0002 	mla	r0, r3, r2, r0
 8009d90:	e7ce      	b.n	8009d30 <__gethex+0xc4>
 8009d92:	4631      	mov	r1, r6
 8009d94:	e7de      	b.n	8009d54 <__gethex+0xe8>
 8009d96:	eba6 0309 	sub.w	r3, r6, r9
 8009d9a:	3b01      	subs	r3, #1
 8009d9c:	4629      	mov	r1, r5
 8009d9e:	2b07      	cmp	r3, #7
 8009da0:	dc0a      	bgt.n	8009db8 <__gethex+0x14c>
 8009da2:	9801      	ldr	r0, [sp, #4]
 8009da4:	f7fe f950 	bl	8008048 <_Balloc>
 8009da8:	4604      	mov	r4, r0
 8009daa:	b940      	cbnz	r0, 8009dbe <__gethex+0x152>
 8009dac:	4b5c      	ldr	r3, [pc, #368]	@ (8009f20 <__gethex+0x2b4>)
 8009dae:	4602      	mov	r2, r0
 8009db0:	21e4      	movs	r1, #228	@ 0xe4
 8009db2:	485c      	ldr	r0, [pc, #368]	@ (8009f24 <__gethex+0x2b8>)
 8009db4:	f7ff fec0 	bl	8009b38 <__assert_func>
 8009db8:	3101      	adds	r1, #1
 8009dba:	105b      	asrs	r3, r3, #1
 8009dbc:	e7ef      	b.n	8009d9e <__gethex+0x132>
 8009dbe:	f100 0a14 	add.w	sl, r0, #20
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	4655      	mov	r5, sl
 8009dc6:	469b      	mov	fp, r3
 8009dc8:	45b1      	cmp	r9, r6
 8009dca:	d337      	bcc.n	8009e3c <__gethex+0x1d0>
 8009dcc:	f845 bb04 	str.w	fp, [r5], #4
 8009dd0:	eba5 050a 	sub.w	r5, r5, sl
 8009dd4:	10ad      	asrs	r5, r5, #2
 8009dd6:	6125      	str	r5, [r4, #16]
 8009dd8:	4658      	mov	r0, fp
 8009dda:	f7fe fa27 	bl	800822c <__hi0bits>
 8009dde:	016d      	lsls	r5, r5, #5
 8009de0:	f8d8 6000 	ldr.w	r6, [r8]
 8009de4:	1a2d      	subs	r5, r5, r0
 8009de6:	42b5      	cmp	r5, r6
 8009de8:	dd54      	ble.n	8009e94 <__gethex+0x228>
 8009dea:	1bad      	subs	r5, r5, r6
 8009dec:	4629      	mov	r1, r5
 8009dee:	4620      	mov	r0, r4
 8009df0:	f7fe fdb3 	bl	800895a <__any_on>
 8009df4:	4681      	mov	r9, r0
 8009df6:	b178      	cbz	r0, 8009e18 <__gethex+0x1ac>
 8009df8:	1e6b      	subs	r3, r5, #1
 8009dfa:	1159      	asrs	r1, r3, #5
 8009dfc:	f003 021f 	and.w	r2, r3, #31
 8009e00:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009e04:	f04f 0901 	mov.w	r9, #1
 8009e08:	fa09 f202 	lsl.w	r2, r9, r2
 8009e0c:	420a      	tst	r2, r1
 8009e0e:	d003      	beq.n	8009e18 <__gethex+0x1ac>
 8009e10:	454b      	cmp	r3, r9
 8009e12:	dc36      	bgt.n	8009e82 <__gethex+0x216>
 8009e14:	f04f 0902 	mov.w	r9, #2
 8009e18:	4629      	mov	r1, r5
 8009e1a:	4620      	mov	r0, r4
 8009e1c:	f7ff febe 	bl	8009b9c <rshift>
 8009e20:	442f      	add	r7, r5
 8009e22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e26:	42bb      	cmp	r3, r7
 8009e28:	da42      	bge.n	8009eb0 <__gethex+0x244>
 8009e2a:	9801      	ldr	r0, [sp, #4]
 8009e2c:	4621      	mov	r1, r4
 8009e2e:	f7fe f94b 	bl	80080c8 <_Bfree>
 8009e32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009e34:	2300      	movs	r3, #0
 8009e36:	6013      	str	r3, [r2, #0]
 8009e38:	25a3      	movs	r5, #163	@ 0xa3
 8009e3a:	e793      	b.n	8009d64 <__gethex+0xf8>
 8009e3c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009e40:	2a2e      	cmp	r2, #46	@ 0x2e
 8009e42:	d012      	beq.n	8009e6a <__gethex+0x1fe>
 8009e44:	2b20      	cmp	r3, #32
 8009e46:	d104      	bne.n	8009e52 <__gethex+0x1e6>
 8009e48:	f845 bb04 	str.w	fp, [r5], #4
 8009e4c:	f04f 0b00 	mov.w	fp, #0
 8009e50:	465b      	mov	r3, fp
 8009e52:	7830      	ldrb	r0, [r6, #0]
 8009e54:	9303      	str	r3, [sp, #12]
 8009e56:	f7ff fef3 	bl	8009c40 <__hexdig_fun>
 8009e5a:	9b03      	ldr	r3, [sp, #12]
 8009e5c:	f000 000f 	and.w	r0, r0, #15
 8009e60:	4098      	lsls	r0, r3
 8009e62:	ea4b 0b00 	orr.w	fp, fp, r0
 8009e66:	3304      	adds	r3, #4
 8009e68:	e7ae      	b.n	8009dc8 <__gethex+0x15c>
 8009e6a:	45b1      	cmp	r9, r6
 8009e6c:	d8ea      	bhi.n	8009e44 <__gethex+0x1d8>
 8009e6e:	492b      	ldr	r1, [pc, #172]	@ (8009f1c <__gethex+0x2b0>)
 8009e70:	9303      	str	r3, [sp, #12]
 8009e72:	2201      	movs	r2, #1
 8009e74:	4630      	mov	r0, r6
 8009e76:	f7ff fe33 	bl	8009ae0 <strncmp>
 8009e7a:	9b03      	ldr	r3, [sp, #12]
 8009e7c:	2800      	cmp	r0, #0
 8009e7e:	d1e1      	bne.n	8009e44 <__gethex+0x1d8>
 8009e80:	e7a2      	b.n	8009dc8 <__gethex+0x15c>
 8009e82:	1ea9      	subs	r1, r5, #2
 8009e84:	4620      	mov	r0, r4
 8009e86:	f7fe fd68 	bl	800895a <__any_on>
 8009e8a:	2800      	cmp	r0, #0
 8009e8c:	d0c2      	beq.n	8009e14 <__gethex+0x1a8>
 8009e8e:	f04f 0903 	mov.w	r9, #3
 8009e92:	e7c1      	b.n	8009e18 <__gethex+0x1ac>
 8009e94:	da09      	bge.n	8009eaa <__gethex+0x23e>
 8009e96:	1b75      	subs	r5, r6, r5
 8009e98:	4621      	mov	r1, r4
 8009e9a:	9801      	ldr	r0, [sp, #4]
 8009e9c:	462a      	mov	r2, r5
 8009e9e:	f7fe fb23 	bl	80084e8 <__lshift>
 8009ea2:	1b7f      	subs	r7, r7, r5
 8009ea4:	4604      	mov	r4, r0
 8009ea6:	f100 0a14 	add.w	sl, r0, #20
 8009eaa:	f04f 0900 	mov.w	r9, #0
 8009eae:	e7b8      	b.n	8009e22 <__gethex+0x1b6>
 8009eb0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009eb4:	42bd      	cmp	r5, r7
 8009eb6:	dd6f      	ble.n	8009f98 <__gethex+0x32c>
 8009eb8:	1bed      	subs	r5, r5, r7
 8009eba:	42ae      	cmp	r6, r5
 8009ebc:	dc34      	bgt.n	8009f28 <__gethex+0x2bc>
 8009ebe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ec2:	2b02      	cmp	r3, #2
 8009ec4:	d022      	beq.n	8009f0c <__gethex+0x2a0>
 8009ec6:	2b03      	cmp	r3, #3
 8009ec8:	d024      	beq.n	8009f14 <__gethex+0x2a8>
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d115      	bne.n	8009efa <__gethex+0x28e>
 8009ece:	42ae      	cmp	r6, r5
 8009ed0:	d113      	bne.n	8009efa <__gethex+0x28e>
 8009ed2:	2e01      	cmp	r6, #1
 8009ed4:	d10b      	bne.n	8009eee <__gethex+0x282>
 8009ed6:	9a02      	ldr	r2, [sp, #8]
 8009ed8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009edc:	6013      	str	r3, [r2, #0]
 8009ede:	2301      	movs	r3, #1
 8009ee0:	6123      	str	r3, [r4, #16]
 8009ee2:	f8ca 3000 	str.w	r3, [sl]
 8009ee6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ee8:	2562      	movs	r5, #98	@ 0x62
 8009eea:	601c      	str	r4, [r3, #0]
 8009eec:	e73a      	b.n	8009d64 <__gethex+0xf8>
 8009eee:	1e71      	subs	r1, r6, #1
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	f7fe fd32 	bl	800895a <__any_on>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	d1ed      	bne.n	8009ed6 <__gethex+0x26a>
 8009efa:	9801      	ldr	r0, [sp, #4]
 8009efc:	4621      	mov	r1, r4
 8009efe:	f7fe f8e3 	bl	80080c8 <_Bfree>
 8009f02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f04:	2300      	movs	r3, #0
 8009f06:	6013      	str	r3, [r2, #0]
 8009f08:	2550      	movs	r5, #80	@ 0x50
 8009f0a:	e72b      	b.n	8009d64 <__gethex+0xf8>
 8009f0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d1f3      	bne.n	8009efa <__gethex+0x28e>
 8009f12:	e7e0      	b.n	8009ed6 <__gethex+0x26a>
 8009f14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d1dd      	bne.n	8009ed6 <__gethex+0x26a>
 8009f1a:	e7ee      	b.n	8009efa <__gethex+0x28e>
 8009f1c:	0802183f 	.word	0x0802183f
 8009f20:	080217d5 	.word	0x080217d5
 8009f24:	08021896 	.word	0x08021896
 8009f28:	1e6f      	subs	r7, r5, #1
 8009f2a:	f1b9 0f00 	cmp.w	r9, #0
 8009f2e:	d130      	bne.n	8009f92 <__gethex+0x326>
 8009f30:	b127      	cbz	r7, 8009f3c <__gethex+0x2d0>
 8009f32:	4639      	mov	r1, r7
 8009f34:	4620      	mov	r0, r4
 8009f36:	f7fe fd10 	bl	800895a <__any_on>
 8009f3a:	4681      	mov	r9, r0
 8009f3c:	117a      	asrs	r2, r7, #5
 8009f3e:	2301      	movs	r3, #1
 8009f40:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009f44:	f007 071f 	and.w	r7, r7, #31
 8009f48:	40bb      	lsls	r3, r7
 8009f4a:	4213      	tst	r3, r2
 8009f4c:	4629      	mov	r1, r5
 8009f4e:	4620      	mov	r0, r4
 8009f50:	bf18      	it	ne
 8009f52:	f049 0902 	orrne.w	r9, r9, #2
 8009f56:	f7ff fe21 	bl	8009b9c <rshift>
 8009f5a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009f5e:	1b76      	subs	r6, r6, r5
 8009f60:	2502      	movs	r5, #2
 8009f62:	f1b9 0f00 	cmp.w	r9, #0
 8009f66:	d047      	beq.n	8009ff8 <__gethex+0x38c>
 8009f68:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f6c:	2b02      	cmp	r3, #2
 8009f6e:	d015      	beq.n	8009f9c <__gethex+0x330>
 8009f70:	2b03      	cmp	r3, #3
 8009f72:	d017      	beq.n	8009fa4 <__gethex+0x338>
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d109      	bne.n	8009f8c <__gethex+0x320>
 8009f78:	f019 0f02 	tst.w	r9, #2
 8009f7c:	d006      	beq.n	8009f8c <__gethex+0x320>
 8009f7e:	f8da 3000 	ldr.w	r3, [sl]
 8009f82:	ea49 0903 	orr.w	r9, r9, r3
 8009f86:	f019 0f01 	tst.w	r9, #1
 8009f8a:	d10e      	bne.n	8009faa <__gethex+0x33e>
 8009f8c:	f045 0510 	orr.w	r5, r5, #16
 8009f90:	e032      	b.n	8009ff8 <__gethex+0x38c>
 8009f92:	f04f 0901 	mov.w	r9, #1
 8009f96:	e7d1      	b.n	8009f3c <__gethex+0x2d0>
 8009f98:	2501      	movs	r5, #1
 8009f9a:	e7e2      	b.n	8009f62 <__gethex+0x2f6>
 8009f9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f9e:	f1c3 0301 	rsb	r3, r3, #1
 8009fa2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009fa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d0f0      	beq.n	8009f8c <__gethex+0x320>
 8009faa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009fae:	f104 0314 	add.w	r3, r4, #20
 8009fb2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009fb6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009fba:	f04f 0c00 	mov.w	ip, #0
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fc4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009fc8:	d01b      	beq.n	800a002 <__gethex+0x396>
 8009fca:	3201      	adds	r2, #1
 8009fcc:	6002      	str	r2, [r0, #0]
 8009fce:	2d02      	cmp	r5, #2
 8009fd0:	f104 0314 	add.w	r3, r4, #20
 8009fd4:	d13c      	bne.n	800a050 <__gethex+0x3e4>
 8009fd6:	f8d8 2000 	ldr.w	r2, [r8]
 8009fda:	3a01      	subs	r2, #1
 8009fdc:	42b2      	cmp	r2, r6
 8009fde:	d109      	bne.n	8009ff4 <__gethex+0x388>
 8009fe0:	1171      	asrs	r1, r6, #5
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009fe8:	f006 061f 	and.w	r6, r6, #31
 8009fec:	fa02 f606 	lsl.w	r6, r2, r6
 8009ff0:	421e      	tst	r6, r3
 8009ff2:	d13a      	bne.n	800a06a <__gethex+0x3fe>
 8009ff4:	f045 0520 	orr.w	r5, r5, #32
 8009ff8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ffa:	601c      	str	r4, [r3, #0]
 8009ffc:	9b02      	ldr	r3, [sp, #8]
 8009ffe:	601f      	str	r7, [r3, #0]
 800a000:	e6b0      	b.n	8009d64 <__gethex+0xf8>
 800a002:	4299      	cmp	r1, r3
 800a004:	f843 cc04 	str.w	ip, [r3, #-4]
 800a008:	d8d9      	bhi.n	8009fbe <__gethex+0x352>
 800a00a:	68a3      	ldr	r3, [r4, #8]
 800a00c:	459b      	cmp	fp, r3
 800a00e:	db17      	blt.n	800a040 <__gethex+0x3d4>
 800a010:	6861      	ldr	r1, [r4, #4]
 800a012:	9801      	ldr	r0, [sp, #4]
 800a014:	3101      	adds	r1, #1
 800a016:	f7fe f817 	bl	8008048 <_Balloc>
 800a01a:	4681      	mov	r9, r0
 800a01c:	b918      	cbnz	r0, 800a026 <__gethex+0x3ba>
 800a01e:	4b1a      	ldr	r3, [pc, #104]	@ (800a088 <__gethex+0x41c>)
 800a020:	4602      	mov	r2, r0
 800a022:	2184      	movs	r1, #132	@ 0x84
 800a024:	e6c5      	b.n	8009db2 <__gethex+0x146>
 800a026:	6922      	ldr	r2, [r4, #16]
 800a028:	3202      	adds	r2, #2
 800a02a:	f104 010c 	add.w	r1, r4, #12
 800a02e:	0092      	lsls	r2, r2, #2
 800a030:	300c      	adds	r0, #12
 800a032:	f7fd f89a 	bl	800716a <memcpy>
 800a036:	4621      	mov	r1, r4
 800a038:	9801      	ldr	r0, [sp, #4]
 800a03a:	f7fe f845 	bl	80080c8 <_Bfree>
 800a03e:	464c      	mov	r4, r9
 800a040:	6923      	ldr	r3, [r4, #16]
 800a042:	1c5a      	adds	r2, r3, #1
 800a044:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a048:	6122      	str	r2, [r4, #16]
 800a04a:	2201      	movs	r2, #1
 800a04c:	615a      	str	r2, [r3, #20]
 800a04e:	e7be      	b.n	8009fce <__gethex+0x362>
 800a050:	6922      	ldr	r2, [r4, #16]
 800a052:	455a      	cmp	r2, fp
 800a054:	dd0b      	ble.n	800a06e <__gethex+0x402>
 800a056:	2101      	movs	r1, #1
 800a058:	4620      	mov	r0, r4
 800a05a:	f7ff fd9f 	bl	8009b9c <rshift>
 800a05e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a062:	3701      	adds	r7, #1
 800a064:	42bb      	cmp	r3, r7
 800a066:	f6ff aee0 	blt.w	8009e2a <__gethex+0x1be>
 800a06a:	2501      	movs	r5, #1
 800a06c:	e7c2      	b.n	8009ff4 <__gethex+0x388>
 800a06e:	f016 061f 	ands.w	r6, r6, #31
 800a072:	d0fa      	beq.n	800a06a <__gethex+0x3fe>
 800a074:	4453      	add	r3, sl
 800a076:	f1c6 0620 	rsb	r6, r6, #32
 800a07a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a07e:	f7fe f8d5 	bl	800822c <__hi0bits>
 800a082:	42b0      	cmp	r0, r6
 800a084:	dbe7      	blt.n	800a056 <__gethex+0x3ea>
 800a086:	e7f0      	b.n	800a06a <__gethex+0x3fe>
 800a088:	080217d5 	.word	0x080217d5

0800a08c <L_shift>:
 800a08c:	f1c2 0208 	rsb	r2, r2, #8
 800a090:	0092      	lsls	r2, r2, #2
 800a092:	b570      	push	{r4, r5, r6, lr}
 800a094:	f1c2 0620 	rsb	r6, r2, #32
 800a098:	6843      	ldr	r3, [r0, #4]
 800a09a:	6804      	ldr	r4, [r0, #0]
 800a09c:	fa03 f506 	lsl.w	r5, r3, r6
 800a0a0:	432c      	orrs	r4, r5
 800a0a2:	40d3      	lsrs	r3, r2
 800a0a4:	6004      	str	r4, [r0, #0]
 800a0a6:	f840 3f04 	str.w	r3, [r0, #4]!
 800a0aa:	4288      	cmp	r0, r1
 800a0ac:	d3f4      	bcc.n	800a098 <L_shift+0xc>
 800a0ae:	bd70      	pop	{r4, r5, r6, pc}

0800a0b0 <__match>:
 800a0b0:	b530      	push	{r4, r5, lr}
 800a0b2:	6803      	ldr	r3, [r0, #0]
 800a0b4:	3301      	adds	r3, #1
 800a0b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0ba:	b914      	cbnz	r4, 800a0c2 <__match+0x12>
 800a0bc:	6003      	str	r3, [r0, #0]
 800a0be:	2001      	movs	r0, #1
 800a0c0:	bd30      	pop	{r4, r5, pc}
 800a0c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0c6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a0ca:	2d19      	cmp	r5, #25
 800a0cc:	bf98      	it	ls
 800a0ce:	3220      	addls	r2, #32
 800a0d0:	42a2      	cmp	r2, r4
 800a0d2:	d0f0      	beq.n	800a0b6 <__match+0x6>
 800a0d4:	2000      	movs	r0, #0
 800a0d6:	e7f3      	b.n	800a0c0 <__match+0x10>

0800a0d8 <__hexnan>:
 800a0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0dc:	680b      	ldr	r3, [r1, #0]
 800a0de:	6801      	ldr	r1, [r0, #0]
 800a0e0:	115e      	asrs	r6, r3, #5
 800a0e2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a0e6:	f013 031f 	ands.w	r3, r3, #31
 800a0ea:	b087      	sub	sp, #28
 800a0ec:	bf18      	it	ne
 800a0ee:	3604      	addne	r6, #4
 800a0f0:	2500      	movs	r5, #0
 800a0f2:	1f37      	subs	r7, r6, #4
 800a0f4:	4682      	mov	sl, r0
 800a0f6:	4690      	mov	r8, r2
 800a0f8:	9301      	str	r3, [sp, #4]
 800a0fa:	f846 5c04 	str.w	r5, [r6, #-4]
 800a0fe:	46b9      	mov	r9, r7
 800a100:	463c      	mov	r4, r7
 800a102:	9502      	str	r5, [sp, #8]
 800a104:	46ab      	mov	fp, r5
 800a106:	784a      	ldrb	r2, [r1, #1]
 800a108:	1c4b      	adds	r3, r1, #1
 800a10a:	9303      	str	r3, [sp, #12]
 800a10c:	b342      	cbz	r2, 800a160 <__hexnan+0x88>
 800a10e:	4610      	mov	r0, r2
 800a110:	9105      	str	r1, [sp, #20]
 800a112:	9204      	str	r2, [sp, #16]
 800a114:	f7ff fd94 	bl	8009c40 <__hexdig_fun>
 800a118:	2800      	cmp	r0, #0
 800a11a:	d151      	bne.n	800a1c0 <__hexnan+0xe8>
 800a11c:	9a04      	ldr	r2, [sp, #16]
 800a11e:	9905      	ldr	r1, [sp, #20]
 800a120:	2a20      	cmp	r2, #32
 800a122:	d818      	bhi.n	800a156 <__hexnan+0x7e>
 800a124:	9b02      	ldr	r3, [sp, #8]
 800a126:	459b      	cmp	fp, r3
 800a128:	dd13      	ble.n	800a152 <__hexnan+0x7a>
 800a12a:	454c      	cmp	r4, r9
 800a12c:	d206      	bcs.n	800a13c <__hexnan+0x64>
 800a12e:	2d07      	cmp	r5, #7
 800a130:	dc04      	bgt.n	800a13c <__hexnan+0x64>
 800a132:	462a      	mov	r2, r5
 800a134:	4649      	mov	r1, r9
 800a136:	4620      	mov	r0, r4
 800a138:	f7ff ffa8 	bl	800a08c <L_shift>
 800a13c:	4544      	cmp	r4, r8
 800a13e:	d952      	bls.n	800a1e6 <__hexnan+0x10e>
 800a140:	2300      	movs	r3, #0
 800a142:	f1a4 0904 	sub.w	r9, r4, #4
 800a146:	f844 3c04 	str.w	r3, [r4, #-4]
 800a14a:	f8cd b008 	str.w	fp, [sp, #8]
 800a14e:	464c      	mov	r4, r9
 800a150:	461d      	mov	r5, r3
 800a152:	9903      	ldr	r1, [sp, #12]
 800a154:	e7d7      	b.n	800a106 <__hexnan+0x2e>
 800a156:	2a29      	cmp	r2, #41	@ 0x29
 800a158:	d157      	bne.n	800a20a <__hexnan+0x132>
 800a15a:	3102      	adds	r1, #2
 800a15c:	f8ca 1000 	str.w	r1, [sl]
 800a160:	f1bb 0f00 	cmp.w	fp, #0
 800a164:	d051      	beq.n	800a20a <__hexnan+0x132>
 800a166:	454c      	cmp	r4, r9
 800a168:	d206      	bcs.n	800a178 <__hexnan+0xa0>
 800a16a:	2d07      	cmp	r5, #7
 800a16c:	dc04      	bgt.n	800a178 <__hexnan+0xa0>
 800a16e:	462a      	mov	r2, r5
 800a170:	4649      	mov	r1, r9
 800a172:	4620      	mov	r0, r4
 800a174:	f7ff ff8a 	bl	800a08c <L_shift>
 800a178:	4544      	cmp	r4, r8
 800a17a:	d936      	bls.n	800a1ea <__hexnan+0x112>
 800a17c:	f1a8 0204 	sub.w	r2, r8, #4
 800a180:	4623      	mov	r3, r4
 800a182:	f853 1b04 	ldr.w	r1, [r3], #4
 800a186:	f842 1f04 	str.w	r1, [r2, #4]!
 800a18a:	429f      	cmp	r7, r3
 800a18c:	d2f9      	bcs.n	800a182 <__hexnan+0xaa>
 800a18e:	1b3b      	subs	r3, r7, r4
 800a190:	f023 0303 	bic.w	r3, r3, #3
 800a194:	3304      	adds	r3, #4
 800a196:	3401      	adds	r4, #1
 800a198:	3e03      	subs	r6, #3
 800a19a:	42b4      	cmp	r4, r6
 800a19c:	bf88      	it	hi
 800a19e:	2304      	movhi	r3, #4
 800a1a0:	4443      	add	r3, r8
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f843 2b04 	str.w	r2, [r3], #4
 800a1a8:	429f      	cmp	r7, r3
 800a1aa:	d2fb      	bcs.n	800a1a4 <__hexnan+0xcc>
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	b91b      	cbnz	r3, 800a1b8 <__hexnan+0xe0>
 800a1b0:	4547      	cmp	r7, r8
 800a1b2:	d128      	bne.n	800a206 <__hexnan+0x12e>
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	603b      	str	r3, [r7, #0]
 800a1b8:	2005      	movs	r0, #5
 800a1ba:	b007      	add	sp, #28
 800a1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c0:	3501      	adds	r5, #1
 800a1c2:	2d08      	cmp	r5, #8
 800a1c4:	f10b 0b01 	add.w	fp, fp, #1
 800a1c8:	dd06      	ble.n	800a1d8 <__hexnan+0x100>
 800a1ca:	4544      	cmp	r4, r8
 800a1cc:	d9c1      	bls.n	800a152 <__hexnan+0x7a>
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1d4:	2501      	movs	r5, #1
 800a1d6:	3c04      	subs	r4, #4
 800a1d8:	6822      	ldr	r2, [r4, #0]
 800a1da:	f000 000f 	and.w	r0, r0, #15
 800a1de:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a1e2:	6020      	str	r0, [r4, #0]
 800a1e4:	e7b5      	b.n	800a152 <__hexnan+0x7a>
 800a1e6:	2508      	movs	r5, #8
 800a1e8:	e7b3      	b.n	800a152 <__hexnan+0x7a>
 800a1ea:	9b01      	ldr	r3, [sp, #4]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d0dd      	beq.n	800a1ac <__hexnan+0xd4>
 800a1f0:	f1c3 0320 	rsb	r3, r3, #32
 800a1f4:	f04f 32ff 	mov.w	r2, #4294967295
 800a1f8:	40da      	lsrs	r2, r3
 800a1fa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a1fe:	4013      	ands	r3, r2
 800a200:	f846 3c04 	str.w	r3, [r6, #-4]
 800a204:	e7d2      	b.n	800a1ac <__hexnan+0xd4>
 800a206:	3f04      	subs	r7, #4
 800a208:	e7d0      	b.n	800a1ac <__hexnan+0xd4>
 800a20a:	2004      	movs	r0, #4
 800a20c:	e7d5      	b.n	800a1ba <__hexnan+0xe2>

0800a20e <__ascii_mbtowc>:
 800a20e:	b082      	sub	sp, #8
 800a210:	b901      	cbnz	r1, 800a214 <__ascii_mbtowc+0x6>
 800a212:	a901      	add	r1, sp, #4
 800a214:	b142      	cbz	r2, 800a228 <__ascii_mbtowc+0x1a>
 800a216:	b14b      	cbz	r3, 800a22c <__ascii_mbtowc+0x1e>
 800a218:	7813      	ldrb	r3, [r2, #0]
 800a21a:	600b      	str	r3, [r1, #0]
 800a21c:	7812      	ldrb	r2, [r2, #0]
 800a21e:	1e10      	subs	r0, r2, #0
 800a220:	bf18      	it	ne
 800a222:	2001      	movne	r0, #1
 800a224:	b002      	add	sp, #8
 800a226:	4770      	bx	lr
 800a228:	4610      	mov	r0, r2
 800a22a:	e7fb      	b.n	800a224 <__ascii_mbtowc+0x16>
 800a22c:	f06f 0001 	mvn.w	r0, #1
 800a230:	e7f8      	b.n	800a224 <__ascii_mbtowc+0x16>

0800a232 <_realloc_r>:
 800a232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a236:	4607      	mov	r7, r0
 800a238:	4614      	mov	r4, r2
 800a23a:	460d      	mov	r5, r1
 800a23c:	b921      	cbnz	r1, 800a248 <_realloc_r+0x16>
 800a23e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a242:	4611      	mov	r1, r2
 800a244:	f7fd be74 	b.w	8007f30 <_malloc_r>
 800a248:	b92a      	cbnz	r2, 800a256 <_realloc_r+0x24>
 800a24a:	f7fd fdfd 	bl	8007e48 <_free_r>
 800a24e:	4625      	mov	r5, r4
 800a250:	4628      	mov	r0, r5
 800a252:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a256:	f000 f840 	bl	800a2da <_malloc_usable_size_r>
 800a25a:	4284      	cmp	r4, r0
 800a25c:	4606      	mov	r6, r0
 800a25e:	d802      	bhi.n	800a266 <_realloc_r+0x34>
 800a260:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a264:	d8f4      	bhi.n	800a250 <_realloc_r+0x1e>
 800a266:	4621      	mov	r1, r4
 800a268:	4638      	mov	r0, r7
 800a26a:	f7fd fe61 	bl	8007f30 <_malloc_r>
 800a26e:	4680      	mov	r8, r0
 800a270:	b908      	cbnz	r0, 800a276 <_realloc_r+0x44>
 800a272:	4645      	mov	r5, r8
 800a274:	e7ec      	b.n	800a250 <_realloc_r+0x1e>
 800a276:	42b4      	cmp	r4, r6
 800a278:	4622      	mov	r2, r4
 800a27a:	4629      	mov	r1, r5
 800a27c:	bf28      	it	cs
 800a27e:	4632      	movcs	r2, r6
 800a280:	f7fc ff73 	bl	800716a <memcpy>
 800a284:	4629      	mov	r1, r5
 800a286:	4638      	mov	r0, r7
 800a288:	f7fd fdde 	bl	8007e48 <_free_r>
 800a28c:	e7f1      	b.n	800a272 <_realloc_r+0x40>

0800a28e <__ascii_wctomb>:
 800a28e:	4603      	mov	r3, r0
 800a290:	4608      	mov	r0, r1
 800a292:	b141      	cbz	r1, 800a2a6 <__ascii_wctomb+0x18>
 800a294:	2aff      	cmp	r2, #255	@ 0xff
 800a296:	d904      	bls.n	800a2a2 <__ascii_wctomb+0x14>
 800a298:	228a      	movs	r2, #138	@ 0x8a
 800a29a:	601a      	str	r2, [r3, #0]
 800a29c:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a0:	4770      	bx	lr
 800a2a2:	700a      	strb	r2, [r1, #0]
 800a2a4:	2001      	movs	r0, #1
 800a2a6:	4770      	bx	lr

0800a2a8 <fiprintf>:
 800a2a8:	b40e      	push	{r1, r2, r3}
 800a2aa:	b503      	push	{r0, r1, lr}
 800a2ac:	4601      	mov	r1, r0
 800a2ae:	ab03      	add	r3, sp, #12
 800a2b0:	4805      	ldr	r0, [pc, #20]	@ (800a2c8 <fiprintf+0x20>)
 800a2b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2b6:	6800      	ldr	r0, [r0, #0]
 800a2b8:	9301      	str	r3, [sp, #4]
 800a2ba:	f000 f83f 	bl	800a33c <_vfiprintf_r>
 800a2be:	b002      	add	sp, #8
 800a2c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2c4:	b003      	add	sp, #12
 800a2c6:	4770      	bx	lr
 800a2c8:	20000088 	.word	0x20000088

0800a2cc <abort>:
 800a2cc:	b508      	push	{r3, lr}
 800a2ce:	2006      	movs	r0, #6
 800a2d0:	f000 fa08 	bl	800a6e4 <raise>
 800a2d4:	2001      	movs	r0, #1
 800a2d6:	f7f9 fe6b 	bl	8003fb0 <_exit>

0800a2da <_malloc_usable_size_r>:
 800a2da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2de:	1f18      	subs	r0, r3, #4
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	bfbc      	itt	lt
 800a2e4:	580b      	ldrlt	r3, [r1, r0]
 800a2e6:	18c0      	addlt	r0, r0, r3
 800a2e8:	4770      	bx	lr

0800a2ea <__sfputc_r>:
 800a2ea:	6893      	ldr	r3, [r2, #8]
 800a2ec:	3b01      	subs	r3, #1
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	b410      	push	{r4}
 800a2f2:	6093      	str	r3, [r2, #8]
 800a2f4:	da08      	bge.n	800a308 <__sfputc_r+0x1e>
 800a2f6:	6994      	ldr	r4, [r2, #24]
 800a2f8:	42a3      	cmp	r3, r4
 800a2fa:	db01      	blt.n	800a300 <__sfputc_r+0x16>
 800a2fc:	290a      	cmp	r1, #10
 800a2fe:	d103      	bne.n	800a308 <__sfputc_r+0x1e>
 800a300:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a304:	f000 b932 	b.w	800a56c <__swbuf_r>
 800a308:	6813      	ldr	r3, [r2, #0]
 800a30a:	1c58      	adds	r0, r3, #1
 800a30c:	6010      	str	r0, [r2, #0]
 800a30e:	7019      	strb	r1, [r3, #0]
 800a310:	4608      	mov	r0, r1
 800a312:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a316:	4770      	bx	lr

0800a318 <__sfputs_r>:
 800a318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a31a:	4606      	mov	r6, r0
 800a31c:	460f      	mov	r7, r1
 800a31e:	4614      	mov	r4, r2
 800a320:	18d5      	adds	r5, r2, r3
 800a322:	42ac      	cmp	r4, r5
 800a324:	d101      	bne.n	800a32a <__sfputs_r+0x12>
 800a326:	2000      	movs	r0, #0
 800a328:	e007      	b.n	800a33a <__sfputs_r+0x22>
 800a32a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a32e:	463a      	mov	r2, r7
 800a330:	4630      	mov	r0, r6
 800a332:	f7ff ffda 	bl	800a2ea <__sfputc_r>
 800a336:	1c43      	adds	r3, r0, #1
 800a338:	d1f3      	bne.n	800a322 <__sfputs_r+0xa>
 800a33a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a33c <_vfiprintf_r>:
 800a33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a340:	460d      	mov	r5, r1
 800a342:	b09d      	sub	sp, #116	@ 0x74
 800a344:	4614      	mov	r4, r2
 800a346:	4698      	mov	r8, r3
 800a348:	4606      	mov	r6, r0
 800a34a:	b118      	cbz	r0, 800a354 <_vfiprintf_r+0x18>
 800a34c:	6a03      	ldr	r3, [r0, #32]
 800a34e:	b90b      	cbnz	r3, 800a354 <_vfiprintf_r+0x18>
 800a350:	f7fc fdf0 	bl	8006f34 <__sinit>
 800a354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a356:	07d9      	lsls	r1, r3, #31
 800a358:	d405      	bmi.n	800a366 <_vfiprintf_r+0x2a>
 800a35a:	89ab      	ldrh	r3, [r5, #12]
 800a35c:	059a      	lsls	r2, r3, #22
 800a35e:	d402      	bmi.n	800a366 <_vfiprintf_r+0x2a>
 800a360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a362:	f7fc ff00 	bl	8007166 <__retarget_lock_acquire_recursive>
 800a366:	89ab      	ldrh	r3, [r5, #12]
 800a368:	071b      	lsls	r3, r3, #28
 800a36a:	d501      	bpl.n	800a370 <_vfiprintf_r+0x34>
 800a36c:	692b      	ldr	r3, [r5, #16]
 800a36e:	b99b      	cbnz	r3, 800a398 <_vfiprintf_r+0x5c>
 800a370:	4629      	mov	r1, r5
 800a372:	4630      	mov	r0, r6
 800a374:	f000 f938 	bl	800a5e8 <__swsetup_r>
 800a378:	b170      	cbz	r0, 800a398 <_vfiprintf_r+0x5c>
 800a37a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a37c:	07dc      	lsls	r4, r3, #31
 800a37e:	d504      	bpl.n	800a38a <_vfiprintf_r+0x4e>
 800a380:	f04f 30ff 	mov.w	r0, #4294967295
 800a384:	b01d      	add	sp, #116	@ 0x74
 800a386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a38a:	89ab      	ldrh	r3, [r5, #12]
 800a38c:	0598      	lsls	r0, r3, #22
 800a38e:	d4f7      	bmi.n	800a380 <_vfiprintf_r+0x44>
 800a390:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a392:	f7fc fee9 	bl	8007168 <__retarget_lock_release_recursive>
 800a396:	e7f3      	b.n	800a380 <_vfiprintf_r+0x44>
 800a398:	2300      	movs	r3, #0
 800a39a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a39c:	2320      	movs	r3, #32
 800a39e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a3a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a3a6:	2330      	movs	r3, #48	@ 0x30
 800a3a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a558 <_vfiprintf_r+0x21c>
 800a3ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a3b0:	f04f 0901 	mov.w	r9, #1
 800a3b4:	4623      	mov	r3, r4
 800a3b6:	469a      	mov	sl, r3
 800a3b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3bc:	b10a      	cbz	r2, 800a3c2 <_vfiprintf_r+0x86>
 800a3be:	2a25      	cmp	r2, #37	@ 0x25
 800a3c0:	d1f9      	bne.n	800a3b6 <_vfiprintf_r+0x7a>
 800a3c2:	ebba 0b04 	subs.w	fp, sl, r4
 800a3c6:	d00b      	beq.n	800a3e0 <_vfiprintf_r+0xa4>
 800a3c8:	465b      	mov	r3, fp
 800a3ca:	4622      	mov	r2, r4
 800a3cc:	4629      	mov	r1, r5
 800a3ce:	4630      	mov	r0, r6
 800a3d0:	f7ff ffa2 	bl	800a318 <__sfputs_r>
 800a3d4:	3001      	adds	r0, #1
 800a3d6:	f000 80a7 	beq.w	800a528 <_vfiprintf_r+0x1ec>
 800a3da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3dc:	445a      	add	r2, fp
 800a3de:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3e0:	f89a 3000 	ldrb.w	r3, [sl]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f000 809f 	beq.w	800a528 <_vfiprintf_r+0x1ec>
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a3f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3f4:	f10a 0a01 	add.w	sl, sl, #1
 800a3f8:	9304      	str	r3, [sp, #16]
 800a3fa:	9307      	str	r3, [sp, #28]
 800a3fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a400:	931a      	str	r3, [sp, #104]	@ 0x68
 800a402:	4654      	mov	r4, sl
 800a404:	2205      	movs	r2, #5
 800a406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a40a:	4853      	ldr	r0, [pc, #332]	@ (800a558 <_vfiprintf_r+0x21c>)
 800a40c:	f7f5 fee0 	bl	80001d0 <memchr>
 800a410:	9a04      	ldr	r2, [sp, #16]
 800a412:	b9d8      	cbnz	r0, 800a44c <_vfiprintf_r+0x110>
 800a414:	06d1      	lsls	r1, r2, #27
 800a416:	bf44      	itt	mi
 800a418:	2320      	movmi	r3, #32
 800a41a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a41e:	0713      	lsls	r3, r2, #28
 800a420:	bf44      	itt	mi
 800a422:	232b      	movmi	r3, #43	@ 0x2b
 800a424:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a428:	f89a 3000 	ldrb.w	r3, [sl]
 800a42c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a42e:	d015      	beq.n	800a45c <_vfiprintf_r+0x120>
 800a430:	9a07      	ldr	r2, [sp, #28]
 800a432:	4654      	mov	r4, sl
 800a434:	2000      	movs	r0, #0
 800a436:	f04f 0c0a 	mov.w	ip, #10
 800a43a:	4621      	mov	r1, r4
 800a43c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a440:	3b30      	subs	r3, #48	@ 0x30
 800a442:	2b09      	cmp	r3, #9
 800a444:	d94b      	bls.n	800a4de <_vfiprintf_r+0x1a2>
 800a446:	b1b0      	cbz	r0, 800a476 <_vfiprintf_r+0x13a>
 800a448:	9207      	str	r2, [sp, #28]
 800a44a:	e014      	b.n	800a476 <_vfiprintf_r+0x13a>
 800a44c:	eba0 0308 	sub.w	r3, r0, r8
 800a450:	fa09 f303 	lsl.w	r3, r9, r3
 800a454:	4313      	orrs	r3, r2
 800a456:	9304      	str	r3, [sp, #16]
 800a458:	46a2      	mov	sl, r4
 800a45a:	e7d2      	b.n	800a402 <_vfiprintf_r+0xc6>
 800a45c:	9b03      	ldr	r3, [sp, #12]
 800a45e:	1d19      	adds	r1, r3, #4
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	9103      	str	r1, [sp, #12]
 800a464:	2b00      	cmp	r3, #0
 800a466:	bfbb      	ittet	lt
 800a468:	425b      	neglt	r3, r3
 800a46a:	f042 0202 	orrlt.w	r2, r2, #2
 800a46e:	9307      	strge	r3, [sp, #28]
 800a470:	9307      	strlt	r3, [sp, #28]
 800a472:	bfb8      	it	lt
 800a474:	9204      	strlt	r2, [sp, #16]
 800a476:	7823      	ldrb	r3, [r4, #0]
 800a478:	2b2e      	cmp	r3, #46	@ 0x2e
 800a47a:	d10a      	bne.n	800a492 <_vfiprintf_r+0x156>
 800a47c:	7863      	ldrb	r3, [r4, #1]
 800a47e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a480:	d132      	bne.n	800a4e8 <_vfiprintf_r+0x1ac>
 800a482:	9b03      	ldr	r3, [sp, #12]
 800a484:	1d1a      	adds	r2, r3, #4
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	9203      	str	r2, [sp, #12]
 800a48a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a48e:	3402      	adds	r4, #2
 800a490:	9305      	str	r3, [sp, #20]
 800a492:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a568 <_vfiprintf_r+0x22c>
 800a496:	7821      	ldrb	r1, [r4, #0]
 800a498:	2203      	movs	r2, #3
 800a49a:	4650      	mov	r0, sl
 800a49c:	f7f5 fe98 	bl	80001d0 <memchr>
 800a4a0:	b138      	cbz	r0, 800a4b2 <_vfiprintf_r+0x176>
 800a4a2:	9b04      	ldr	r3, [sp, #16]
 800a4a4:	eba0 000a 	sub.w	r0, r0, sl
 800a4a8:	2240      	movs	r2, #64	@ 0x40
 800a4aa:	4082      	lsls	r2, r0
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	3401      	adds	r4, #1
 800a4b0:	9304      	str	r3, [sp, #16]
 800a4b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4b6:	4829      	ldr	r0, [pc, #164]	@ (800a55c <_vfiprintf_r+0x220>)
 800a4b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a4bc:	2206      	movs	r2, #6
 800a4be:	f7f5 fe87 	bl	80001d0 <memchr>
 800a4c2:	2800      	cmp	r0, #0
 800a4c4:	d03f      	beq.n	800a546 <_vfiprintf_r+0x20a>
 800a4c6:	4b26      	ldr	r3, [pc, #152]	@ (800a560 <_vfiprintf_r+0x224>)
 800a4c8:	bb1b      	cbnz	r3, 800a512 <_vfiprintf_r+0x1d6>
 800a4ca:	9b03      	ldr	r3, [sp, #12]
 800a4cc:	3307      	adds	r3, #7
 800a4ce:	f023 0307 	bic.w	r3, r3, #7
 800a4d2:	3308      	adds	r3, #8
 800a4d4:	9303      	str	r3, [sp, #12]
 800a4d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4d8:	443b      	add	r3, r7
 800a4da:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4dc:	e76a      	b.n	800a3b4 <_vfiprintf_r+0x78>
 800a4de:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4e2:	460c      	mov	r4, r1
 800a4e4:	2001      	movs	r0, #1
 800a4e6:	e7a8      	b.n	800a43a <_vfiprintf_r+0xfe>
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	3401      	adds	r4, #1
 800a4ec:	9305      	str	r3, [sp, #20]
 800a4ee:	4619      	mov	r1, r3
 800a4f0:	f04f 0c0a 	mov.w	ip, #10
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4fa:	3a30      	subs	r2, #48	@ 0x30
 800a4fc:	2a09      	cmp	r2, #9
 800a4fe:	d903      	bls.n	800a508 <_vfiprintf_r+0x1cc>
 800a500:	2b00      	cmp	r3, #0
 800a502:	d0c6      	beq.n	800a492 <_vfiprintf_r+0x156>
 800a504:	9105      	str	r1, [sp, #20]
 800a506:	e7c4      	b.n	800a492 <_vfiprintf_r+0x156>
 800a508:	fb0c 2101 	mla	r1, ip, r1, r2
 800a50c:	4604      	mov	r4, r0
 800a50e:	2301      	movs	r3, #1
 800a510:	e7f0      	b.n	800a4f4 <_vfiprintf_r+0x1b8>
 800a512:	ab03      	add	r3, sp, #12
 800a514:	9300      	str	r3, [sp, #0]
 800a516:	462a      	mov	r2, r5
 800a518:	4b12      	ldr	r3, [pc, #72]	@ (800a564 <_vfiprintf_r+0x228>)
 800a51a:	a904      	add	r1, sp, #16
 800a51c:	4630      	mov	r0, r6
 800a51e:	f7fb feb9 	bl	8006294 <_printf_float>
 800a522:	4607      	mov	r7, r0
 800a524:	1c78      	adds	r0, r7, #1
 800a526:	d1d6      	bne.n	800a4d6 <_vfiprintf_r+0x19a>
 800a528:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a52a:	07d9      	lsls	r1, r3, #31
 800a52c:	d405      	bmi.n	800a53a <_vfiprintf_r+0x1fe>
 800a52e:	89ab      	ldrh	r3, [r5, #12]
 800a530:	059a      	lsls	r2, r3, #22
 800a532:	d402      	bmi.n	800a53a <_vfiprintf_r+0x1fe>
 800a534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a536:	f7fc fe17 	bl	8007168 <__retarget_lock_release_recursive>
 800a53a:	89ab      	ldrh	r3, [r5, #12]
 800a53c:	065b      	lsls	r3, r3, #25
 800a53e:	f53f af1f 	bmi.w	800a380 <_vfiprintf_r+0x44>
 800a542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a544:	e71e      	b.n	800a384 <_vfiprintf_r+0x48>
 800a546:	ab03      	add	r3, sp, #12
 800a548:	9300      	str	r3, [sp, #0]
 800a54a:	462a      	mov	r2, r5
 800a54c:	4b05      	ldr	r3, [pc, #20]	@ (800a564 <_vfiprintf_r+0x228>)
 800a54e:	a904      	add	r1, sp, #16
 800a550:	4630      	mov	r0, r6
 800a552:	f7fc f937 	bl	80067c4 <_printf_i>
 800a556:	e7e4      	b.n	800a522 <_vfiprintf_r+0x1e6>
 800a558:	08021841 	.word	0x08021841
 800a55c:	0802184b 	.word	0x0802184b
 800a560:	08006295 	.word	0x08006295
 800a564:	0800a319 	.word	0x0800a319
 800a568:	08021847 	.word	0x08021847

0800a56c <__swbuf_r>:
 800a56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a56e:	460e      	mov	r6, r1
 800a570:	4614      	mov	r4, r2
 800a572:	4605      	mov	r5, r0
 800a574:	b118      	cbz	r0, 800a57e <__swbuf_r+0x12>
 800a576:	6a03      	ldr	r3, [r0, #32]
 800a578:	b90b      	cbnz	r3, 800a57e <__swbuf_r+0x12>
 800a57a:	f7fc fcdb 	bl	8006f34 <__sinit>
 800a57e:	69a3      	ldr	r3, [r4, #24]
 800a580:	60a3      	str	r3, [r4, #8]
 800a582:	89a3      	ldrh	r3, [r4, #12]
 800a584:	071a      	lsls	r2, r3, #28
 800a586:	d501      	bpl.n	800a58c <__swbuf_r+0x20>
 800a588:	6923      	ldr	r3, [r4, #16]
 800a58a:	b943      	cbnz	r3, 800a59e <__swbuf_r+0x32>
 800a58c:	4621      	mov	r1, r4
 800a58e:	4628      	mov	r0, r5
 800a590:	f000 f82a 	bl	800a5e8 <__swsetup_r>
 800a594:	b118      	cbz	r0, 800a59e <__swbuf_r+0x32>
 800a596:	f04f 37ff 	mov.w	r7, #4294967295
 800a59a:	4638      	mov	r0, r7
 800a59c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a59e:	6823      	ldr	r3, [r4, #0]
 800a5a0:	6922      	ldr	r2, [r4, #16]
 800a5a2:	1a98      	subs	r0, r3, r2
 800a5a4:	6963      	ldr	r3, [r4, #20]
 800a5a6:	b2f6      	uxtb	r6, r6
 800a5a8:	4283      	cmp	r3, r0
 800a5aa:	4637      	mov	r7, r6
 800a5ac:	dc05      	bgt.n	800a5ba <__swbuf_r+0x4e>
 800a5ae:	4621      	mov	r1, r4
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	f7ff fa53 	bl	8009a5c <_fflush_r>
 800a5b6:	2800      	cmp	r0, #0
 800a5b8:	d1ed      	bne.n	800a596 <__swbuf_r+0x2a>
 800a5ba:	68a3      	ldr	r3, [r4, #8]
 800a5bc:	3b01      	subs	r3, #1
 800a5be:	60a3      	str	r3, [r4, #8]
 800a5c0:	6823      	ldr	r3, [r4, #0]
 800a5c2:	1c5a      	adds	r2, r3, #1
 800a5c4:	6022      	str	r2, [r4, #0]
 800a5c6:	701e      	strb	r6, [r3, #0]
 800a5c8:	6962      	ldr	r2, [r4, #20]
 800a5ca:	1c43      	adds	r3, r0, #1
 800a5cc:	429a      	cmp	r2, r3
 800a5ce:	d004      	beq.n	800a5da <__swbuf_r+0x6e>
 800a5d0:	89a3      	ldrh	r3, [r4, #12]
 800a5d2:	07db      	lsls	r3, r3, #31
 800a5d4:	d5e1      	bpl.n	800a59a <__swbuf_r+0x2e>
 800a5d6:	2e0a      	cmp	r6, #10
 800a5d8:	d1df      	bne.n	800a59a <__swbuf_r+0x2e>
 800a5da:	4621      	mov	r1, r4
 800a5dc:	4628      	mov	r0, r5
 800a5de:	f7ff fa3d 	bl	8009a5c <_fflush_r>
 800a5e2:	2800      	cmp	r0, #0
 800a5e4:	d0d9      	beq.n	800a59a <__swbuf_r+0x2e>
 800a5e6:	e7d6      	b.n	800a596 <__swbuf_r+0x2a>

0800a5e8 <__swsetup_r>:
 800a5e8:	b538      	push	{r3, r4, r5, lr}
 800a5ea:	4b29      	ldr	r3, [pc, #164]	@ (800a690 <__swsetup_r+0xa8>)
 800a5ec:	4605      	mov	r5, r0
 800a5ee:	6818      	ldr	r0, [r3, #0]
 800a5f0:	460c      	mov	r4, r1
 800a5f2:	b118      	cbz	r0, 800a5fc <__swsetup_r+0x14>
 800a5f4:	6a03      	ldr	r3, [r0, #32]
 800a5f6:	b90b      	cbnz	r3, 800a5fc <__swsetup_r+0x14>
 800a5f8:	f7fc fc9c 	bl	8006f34 <__sinit>
 800a5fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a600:	0719      	lsls	r1, r3, #28
 800a602:	d422      	bmi.n	800a64a <__swsetup_r+0x62>
 800a604:	06da      	lsls	r2, r3, #27
 800a606:	d407      	bmi.n	800a618 <__swsetup_r+0x30>
 800a608:	2209      	movs	r2, #9
 800a60a:	602a      	str	r2, [r5, #0]
 800a60c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a610:	81a3      	strh	r3, [r4, #12]
 800a612:	f04f 30ff 	mov.w	r0, #4294967295
 800a616:	e033      	b.n	800a680 <__swsetup_r+0x98>
 800a618:	0758      	lsls	r0, r3, #29
 800a61a:	d512      	bpl.n	800a642 <__swsetup_r+0x5a>
 800a61c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a61e:	b141      	cbz	r1, 800a632 <__swsetup_r+0x4a>
 800a620:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a624:	4299      	cmp	r1, r3
 800a626:	d002      	beq.n	800a62e <__swsetup_r+0x46>
 800a628:	4628      	mov	r0, r5
 800a62a:	f7fd fc0d 	bl	8007e48 <_free_r>
 800a62e:	2300      	movs	r3, #0
 800a630:	6363      	str	r3, [r4, #52]	@ 0x34
 800a632:	89a3      	ldrh	r3, [r4, #12]
 800a634:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a638:	81a3      	strh	r3, [r4, #12]
 800a63a:	2300      	movs	r3, #0
 800a63c:	6063      	str	r3, [r4, #4]
 800a63e:	6923      	ldr	r3, [r4, #16]
 800a640:	6023      	str	r3, [r4, #0]
 800a642:	89a3      	ldrh	r3, [r4, #12]
 800a644:	f043 0308 	orr.w	r3, r3, #8
 800a648:	81a3      	strh	r3, [r4, #12]
 800a64a:	6923      	ldr	r3, [r4, #16]
 800a64c:	b94b      	cbnz	r3, 800a662 <__swsetup_r+0x7a>
 800a64e:	89a3      	ldrh	r3, [r4, #12]
 800a650:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a658:	d003      	beq.n	800a662 <__swsetup_r+0x7a>
 800a65a:	4621      	mov	r1, r4
 800a65c:	4628      	mov	r0, r5
 800a65e:	f000 f883 	bl	800a768 <__smakebuf_r>
 800a662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a666:	f013 0201 	ands.w	r2, r3, #1
 800a66a:	d00a      	beq.n	800a682 <__swsetup_r+0x9a>
 800a66c:	2200      	movs	r2, #0
 800a66e:	60a2      	str	r2, [r4, #8]
 800a670:	6962      	ldr	r2, [r4, #20]
 800a672:	4252      	negs	r2, r2
 800a674:	61a2      	str	r2, [r4, #24]
 800a676:	6922      	ldr	r2, [r4, #16]
 800a678:	b942      	cbnz	r2, 800a68c <__swsetup_r+0xa4>
 800a67a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a67e:	d1c5      	bne.n	800a60c <__swsetup_r+0x24>
 800a680:	bd38      	pop	{r3, r4, r5, pc}
 800a682:	0799      	lsls	r1, r3, #30
 800a684:	bf58      	it	pl
 800a686:	6962      	ldrpl	r2, [r4, #20]
 800a688:	60a2      	str	r2, [r4, #8]
 800a68a:	e7f4      	b.n	800a676 <__swsetup_r+0x8e>
 800a68c:	2000      	movs	r0, #0
 800a68e:	e7f7      	b.n	800a680 <__swsetup_r+0x98>
 800a690:	20000088 	.word	0x20000088

0800a694 <_raise_r>:
 800a694:	291f      	cmp	r1, #31
 800a696:	b538      	push	{r3, r4, r5, lr}
 800a698:	4605      	mov	r5, r0
 800a69a:	460c      	mov	r4, r1
 800a69c:	d904      	bls.n	800a6a8 <_raise_r+0x14>
 800a69e:	2316      	movs	r3, #22
 800a6a0:	6003      	str	r3, [r0, #0]
 800a6a2:	f04f 30ff 	mov.w	r0, #4294967295
 800a6a6:	bd38      	pop	{r3, r4, r5, pc}
 800a6a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a6aa:	b112      	cbz	r2, 800a6b2 <_raise_r+0x1e>
 800a6ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a6b0:	b94b      	cbnz	r3, 800a6c6 <_raise_r+0x32>
 800a6b2:	4628      	mov	r0, r5
 800a6b4:	f000 f830 	bl	800a718 <_getpid_r>
 800a6b8:	4622      	mov	r2, r4
 800a6ba:	4601      	mov	r1, r0
 800a6bc:	4628      	mov	r0, r5
 800a6be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6c2:	f000 b817 	b.w	800a6f4 <_kill_r>
 800a6c6:	2b01      	cmp	r3, #1
 800a6c8:	d00a      	beq.n	800a6e0 <_raise_r+0x4c>
 800a6ca:	1c59      	adds	r1, r3, #1
 800a6cc:	d103      	bne.n	800a6d6 <_raise_r+0x42>
 800a6ce:	2316      	movs	r3, #22
 800a6d0:	6003      	str	r3, [r0, #0]
 800a6d2:	2001      	movs	r0, #1
 800a6d4:	e7e7      	b.n	800a6a6 <_raise_r+0x12>
 800a6d6:	2100      	movs	r1, #0
 800a6d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a6dc:	4620      	mov	r0, r4
 800a6de:	4798      	blx	r3
 800a6e0:	2000      	movs	r0, #0
 800a6e2:	e7e0      	b.n	800a6a6 <_raise_r+0x12>

0800a6e4 <raise>:
 800a6e4:	4b02      	ldr	r3, [pc, #8]	@ (800a6f0 <raise+0xc>)
 800a6e6:	4601      	mov	r1, r0
 800a6e8:	6818      	ldr	r0, [r3, #0]
 800a6ea:	f7ff bfd3 	b.w	800a694 <_raise_r>
 800a6ee:	bf00      	nop
 800a6f0:	20000088 	.word	0x20000088

0800a6f4 <_kill_r>:
 800a6f4:	b538      	push	{r3, r4, r5, lr}
 800a6f6:	4d07      	ldr	r5, [pc, #28]	@ (800a714 <_kill_r+0x20>)
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	4608      	mov	r0, r1
 800a6fe:	4611      	mov	r1, r2
 800a700:	602b      	str	r3, [r5, #0]
 800a702:	f7f9 fc45 	bl	8003f90 <_kill>
 800a706:	1c43      	adds	r3, r0, #1
 800a708:	d102      	bne.n	800a710 <_kill_r+0x1c>
 800a70a:	682b      	ldr	r3, [r5, #0]
 800a70c:	b103      	cbz	r3, 800a710 <_kill_r+0x1c>
 800a70e:	6023      	str	r3, [r4, #0]
 800a710:	bd38      	pop	{r3, r4, r5, pc}
 800a712:	bf00      	nop
 800a714:	2000052c 	.word	0x2000052c

0800a718 <_getpid_r>:
 800a718:	f7f9 bc32 	b.w	8003f80 <_getpid>

0800a71c <__swhatbuf_r>:
 800a71c:	b570      	push	{r4, r5, r6, lr}
 800a71e:	460c      	mov	r4, r1
 800a720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a724:	2900      	cmp	r1, #0
 800a726:	b096      	sub	sp, #88	@ 0x58
 800a728:	4615      	mov	r5, r2
 800a72a:	461e      	mov	r6, r3
 800a72c:	da0d      	bge.n	800a74a <__swhatbuf_r+0x2e>
 800a72e:	89a3      	ldrh	r3, [r4, #12]
 800a730:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a734:	f04f 0100 	mov.w	r1, #0
 800a738:	bf14      	ite	ne
 800a73a:	2340      	movne	r3, #64	@ 0x40
 800a73c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a740:	2000      	movs	r0, #0
 800a742:	6031      	str	r1, [r6, #0]
 800a744:	602b      	str	r3, [r5, #0]
 800a746:	b016      	add	sp, #88	@ 0x58
 800a748:	bd70      	pop	{r4, r5, r6, pc}
 800a74a:	466a      	mov	r2, sp
 800a74c:	f000 f848 	bl	800a7e0 <_fstat_r>
 800a750:	2800      	cmp	r0, #0
 800a752:	dbec      	blt.n	800a72e <__swhatbuf_r+0x12>
 800a754:	9901      	ldr	r1, [sp, #4]
 800a756:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a75a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a75e:	4259      	negs	r1, r3
 800a760:	4159      	adcs	r1, r3
 800a762:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a766:	e7eb      	b.n	800a740 <__swhatbuf_r+0x24>

0800a768 <__smakebuf_r>:
 800a768:	898b      	ldrh	r3, [r1, #12]
 800a76a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a76c:	079d      	lsls	r5, r3, #30
 800a76e:	4606      	mov	r6, r0
 800a770:	460c      	mov	r4, r1
 800a772:	d507      	bpl.n	800a784 <__smakebuf_r+0x1c>
 800a774:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a778:	6023      	str	r3, [r4, #0]
 800a77a:	6123      	str	r3, [r4, #16]
 800a77c:	2301      	movs	r3, #1
 800a77e:	6163      	str	r3, [r4, #20]
 800a780:	b003      	add	sp, #12
 800a782:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a784:	ab01      	add	r3, sp, #4
 800a786:	466a      	mov	r2, sp
 800a788:	f7ff ffc8 	bl	800a71c <__swhatbuf_r>
 800a78c:	9f00      	ldr	r7, [sp, #0]
 800a78e:	4605      	mov	r5, r0
 800a790:	4639      	mov	r1, r7
 800a792:	4630      	mov	r0, r6
 800a794:	f7fd fbcc 	bl	8007f30 <_malloc_r>
 800a798:	b948      	cbnz	r0, 800a7ae <__smakebuf_r+0x46>
 800a79a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a79e:	059a      	lsls	r2, r3, #22
 800a7a0:	d4ee      	bmi.n	800a780 <__smakebuf_r+0x18>
 800a7a2:	f023 0303 	bic.w	r3, r3, #3
 800a7a6:	f043 0302 	orr.w	r3, r3, #2
 800a7aa:	81a3      	strh	r3, [r4, #12]
 800a7ac:	e7e2      	b.n	800a774 <__smakebuf_r+0xc>
 800a7ae:	89a3      	ldrh	r3, [r4, #12]
 800a7b0:	6020      	str	r0, [r4, #0]
 800a7b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7b6:	81a3      	strh	r3, [r4, #12]
 800a7b8:	9b01      	ldr	r3, [sp, #4]
 800a7ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a7be:	b15b      	cbz	r3, 800a7d8 <__smakebuf_r+0x70>
 800a7c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7c4:	4630      	mov	r0, r6
 800a7c6:	f000 f81d 	bl	800a804 <_isatty_r>
 800a7ca:	b128      	cbz	r0, 800a7d8 <__smakebuf_r+0x70>
 800a7cc:	89a3      	ldrh	r3, [r4, #12]
 800a7ce:	f023 0303 	bic.w	r3, r3, #3
 800a7d2:	f043 0301 	orr.w	r3, r3, #1
 800a7d6:	81a3      	strh	r3, [r4, #12]
 800a7d8:	89a3      	ldrh	r3, [r4, #12]
 800a7da:	431d      	orrs	r5, r3
 800a7dc:	81a5      	strh	r5, [r4, #12]
 800a7de:	e7cf      	b.n	800a780 <__smakebuf_r+0x18>

0800a7e0 <_fstat_r>:
 800a7e0:	b538      	push	{r3, r4, r5, lr}
 800a7e2:	4d07      	ldr	r5, [pc, #28]	@ (800a800 <_fstat_r+0x20>)
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	4604      	mov	r4, r0
 800a7e8:	4608      	mov	r0, r1
 800a7ea:	4611      	mov	r1, r2
 800a7ec:	602b      	str	r3, [r5, #0]
 800a7ee:	f7f9 fc2f 	bl	8004050 <_fstat>
 800a7f2:	1c43      	adds	r3, r0, #1
 800a7f4:	d102      	bne.n	800a7fc <_fstat_r+0x1c>
 800a7f6:	682b      	ldr	r3, [r5, #0]
 800a7f8:	b103      	cbz	r3, 800a7fc <_fstat_r+0x1c>
 800a7fa:	6023      	str	r3, [r4, #0]
 800a7fc:	bd38      	pop	{r3, r4, r5, pc}
 800a7fe:	bf00      	nop
 800a800:	2000052c 	.word	0x2000052c

0800a804 <_isatty_r>:
 800a804:	b538      	push	{r3, r4, r5, lr}
 800a806:	4d06      	ldr	r5, [pc, #24]	@ (800a820 <_isatty_r+0x1c>)
 800a808:	2300      	movs	r3, #0
 800a80a:	4604      	mov	r4, r0
 800a80c:	4608      	mov	r0, r1
 800a80e:	602b      	str	r3, [r5, #0]
 800a810:	f7f9 fc2e 	bl	8004070 <_isatty>
 800a814:	1c43      	adds	r3, r0, #1
 800a816:	d102      	bne.n	800a81e <_isatty_r+0x1a>
 800a818:	682b      	ldr	r3, [r5, #0]
 800a81a:	b103      	cbz	r3, 800a81e <_isatty_r+0x1a>
 800a81c:	6023      	str	r3, [r4, #0]
 800a81e:	bd38      	pop	{r3, r4, r5, pc}
 800a820:	2000052c 	.word	0x2000052c

0800a824 <_init>:
 800a824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a826:	bf00      	nop
 800a828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a82a:	bc08      	pop	{r3}
 800a82c:	469e      	mov	lr, r3
 800a82e:	4770      	bx	lr

0800a830 <_fini>:
 800a830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a832:	bf00      	nop
 800a834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a836:	bc08      	pop	{r3}
 800a838:	469e      	mov	lr, r3
 800a83a:	4770      	bx	lr
