#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001790fe5b3e0 .scope module, "fifo_tb" "fifo_tb" 2 2;
 .timescale -9 -12;
P_000001790fe48c90 .param/l "depth" 0 2 4, +C4<00000000000000000000000001100000>;
P_000001790fe48cc8 .param/l "ptr_size" 0 2 5, +C4<00000000000000000000000000000111>;
P_000001790fe48d00 .param/l "width_in" 0 2 6, +C4<00000000000000000000000000001000>;
P_000001790fe48d38 .param/l "width_out" 0 2 7, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
v000001790fe52de0_0 .var "clk_read", 0 0;
v000001790fe52e80_0 .var "clk_write", 0 0;
v000001790fe53060_0 .net "counter", 7 0, v000001790fe51fd0_0;  1 drivers
v000001790fe52a20_0 .var "data_in", 7 0;
v000001790fe52660_0 .net "data_out", 7 0, v000001790fe52110_0;  1 drivers
v000001790fe52700_0 .net "empty", 0 0, v000001790fe521b0_0;  1 drivers
v000001790fe52f20_0 .var "enable_read", 0 0;
v000001790fe52ac0_0 .var "enable_write", 0 0;
v000001790fe532e0_0 .net "full", 0 0, v000001790fe52430_0;  1 drivers
v000001790fe52fc0_0 .net "half_full", 0 0, v000001790fe524d0_0;  1 drivers
v000001790fe52ca0_0 .var/i "i", 31 0;
v000001790fe52b60_0 .var "rst", 0 0;
E_000001790fe49e80 .event "rst_low";
E_000001790fe49e00 .event "rst_high";
S_000001790fe5b570 .scope task, "enqueue" "enqueue" 2 54, 2 54 0, S_000001790fe5b3e0;
 .timescale -9 -12;
v000001790fe06f10_0 .var "data", 7 0;
E_000001790fe4abc0 .event posedge, v000001790fe06c50_0;
TD_fifo_tb.enqueue ;
    %vpi_call 2 56 "$display", "enqueue called" {0 0 0};
    %load/vec4 v000001790fe532e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 58 "$display", "Warning: Cannot enqueue: FIFO is full." {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 61 "$display", "Pushed ", v000001790fe06f10_0, v000001790fe52700_0 {0 0 0};
    %load/vec4 v000001790fe06f10_0;
    %store/vec4 v000001790fe52a20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001790fe52ac0_0, 0, 1;
    %wait E_000001790fe4abc0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001790fe52ac0_0, 0, 1;
T_0.1 ;
    %end;
S_000001790fe50e30 .scope module, "queue" "fifo" 2 38, 3 10 0, S_000001790fe5b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_read";
    .port_info 1 /INPUT 1 "clk_write";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "enable_read";
    .port_info 4 /INPUT 1 "enable_write";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "half_full";
    .port_info 10 /OUTPUT 8 "counter";
P_000001790fe5b700 .param/l "depth" 0 3 11, +C4<00000000000000000000000001100000>;
P_000001790fe5b738 .param/l "ptr_size" 0 3 12, +C4<00000000000000000000000000000111>;
P_000001790fe5b770 .param/l "width_in" 0 3 13, +C4<00000000000000000000000000001000>;
P_000001790fe5b7a8 .param/l "width_out" 0 3 14, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
v000001790fe06ac0_0 .net "clk_read", 0 0, v000001790fe52de0_0;  1 drivers
v000001790fe06c50_0 .net "clk_write", 0 0, v000001790fe52e80_0;  1 drivers
v000001790fe51fd0_0 .var "counter", 7 0;
v000001790fe52070_0 .net "data_in", 7 0, v000001790fe52a20_0;  1 drivers
v000001790fe52110_0 .var "data_out", 7 0;
v000001790fe521b0_0 .var "empty", 0 0;
v000001790fe52250_0 .net "enable_read", 0 0, v000001790fe52f20_0;  1 drivers
v000001790fe522f0_0 .net "enable_write", 0 0, v000001790fe52ac0_0;  1 drivers
v000001790fe52390 .array "fifo_mem", 0 95, 7 0;
v000001790fe52430_0 .var "full", 0 0;
v000001790fe524d0_0 .var "half_full", 0 0;
v000001790fe52570_0 .var "ptr_read", 6 0;
v000001790fe52840_0 .var "ptr_write", 6 0;
v000001790fe534c0_0 .net "rst", 0 0, v000001790fe52b60_0;  1 drivers
E_000001790fe4ac00 .event posedge, v000001790fe06ac0_0;
E_000001790fe4ac40 .event posedge, v000001790fe534c0_0;
E_000001790fe4a200 .event anyedge, v000001790fe51fd0_0;
    .scope S_000001790fe50e30;
T_1 ;
    %wait E_000001790fe4a200;
    %load/vec4 v000001790fe51fd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001790fe521b0_0, 0, 1;
    %load/vec4 v000001790fe51fd0_0;
    %pad/u 32;
    %pushi/vec4 96, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001790fe52430_0, 0, 1;
    %load/vec4 v000001790fe51fd0_0;
    %pad/u 32;
    %pushi/vec4 48, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001790fe524d0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001790fe50e30;
T_2 ;
    %wait E_000001790fe4ac40;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001790fe51fd0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001790fe52840_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001790fe52570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001790fe52110_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001790fe50e30;
T_3 ;
    %wait E_000001790fe4ac00;
    %load/vec4 v000001790fe52250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001790fe521b0_0;
    %nor/r;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001790fe52570_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001790fe52390, 4;
    %assign/vec4 v000001790fe52110_0, 0;
    %load/vec4 v000001790fe52570_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001790fe52570_0, 0;
    %load/vec4 v000001790fe51fd0_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001790fe51fd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001790fe52110_0;
    %assign/vec4 v000001790fe52110_0, 0;
    %load/vec4 v000001790fe52570_0;
    %assign/vec4 v000001790fe52570_0, 0;
    %load/vec4 v000001790fe51fd0_0;
    %assign/vec4 v000001790fe51fd0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001790fe50e30;
T_4 ;
    %wait E_000001790fe4abc0;
    %load/vec4 v000001790fe522f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001790fe52430_0;
    %nor/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001790fe52070_0;
    %load/vec4 v000001790fe52840_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001790fe52390, 0, 4;
    %load/vec4 v000001790fe52840_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001790fe52840_0, 0;
    %load/vec4 v000001790fe51fd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001790fe51fd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001790fe52840_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001790fe52390, 4;
    %load/vec4 v000001790fe52840_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001790fe52390, 0, 4;
    %load/vec4 v000001790fe52840_0;
    %assign/vec4 v000001790fe52840_0, 0;
    %load/vec4 v000001790fe51fd0_0;
    %assign/vec4 v000001790fe51fd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001790fe5b3e0;
T_5 ;
T_5.0 ;
    %wait E_000001790fe49e80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001790fe52b60_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001790fe5b3e0;
T_6 ;
T_6.0 ;
    %wait E_000001790fe49e00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001790fe52b60_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001790fe5b3e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001790fe52de0_0, 0, 1;
T_7.0 ;
    %delay 2000, 0;
    %load/vec4 v000001790fe52de0_0;
    %inv;
    %store/vec4 v000001790fe52de0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001790fe5b3e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001790fe52e80_0, 0, 1;
T_8.0 ;
    %delay 1500, 0;
    %load/vec4 v000001790fe52e80_0;
    %inv;
    %store/vec4 v000001790fe52e80_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001790fe5b3e0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001790fe52ca0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001790fe52ca0_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v000001790fe52ca0_0;
    %pad/s 8;
    %store/vec4 v000001790fe06f10_0, 0, 8;
    %fork TD_fifo_tb.enqueue, S_000001790fe5b570;
    %join;
    %load/vec4 v000001790fe52ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001790fe52ca0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001790fe5b3e0;
T_10 ;
    %delay 5000000, 0;
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "fifo.v";
