--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28776059 paths analyzed, 971 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.851ns.
--------------------------------------------------------------------------------
Slack:                  5.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.707ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.707ns (6.457ns logic, 13.250ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  5.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.694ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.694ns (6.433ns logic, 13.261ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  5.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.642ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X13Y25.A2      net (fanout=9)        1.495   M_ctrl_direction[0]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.642ns (6.462ns logic, 13.180ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  5.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.629ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X13Y25.A2      net (fanout=9)        1.495   M_ctrl_direction[0]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.629ns (6.438ns logic, 13.191ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  5.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.678ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.BQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D4      net (fanout=9)        1.509   M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D       Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y24.C1      net (fanout=1)        2.084   ctrl/N38
    SLICE_X12Y24.C       Tilo                  0.255   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y25.A5      net (fanout=15)       0.449   M_ctrl_sel_new_pos[1]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.678ns (6.717ns logic, 12.961ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  5.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.665ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.BQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D4      net (fanout=9)        1.509   M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D       Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y24.C1      net (fanout=1)        2.084   ctrl/N38
    SLICE_X12Y24.C       Tilo                  0.255   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y25.A5      net (fanout=15)       0.449   M_ctrl_sel_new_pos[1]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.665ns (6.693ns logic, 12.972ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.617ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.627 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y31.B1       net (fanout=5)        1.188   n0022[0]
    SLICE_X9Y31.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y28.AX       net (fanout=1)        0.968   M_state_q_FSM_FFd1-In
    SLICE_X8Y28.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.617ns (6.428ns logic, 13.189ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  5.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.604ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.627 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y31.B1       net (fanout=5)        1.188   n0022[0]
    SLICE_X9Y31.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y28.AX       net (fanout=1)        0.968   M_state_q_FSM_FFd1-In
    SLICE_X8Y28.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.604ns (6.404ns logic, 13.200ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  5.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.552ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.627 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X13Y25.A2      net (fanout=9)        1.495   M_ctrl_direction[0]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y31.B1       net (fanout=5)        1.188   n0022[0]
    SLICE_X9Y31.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y28.AX       net (fanout=1)        0.968   M_state_q_FSM_FFd1-In
    SLICE_X8Y28.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.552ns (6.433ns logic, 13.119ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  5.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.539ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.627 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X13Y25.A2      net (fanout=9)        1.495   M_ctrl_direction[0]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y31.B1       net (fanout=5)        1.188   n0022[0]
    SLICE_X9Y31.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y28.AX       net (fanout=1)        0.968   M_state_q_FSM_FFd1-In
    SLICE_X8Y28.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.539ns (6.409ns logic, 13.130ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  5.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.588ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.BQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D4      net (fanout=9)        1.509   M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D       Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y24.C1      net (fanout=1)        2.084   ctrl/N38
    SLICE_X12Y24.C       Tilo                  0.255   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y25.A5      net (fanout=15)       0.449   M_ctrl_sel_new_pos[1]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y31.B1       net (fanout=5)        1.188   n0022[0]
    SLICE_X9Y31.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y28.AX       net (fanout=1)        0.968   M_state_q_FSM_FFd1-In
    SLICE_X8Y28.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.588ns (6.688ns logic, 12.900ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  5.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.B3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.B       Tilo                  0.235   N63
                                                       Mmux_M_alu_a101
    DSP48_X0Y7.B3        net (fanout=6)        0.835   M_alu_a[3]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.483ns (6.433ns logic, 13.050ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  5.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.575ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.BQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D4      net (fanout=9)        1.509   M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D       Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y24.C1      net (fanout=1)        2.084   ctrl/N38
    SLICE_X12Y24.C       Tilo                  0.255   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y25.A5      net (fanout=15)       0.449   M_ctrl_sel_new_pos[1]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y31.B1       net (fanout=5)        1.188   n0022[0]
    SLICE_X9Y31.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y28.AX       net (fanout=1)        0.968   M_state_q_FSM_FFd1-In
    SLICE_X8Y28.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.575ns (6.664ns logic, 12.911ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.418ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X13Y25.A2      net (fanout=9)        1.495   M_ctrl_direction[0]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.B3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.B       Tilo                  0.235   N63
                                                       Mmux_M_alu_a101
    DSP48_X0Y7.B3        net (fanout=6)        0.835   M_alu_a[3]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.418ns (6.438ns logic, 12.980ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  5.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.397ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X16Y39.D5      net (fanout=14)       1.699   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X16Y39.D       Tilo                  0.254   decoder/Sh1776
                                                       decoder/Sh1776
    SLICE_X15Y28.C1      net (fanout=1)        1.482   decoder/Sh1776
    SLICE_X15Y28.C       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1779
    SLICE_X15Y29.A4      net (fanout=1)        0.482   decoder/Sh1779
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.397ns (6.500ns logic, 12.897ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  5.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.454ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.BQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D4      net (fanout=9)        1.509   M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D       Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y24.C1      net (fanout=1)        2.084   ctrl/N38
    SLICE_X12Y24.C       Tilo                  0.255   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y25.A5      net (fanout=15)       0.449   M_ctrl_sel_new_pos[1]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.B3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.B       Tilo                  0.235   N63
                                                       Mmux_M_alu_a101
    DSP48_X0Y7.B3        net (fanout=6)        0.835   M_alu_a[3]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.454ns (6.693ns logic, 12.761ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  5.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.384ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X16Y39.D5      net (fanout=14)       1.699   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X16Y39.D       Tilo                  0.254   decoder/Sh1776
                                                       decoder/Sh1776
    SLICE_X15Y28.C1      net (fanout=1)        1.482   decoder/Sh1776
    SLICE_X15Y28.C       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1779
    SLICE_X15Y29.A4      net (fanout=1)        0.482   decoder/Sh1779
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.384ns (6.476ns logic, 12.908ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  5.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.393ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.627 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.B3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.B       Tilo                  0.235   N63
                                                       Mmux_M_alu_a101
    DSP48_X0Y7.B3        net (fanout=6)        0.835   M_alu_a[3]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y31.B1       net (fanout=5)        1.188   n0022[0]
    SLICE_X9Y31.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y28.AX       net (fanout=1)        0.968   M_state_q_FSM_FFd1-In
    SLICE_X8Y28.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.393ns (6.404ns logic, 12.989ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  5.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.351ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.D6      net (fanout=18)       0.579   Sh17713
    SLICE_X15Y29.D       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a91
    DSP48_X0Y7.B2        net (fanout=7)        1.208   M_alu_a[2]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.351ns (6.457ns logic, 12.894ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  5.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.332ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X13Y25.A2      net (fanout=9)        1.495   M_ctrl_direction[0]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X16Y39.D5      net (fanout=14)       1.699   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X16Y39.D       Tilo                  0.254   decoder/Sh1776
                                                       decoder/Sh1776
    SLICE_X15Y28.C1      net (fanout=1)        1.482   decoder/Sh1776
    SLICE_X15Y28.C       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1779
    SLICE_X15Y29.A4      net (fanout=1)        0.482   decoder/Sh1779
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.332ns (6.505ns logic, 12.827ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  5.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.319ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X13Y25.A2      net (fanout=9)        1.495   M_ctrl_direction[0]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X16Y39.D5      net (fanout=14)       1.699   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X16Y39.D       Tilo                  0.254   decoder/Sh1776
                                                       decoder/Sh1776
    SLICE_X15Y28.C1      net (fanout=1)        1.482   decoder/Sh1776
    SLICE_X15Y28.C       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1779
    SLICE_X15Y29.A4      net (fanout=1)        0.482   decoder/Sh1779
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.319ns (6.481ns logic, 12.838ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  5.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.368ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.BQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D4      net (fanout=9)        1.509   M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D       Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y24.C1      net (fanout=1)        2.084   ctrl/N38
    SLICE_X12Y24.C       Tilo                  0.255   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y25.A5      net (fanout=15)       0.449   M_ctrl_sel_new_pos[1]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X16Y39.D5      net (fanout=14)       1.699   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X16Y39.D       Tilo                  0.254   decoder/Sh1776
                                                       decoder/Sh1776
    SLICE_X15Y28.C1      net (fanout=1)        1.482   decoder/Sh1776
    SLICE_X15Y28.C       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1779
    SLICE_X15Y29.A4      net (fanout=1)        0.482   decoder/Sh1779
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.368ns (6.760ns logic, 12.608ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  5.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.328ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.627 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X13Y25.A2      net (fanout=9)        1.495   M_ctrl_direction[0]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.B3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.B       Tilo                  0.235   N63
                                                       Mmux_M_alu_a101
    DSP48_X0Y7.B3        net (fanout=6)        0.835   M_alu_a[3]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y31.B1       net (fanout=5)        1.188   n0022[0]
    SLICE_X9Y31.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y28.AX       net (fanout=1)        0.968   M_state_q_FSM_FFd1-In
    SLICE_X8Y28.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.328ns (6.409ns logic, 12.919ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  5.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.355ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.BQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D4      net (fanout=9)        1.509   M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D       Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y24.C1      net (fanout=1)        2.084   ctrl/N38
    SLICE_X12Y24.C       Tilo                  0.255   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y25.A5      net (fanout=15)       0.449   M_ctrl_sel_new_pos[1]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X16Y39.D5      net (fanout=14)       1.699   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X16Y39.D       Tilo                  0.254   decoder/Sh1776
                                                       decoder/Sh1776
    SLICE_X15Y28.C1      net (fanout=1)        1.482   decoder/Sh1776
    SLICE_X15Y28.C       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1779
    SLICE_X15Y29.A4      net (fanout=1)        0.482   decoder/Sh1779
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.355ns (6.736ns logic, 12.619ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  5.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.286ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X13Y25.A2      net (fanout=9)        1.495   M_ctrl_direction[0]
    SLICE_X13Y25.A       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X13Y25.C2      net (fanout=4)        0.543   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.D6      net (fanout=18)       0.579   Sh17713
    SLICE_X15Y29.D       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a91
    DSP48_X0Y7.B2        net (fanout=7)        1.208   M_alu_a[2]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.286ns (6.462ns logic, 12.824ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  5.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.340ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.BQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D4      net (fanout=9)        1.509   M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D       Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y24.C1      net (fanout=1)        2.084   ctrl/N38
    SLICE_X12Y24.C       Tilo                  0.255   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y24.D5      net (fanout=15)       0.268   M_ctrl_sel_new_pos[1]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.340ns (6.712ns logic, 12.628ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  5.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.307ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.627 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X16Y39.D5      net (fanout=14)       1.699   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X16Y39.D       Tilo                  0.254   decoder/Sh1776
                                                       decoder/Sh1776
    SLICE_X15Y28.C1      net (fanout=1)        1.482   decoder/Sh1776
    SLICE_X15Y28.C       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1779
    SLICE_X15Y29.A4      net (fanout=1)        0.482   decoder/Sh1779
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y31.B1       net (fanout=5)        1.188   n0022[0]
    SLICE_X9Y31.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y28.AX       net (fanout=1)        0.968   M_state_q_FSM_FFd1-In
    SLICE_X8Y28.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.307ns (6.471ns logic, 12.836ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  5.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.327ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.BQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D4      net (fanout=9)        1.509   M_state_q_FSM_FFd4_1
    SLICE_X11Y11.D       Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y24.C1      net (fanout=1)        2.084   ctrl/N38
    SLICE_X12Y24.C       Tilo                  0.255   decoder/Mmux__n00403_rs_AS
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X12Y24.D5      net (fanout=15)       0.268   M_ctrl_sel_new_pos[1]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X14Y39.D2      net (fanout=14)       1.984   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X14Y39.D       Tilo                  0.235   decoder/Sh17710
                                                       decoder/Sh17710
    SLICE_X14Y28.D6      net (fanout=1)        1.309   decoder/Sh17710
    SLICE_X14Y28.D       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh17712
    SLICE_X15Y29.A1      net (fanout=1)        0.723   decoder/Sh17712
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.327ns (6.688ns logic, 12.639ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  5.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r1_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.268ns (Levels of Logic = 9)
  Clock Path Skew:      -0.109ns (0.600 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X15Y39.D5      net (fanout=14)       1.671   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X15Y39.D       Tilo                  0.259   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X14Y28.B2      net (fanout=1)        1.468   decoder/Sh1774
    SLICE_X14Y28.B       Tilo                  0.235   decoder/Sh17712
                                                       decoder/Sh1775
    SLICE_X15Y29.A5      net (fanout=1)        0.414   decoder/Sh1775
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X15Y29.C1      net (fanout=18)       0.956   Sh17713
    SLICE_X15Y29.C       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a81
    DSP48_X0Y7.B1        net (fanout=6)        1.187   M_alu_a[1]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y29.C4       net (fanout=5)        0.979   n0022[0]
    SLICE_X9Y29.C        Tilo                  0.259   M_r2_q[0]
                                                       alu/Mmux_alu313
    SLICE_X14Y30.AX      net (fanout=1)        1.238   M_alu_alu[0]
    SLICE_X14Y30.CLK     Tdick                 0.114   M_r1_q[1]
                                                       M_r1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.268ns (6.481ns logic, 12.787ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  5.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.294ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.627 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y35.C6      net (fanout=5)        2.766   M_reg_d_q[0]
    SLICE_X13Y35.C       Tilo                  0.259   M_level_q[2]
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y24.D2      net (fanout=9)        1.717   M_ctrl_direction[0]
    SLICE_X12Y24.D       Tilo                  0.254   decoder/Mmux__n00403_rs_AS
                                                       decoder/Mmux__n00403_AS11
    SLICE_X13Y25.C5      net (fanout=4)        0.391   decoder/Mmux__n00403_rs_AS
    SLICE_X13Y25.C       Tilo                  0.259   decoder/temp_pos[4]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X16Y39.D5      net (fanout=14)       1.699   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X16Y39.D       Tilo                  0.254   decoder/Sh1776
                                                       decoder/Sh1776
    SLICE_X15Y28.C1      net (fanout=1)        1.482   decoder/Sh1776
    SLICE_X15Y28.C       Tilo                  0.259   decoder/GND_6_o_GND_6_o_add_13_OUT<1>1
                                                       decoder/Sh1779
    SLICE_X15Y29.A4      net (fanout=1)        0.482   decoder/Sh1779
    SLICE_X15Y29.A       Tilo                  0.259   M_alu_a[2]
                                                       decoder/Sh17713
    SLICE_X14Y26.C3      net (fanout=18)       1.108   Sh17713
    SLICE_X14Y26.C       Tilo                  0.235   N63
                                                       Mmux_M_alu_a111
    DSP48_X0Y7.B4        net (fanout=7)        1.046   M_alu_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y31.B1       net (fanout=5)        1.188   n0022[0]
    SLICE_X9Y31.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y28.AX       net (fanout=1)        0.968   M_state_q_FSM_FFd1-In
    SLICE_X8Y28.CLK      Tdick                 0.085   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.294ns (6.447ns logic, 12.847ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[7]/CLK
  Logical resource: start_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[11]/CLK
  Logical resource: start_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[15]/CLK
  Logical resource: start_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[19]/CLK
  Logical resource: start_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[3]/CLK
  Logical resource: reset_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[3]/CLK
  Logical resource: reset_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[3]/CLK
  Logical resource: reset_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.851|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28776059 paths, 0 nets, and 1804 connections

Design statistics:
   Minimum period:  19.851ns{1}   (Maximum frequency:  50.375MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 09 20:01:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



