<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Unit 5: Sequential Logic</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            line-height: 1.4;
            background-color: #f4f4f4;
        }
        h2 {
            color: black;
        }
        h1 {
            text-align: center;
            color: black;
            font-size: 16pt;
            font-weight: bold;
        }
        .section {
            background: #fff;
            padding: 5px;
            margin-bottom: 20px;
            border-radius: 5px;
            box-shadow: 0 2px 5px rgba(0,0,0,0.1);
            text-align: justify;
        }
        ul {
            margin: 5px 0;
            padding-left: 10px;
        }
        li {
            margin-bottom: 10px;
        }
        table {
            border-collapse: collapse;
            margin: 10px 0;
        }
        th, td {
            border: 1px solid black;
            padding: 5px;
            text-align: center;
        }
                @media only screen and (max-width: 768px) {
        body {
            font-size: 14px; /* slightly smaller font for mobile */
        }
        h1 {
            font-size: 1.2rem; /* smaller header */
        }
        h2 {
            font-size: 1rem; /* smaller sub-header */
        }
        .section {
            padding: 8px; /* less padding for small screens */
        }
    }
    </style>
</head>
<body>
    <h1><b>Unit 5: Sequential Logic</b></h1>

    <div class="section">
        <h2><b>5.1 Types of Sequential Logic Circuit</b></h2>
        <p>Sequential logic circuits have outputs that depend on both current inputs and previous states (memory), unlike combinational circuits, which depend only on current inputs.</p>
        <ul>
            <li><strong>Definition:</strong> Sequential circuits incorporate memory elements, enabling them to store and process information over time. Example: Counters, registers.</li>
            <li><strong>Types:</strong>
                <ul>
                    <li><strong>Synchronous Sequential Circuits:</strong> Operations are synchronized with a clock signal. Example: Flip-flops triggered by clock pulses.</li>
                    <li><strong>Asynchronous Sequential Circuits:</strong> Operations depend on input changes without a clock. Example: Circuits using unclocked latches.</li>
                </ul>
            </li>
            <li><strong>Components:</strong> Include flip-flops, latches, and combinational logic for state transitions.</li>
            <li><strong>Applications:</strong> Used in memory units, counters, shift registers, and state machines in processors and controllers.</li>
        </ul>
    </div>

    <div class="section">
        <h2><b>5.2 Triggering of Flip-Flops</b></h2>
        <p>Triggering determines how and when a flip-flop changes its state based on input signals and clock events.</p>
        <ul>
            <li><strong>Level Triggering:</strong> Flip-flop responds to input levels (high or low). Example: Latches change state as long as the enable signal is active. Drawback: Sensitive to noise during the active level.</li>
            <li><strong>Edge Triggering:</strong> Flip-flop responds to the rising (positive) or falling (negative) edge of a clock signal. Example: Edge-triggered flip-flops update only at clock transitions, ensuring stability.</li>
            <li><strong>Types of Edge Triggering:</strong>
                <ul>
                    <li><strong>Positive Edge:</strong> State changes when clock transitions from 0 to 1.</li>
                    <li><strong>Negative Edge:</strong> State changes when clock transitions from 1 to 0.</li>
                </ul>
            </li>
            <li><strong>Example:</strong> A D flip-flop with positive edge triggering updates its output to match the D input only at the rising clock edge.</li>
            <li><strong>Applications:</strong> Edge triggering is used in synchronous circuits to ensure predictable timing in processors and memory systems.</li>
        </ul>
    </div>

    <div class="section">
        <h2><b>5.3 Flip-Flops (RS, JK, T, D, Master-Slave)</b></h2>
        <p>Flip-flops are basic memory elements in sequential circuits, storing one bit of information.</p>
        <ul>
            <li><strong>RS Flip-Flop (Set-Reset):</strong>
                <ul>
                    <li>Inputs: S (Set), R (Reset). Outputs: Q, Q' (complement).</li>
                    <li>Operation: S=1, R=0 sets Q=1; S=0, R=1 resets Q=0; S=0, R=0 holds state; S=1, R=1 is invalid (race condition).</li>
                    <li>Truth Table:
                        <table>
                            <tr><th>S</th><th>R</th><th>Q(next)</th></tr>
                            <tr><td>0</td><td>0</td><td>Q</td></tr>
                            <tr><td>0</td><td>1</td><td>0</td></tr>
                            <tr><td>1</td><td>0</td><td>1</td></tr>
                            <tr><td>1</td><td>1</td><td>Invalid</td></tr>
                        </table>
                    </li>
                </ul>
            </li>
            <li><strong>JK Flip-Flop:</strong>
                <ul>
                    <li>Inputs: J, K, Clock. Resolves RS invalid state. J=1, K=0 sets Q=1; J=0, K=1 resets Q=0; J=1, K=1 toggles Q; J=0, K=0 holds state.</li>
                    <li>Truth Table:
                        <table>
                            <tr><th>J</th><th>K</th><th>Q(next)</th></tr>
                            <tr><td>0</td><td>0</td><td>Q</td></tr>
                            <tr><td>0</td><td>1</td><td>0</td></tr>
                            <tr><td>1</td><td>0</td><td>1</td></tr>
                            <tr><td>1</td><td>1</td><td>Q'</td></tr>
                        </table>
                    </li>
                </ul>
            </li>
            <li><strong>T Flip-Flop (Toggle):</strong>
                <ul>
                    <li>Input: T, Clock. T=1 toggles Q; T=0 holds state. Derived from JK with J=K=T.</li>
                    <li>Truth Table:
                        <table>
                            <tr><th>T</th><th>Q(next)</th></tr>
                            <tr><td>0</td><td>Q</td></tr>
                            <tr><td>1</td><td>Q'</td></tr>
                        </table>
                    </li>
                </ul>
            </li>
            <li><strong>D Flip-Flop (Data):</strong>
                <ul>
                    <li>Input: D, Clock. Output Q follows D at clock edge. Prevents invalid states.</li>
                    <li>Truth Table:
                        <table>
                            <tr><th>D</th><th>Q(next)</th></tr>
                            <tr><td>0</td><td>0</td></tr>
                            <tr><td>1</td><td>1</td></tr>
                        </table>
                    </li>
                </ul>
            </li>
            <li><strong>Master-Slave Flip-Flop:</strong> Two flip-flops (master and slave) connected in series. Master updates on clock’s active edge; slave copies master on opposite edge, preventing race conditions. Example: Master-slave JK flip-flop ensures stable toggling.</li>
            <li><strong>Applications:</strong> Flip-flops are used in registers, counters, and finite state machines.</li>
        </ul>
    </div>

    <div class="section">
        <h2><b>5.4 State Diagrams and State Tables</b></h2>
        <p>State diagrams and state tables describe the behavior of sequential circuits, showing how states transition based on inputs.</p>
        <ul>
            <li><strong>State Diagram:</strong> A graphical representation where nodes represent states (flip-flop outputs), and directed edges show transitions based on inputs, labeled with input/output. Example: A 2-bit counter (states 00, 01, 10, 11) has edges showing transitions (e.g., 00 → 01 on clock pulse).</li>
            <li><strong>State Table:</strong> A tabular representation listing current states, inputs, next states, and outputs. Example: For a JK flip-flop:
                <table>
                    <tr><th>Current Q</th><th>J</th><th>K</th><th>Next Q</th></tr>
                    <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr>
                    <tr><td>0</td><td>0</td><td>1</td><td>0</td></tr>
                    <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr>
                    <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr>
                    <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr>
                    <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr>
                    <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr>
                    <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr>
                </table>
            </li>
            <li><strong>Example:</strong> A 2-bit up-counter (states 00, 01, 10, 11). State diagram: 00 → 01 → 10 → 11 → 00 on clock pulses. State table:
                <table>
                    <tr><th>Current State</th><th>Input (Clock)</th><th>Next State</th></tr>
                    <tr><td>00</td><td>1</td><td>01</td></tr>
                    <tr><td>01</td><td>1</td><td>10</td></tr>
                    <tr><td>10</td><td>1</td><td>11</td></tr>
                    <tr><td>11</td><td>1</td><td>00</td></tr>
                </table>
            </li>
            <li><strong>Applications:</strong> Used to design finite state machines, model sequential circuits, and analyze system behavior in controllers and processors.</li>
        </ul>
    </div>
</body>
</html>