Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 22 23:00:29 2022
| Host         : Brandon-Shock running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: max/spi/M_sck_reg_q_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: max/spi/M_state_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.713        0.000                      0                  109        0.179        0.000                      0                  109        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              96.713        0.000                      0                  109        0.179        0.000                      0                  109        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       96.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.713ns  (required time - arrival time)
  Source:                 max/spi/M_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.730ns (24.564%)  route 2.242ns (75.436%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.634     5.218    max/spi/CLK
    SLICE_X4Y8           FDRE                                         r  max/spi/M_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  max/spi/M_data_q_reg[0]/Q
                         net (fo=1, routed)           0.954     6.629    max/spi/M_data_q_reg_n_0_[0]
    SLICE_X3Y8           LUT5 (Prop_lut5_I3_O)        0.124     6.753 r  max/spi/M_data_q[1]_i_2/O
                         net (fo=1, routed)           0.805     7.557    max/spi/M_data_q[1]_i_2_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.707 r  max/spi/M_data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.483     8.190    max/spi/M_data_d[1]
    SLICE_X4Y7           FDRE                                         r  max/spi/M_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516   104.921    max/spi/CLK
    SLICE_X4Y7           FDRE                                         r  max/spi/M_data_q_reg[1]/C
                         clock pessimism              0.272   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)       -0.255   104.903    max/spi/M_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.903    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 96.713    

Slack (MET) :             96.854ns  (required time - arrival time)
  Source:                 max/spi/M_sck_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.842ns (29.214%)  route 2.040ns (70.786%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.633     5.217    max/spi/CLK
    SLICE_X5Y9           FDRE                                         r  max/spi/M_sck_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.636 r  max/spi/M_sck_reg_q_reg[3]/Q
                         net (fo=6, routed)           0.907     6.544    max/spi/M_sck_reg_q_reg__0[3]
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.299     6.843 r  max/spi/M_ctr_q[2]_i_3/O
                         net (fo=4, routed)           0.463     7.305    max/spi/M_ctr_q[2]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  max/spi/M_data_q[7]_i_1/O
                         net (fo=8, routed)           0.670     8.100    max/spi/M_data_q0
    SLICE_X5Y7           FDRE                                         r  max/spi/M_data_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516   104.921    max/spi/CLK
    SLICE_X5Y7           FDRE                                         r  max/spi/M_data_q_reg[4]/C
                         clock pessimism              0.272   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.205   104.953    max/spi/M_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                 96.854    

Slack (MET) :             96.854ns  (required time - arrival time)
  Source:                 max/spi/M_sck_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.842ns (29.214%)  route 2.040ns (70.786%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.633     5.217    max/spi/CLK
    SLICE_X5Y9           FDRE                                         r  max/spi/M_sck_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.636 r  max/spi/M_sck_reg_q_reg[3]/Q
                         net (fo=6, routed)           0.907     6.544    max/spi/M_sck_reg_q_reg__0[3]
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.299     6.843 r  max/spi/M_ctr_q[2]_i_3/O
                         net (fo=4, routed)           0.463     7.305    max/spi/M_ctr_q[2]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  max/spi/M_data_q[7]_i_1/O
                         net (fo=8, routed)           0.670     8.100    max/spi/M_data_q0
    SLICE_X5Y7           FDRE                                         r  max/spi/M_data_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516   104.921    max/spi/CLK
    SLICE_X5Y7           FDRE                                         r  max/spi/M_data_q_reg[5]/C
                         clock pessimism              0.272   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.205   104.953    max/spi/M_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                 96.854    

Slack (MET) :             97.043ns  (required time - arrival time)
  Source:                 max/spi/M_sck_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.268%)  route 1.851ns (68.732%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.633     5.217    max/spi/CLK
    SLICE_X5Y9           FDRE                                         r  max/spi/M_sck_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.636 r  max/spi/M_sck_reg_q_reg[3]/Q
                         net (fo=6, routed)           0.907     6.544    max/spi/M_sck_reg_q_reg__0[3]
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.299     6.843 r  max/spi/M_ctr_q[2]_i_3/O
                         net (fo=4, routed)           0.463     7.305    max/spi/M_ctr_q[2]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  max/spi/M_data_q[7]_i_1/O
                         net (fo=8, routed)           0.481     7.910    max/spi/M_data_q0
    SLICE_X4Y7           FDRE                                         r  max/spi/M_data_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516   104.921    max/spi/CLK
    SLICE_X4Y7           FDRE                                         r  max/spi/M_data_q_reg[1]/C
                         clock pessimism              0.272   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X4Y7           FDRE (Setup_fdre_C_CE)      -0.205   104.953    max/spi/M_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 97.043    

Slack (MET) :             97.043ns  (required time - arrival time)
  Source:                 max/spi/M_sck_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.268%)  route 1.851ns (68.732%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.633     5.217    max/spi/CLK
    SLICE_X5Y9           FDRE                                         r  max/spi/M_sck_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.636 r  max/spi/M_sck_reg_q_reg[3]/Q
                         net (fo=6, routed)           0.907     6.544    max/spi/M_sck_reg_q_reg__0[3]
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.299     6.843 r  max/spi/M_ctr_q[2]_i_3/O
                         net (fo=4, routed)           0.463     7.305    max/spi/M_ctr_q[2]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  max/spi/M_data_q[7]_i_1/O
                         net (fo=8, routed)           0.481     7.910    max/spi/M_data_q0
    SLICE_X4Y7           FDRE                                         r  max/spi/M_data_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516   104.921    max/spi/CLK
    SLICE_X4Y7           FDRE                                         r  max/spi/M_data_q_reg[2]/C
                         clock pessimism              0.272   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X4Y7           FDRE (Setup_fdre_C_CE)      -0.205   104.953    max/spi/M_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 97.043    

Slack (MET) :             97.043ns  (required time - arrival time)
  Source:                 max/spi/M_sck_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.842ns (31.268%)  route 1.851ns (68.732%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.633     5.217    max/spi/CLK
    SLICE_X5Y9           FDRE                                         r  max/spi/M_sck_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.636 r  max/spi/M_sck_reg_q_reg[3]/Q
                         net (fo=6, routed)           0.907     6.544    max/spi/M_sck_reg_q_reg__0[3]
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.299     6.843 r  max/spi/M_ctr_q[2]_i_3/O
                         net (fo=4, routed)           0.463     7.305    max/spi/M_ctr_q[2]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  max/spi/M_data_q[7]_i_1/O
                         net (fo=8, routed)           0.481     7.910    max/spi/M_data_q0
    SLICE_X4Y7           FDRE                                         r  max/spi/M_data_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516   104.921    max/spi/CLK
    SLICE_X4Y7           FDRE                                         r  max/spi/M_data_q_reg[6]/C
                         clock pessimism              0.272   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X4Y7           FDRE (Setup_fdre_C_CE)      -0.205   104.953    max/spi/M_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 97.043    

Slack (MET) :             97.183ns  (required time - arrival time)
  Source:                 max/spi/M_sck_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.842ns (32.981%)  route 1.711ns (67.019%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.633     5.217    max/spi/CLK
    SLICE_X5Y9           FDRE                                         r  max/spi/M_sck_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.636 r  max/spi/M_sck_reg_q_reg[3]/Q
                         net (fo=6, routed)           0.907     6.544    max/spi/M_sck_reg_q_reg__0[3]
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.299     6.843 r  max/spi/M_ctr_q[2]_i_3/O
                         net (fo=4, routed)           0.463     7.305    max/spi/M_ctr_q[2]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  max/spi/M_data_q[7]_i_1/O
                         net (fo=8, routed)           0.341     7.770    max/spi/M_data_q0
    SLICE_X4Y8           FDRE                                         r  max/spi/M_data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516   104.921    max/spi/CLK
    SLICE_X4Y8           FDRE                                         r  max/spi/M_data_q_reg[0]/C
                         clock pessimism              0.272   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X4Y8           FDRE (Setup_fdre_C_CE)      -0.205   104.953    max/spi/M_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 97.183    

Slack (MET) :             97.183ns  (required time - arrival time)
  Source:                 max/spi/M_sck_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.842ns (32.981%)  route 1.711ns (67.019%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.633     5.217    max/spi/CLK
    SLICE_X5Y9           FDRE                                         r  max/spi/M_sck_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.636 r  max/spi/M_sck_reg_q_reg[3]/Q
                         net (fo=6, routed)           0.907     6.544    max/spi/M_sck_reg_q_reg__0[3]
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.299     6.843 r  max/spi/M_ctr_q[2]_i_3/O
                         net (fo=4, routed)           0.463     7.305    max/spi/M_ctr_q[2]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  max/spi/M_data_q[7]_i_1/O
                         net (fo=8, routed)           0.341     7.770    max/spi/M_data_q0
    SLICE_X4Y8           FDRE                                         r  max/spi/M_data_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516   104.921    max/spi/CLK
    SLICE_X4Y8           FDRE                                         r  max/spi/M_data_q_reg[3]/C
                         clock pessimism              0.272   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X4Y8           FDRE (Setup_fdre_C_CE)      -0.205   104.953    max/spi/M_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 97.183    

Slack (MET) :             97.183ns  (required time - arrival time)
  Source:                 max/spi/M_sck_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.842ns (32.981%)  route 1.711ns (67.019%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.633     5.217    max/spi/CLK
    SLICE_X5Y9           FDRE                                         r  max/spi/M_sck_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.636 r  max/spi/M_sck_reg_q_reg[3]/Q
                         net (fo=6, routed)           0.907     6.544    max/spi/M_sck_reg_q_reg__0[3]
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.299     6.843 r  max/spi/M_ctr_q[2]_i_3/O
                         net (fo=4, routed)           0.463     7.305    max/spi/M_ctr_q[2]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  max/spi/M_data_q[7]_i_1/O
                         net (fo=8, routed)           0.341     7.770    max/spi/M_data_q0
    SLICE_X4Y8           FDRE                                         r  max/spi/M_data_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516   104.921    max/spi/CLK
    SLICE_X4Y8           FDRE                                         r  max/spi/M_data_q_reg[7]/C
                         clock pessimism              0.272   105.193    
                         clock uncertainty           -0.035   105.158    
    SLICE_X4Y8           FDRE (Setup_fdre_C_CE)      -0.205   104.953    max/spi/M_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 97.183    

Slack (MET) :             97.208ns  (required time - arrival time)
  Source:                 max/spi/M_sck_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.072ns (38.789%)  route 1.692ns (61.211%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.216    max/spi/CLK
    SLICE_X5Y11          FDRE                                         r  max/spi/M_sck_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.419     5.635 r  max/spi/M_sck_reg_q_reg[1]/Q
                         net (fo=8, routed)           0.987     6.622    max/spi/M_sck_reg_q_reg__0[1]
    SLICE_X5Y10          LUT4 (Prop_lut4_I2_O)        0.327     6.949 r  max/spi/M_ctr_q[0]_i_2/O
                         net (fo=3, routed)           0.705     7.654    max/spi/M_ctr_q[0]_i_2_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I2_O)        0.326     7.980 r  max/spi/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     7.980    max/spi/M_ctr_q[0]_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  max/spi/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.515   104.920    max/spi/CLK
    SLICE_X4Y10          FDRE                                         r  max/spi/M_ctr_q_reg[0]/C
                         clock pessimism              0.272   105.192    
                         clock uncertainty           -0.035   105.157    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031   105.188    max/spi/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.188    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                 97.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 max/spi/M_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.592     1.536    max/spi/CLK
    SLICE_X5Y7           FDRE                                         r  max/spi/M_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.677 r  max/spi/M_data_q_reg[5]/Q
                         net (fo=1, routed)           0.097     1.774    max/spi/M_data_q_reg_n_0_[5]
    SLICE_X4Y7           LUT5 (Prop_lut5_I3_O)        0.045     1.819 r  max/spi/M_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    max/spi/M_data_d[6]
    SLICE_X4Y7           FDRE                                         r  max/spi/M_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.053    max/spi/CLK
    SLICE_X4Y7           FDRE                                         r  max/spi/M_data_q_reg[6]/C
                         clock pessimism             -0.504     1.549    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.091     1.640    max/spi/M_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            M_segment_index_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.213ns (69.102%)  route 0.095ns (30.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.539    clk_IBUF_BUFG
    SLICE_X2Y6           FDSE                                         r  FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDSE (Prop_fdse_C_Q)         0.164     1.703 r  FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=5, routed)           0.095     1.798    max/M_data_q_reg[0]_0[0]
    SLICE_X3Y6           LUT5 (Prop_lut5_I1_O)        0.049     1.847 r  max/M_segment_index_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    max_n_2
    SLICE_X3Y6           FDRE                                         r  M_segment_index_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.056    clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  M_segment_index_q_reg[1]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.107     1.659    M_segment_index_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            M_segment_index_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.539    clk_IBUF_BUFG
    SLICE_X2Y6           FDSE                                         r  FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDSE (Prop_fdse_C_Q)         0.164     1.703 r  FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=5, routed)           0.095     1.798    max/M_data_q_reg[0]_0[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  max/M_segment_index_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    max_n_3
    SLICE_X3Y6           FDRE                                         r  M_segment_index_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.056    clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  M_segment_index_q_reg[0]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.092     1.644    M_segment_index_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 max/spi/M_sck_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.535    max/spi/CLK
    SLICE_X5Y10          FDRE                                         r  max/spi/M_sck_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  max/spi/M_sck_reg_q_reg[4]/Q
                         net (fo=7, routed)           0.121     1.797    max/spi/M_sck_reg_q_reg__0[4]
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.842 r  max/spi/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    max/spi/M_ctr_q[0]_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  max/spi/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.862     2.052    max/spi/CLK
    SLICE_X4Y10          FDRE                                         r  max/spi/M_ctr_q_reg[0]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     1.640    max/spi/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 M_segments_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/M_data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.246%)  route 0.132ns (38.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  M_segments_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  M_segments_q_reg[6]/Q
                         net (fo=7, routed)           0.132     1.834    max/M_data_q_reg[4]_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  max/M_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    max/M_data_q[1]_i_1_n_0
    SLICE_X2Y8           FDRE                                         r  max/M_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     2.055    max/CLK
    SLICE_X2Y8           FDRE                                         r  max/M_data_q_reg[1]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121     1.675    max/M_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 max/M_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.366%)  route 0.156ns (45.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.538    max/CLK
    SLICE_X3Y7           FDRE                                         r  max/M_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  max/M_data_q_reg[0]/Q
                         net (fo=1, routed)           0.156     1.835    max/spi/M_data_q_reg[6]_0[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.045     1.880 r  max/spi/M_data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.880    max/spi/M_data_d[0]
    SLICE_X4Y8           FDRE                                         r  max/spi/M_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.053    max/spi/CLK
    SLICE_X4Y8           FDRE                                         r  max/spi/M_data_q_reg[0]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X4Y8           FDRE (Hold_fdre_C_D)         0.092     1.665    max/spi/M_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 max/spi/M_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.925%)  route 0.141ns (43.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.592     1.536    max/spi/CLK
    SLICE_X4Y8           FDRE                                         r  max/spi/M_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.677 r  max/spi/M_data_q_reg[3]/Q
                         net (fo=1, routed)           0.141     1.817    max/spi/M_data_q_reg_n_0_[3]
    SLICE_X5Y7           LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  max/spi/M_data_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    max/spi/M_data_d[4]
    SLICE_X5Y7           FDRE                                         r  max/spi/M_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.053    max/spi/CLK
    SLICE_X5Y7           FDRE                                         r  max/spi/M_data_q_reg[4]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.092     1.644    max/spi/M_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 M_segments_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/M_data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.451%)  route 0.164ns (43.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  M_segments_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  M_segments_q_reg[6]/Q
                         net (fo=7, routed)           0.164     1.865    max/M_data_q_reg[4]_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I2_O)        0.048     1.913 r  max/M_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.913    max/M_data_q[5]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  max/M_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     2.055    max/CLK
    SLICE_X2Y7           FDRE                                         r  max/M_data_q_reg[5]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.131     1.685    max/M_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            M_segment_index_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.360%)  route 0.126ns (37.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.539    clk_IBUF_BUFG
    SLICE_X2Y6           FDSE                                         r  FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDSE (Prop_fdse_C_Q)         0.164     1.703 r  FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=5, routed)           0.126     1.829    max/M_data_q_reg[0]_0[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  max/M_segment_index_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    max_n_1
    SLICE_X3Y6           FDRE                                         r  M_segment_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.056    clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  M_segment_index_q_reg[2]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091     1.643    M_segment_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 max/M_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            max/spi/M_data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.247ns (68.787%)  route 0.112ns (31.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.538    max/CLK
    SLICE_X2Y7           FDRE                                         r  max/M_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.148     1.686 r  max/M_data_q_reg[5]/Q
                         net (fo=1, routed)           0.112     1.798    max/spi/M_data_q_reg[6]_0[5]
    SLICE_X5Y7           LUT5 (Prop_lut5_I0_O)        0.099     1.897 r  max/spi/M_data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.897    max/spi/M_data_d[5]
    SLICE_X5Y7           FDRE                                         r  max/spi/M_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.053    max/spi/CLK
    SLICE_X5Y7           FDRE                                         r  max/spi/M_data_q_reg[5]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.091     1.664    max/spi/M_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X2Y6     FSM_onehot_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y6     FSM_onehot_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y6     FSM_onehot_M_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y6     FSM_onehot_M_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y6     FSM_onehot_M_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y6     FSM_onehot_M_state_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y6     M_segment_index_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y6     M_segment_index_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y6     M_segment_index_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X2Y9     M_segments_q_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         95.000      94.500     SLICE_X3Y9     max/FSM_onehot_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X3Y9     max/FSM_onehot_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X3Y10    max/FSM_onehot_M_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X2Y8     max/M_addr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X2Y8     max/M_addr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X2Y7     max/M_addr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X2Y8     max/M_addr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X3Y7     max/M_data_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X2Y8     max/M_data_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     FSM_onehot_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     FSM_onehot_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     FSM_onehot_M_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     FSM_onehot_M_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     FSM_onehot_M_state_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     FSM_onehot_M_state_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     M_segment_index_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     M_segment_index_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     M_segment_index_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     reset_cond/M_stage_q_reg[0]/C



