
---------- Begin Simulation Statistics ----------
final_tick                               346610687147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               17321809                       # Simulator instruction rate (inst/s)
host_mem_usage                                 962768                       # Number of bytes of host memory used
host_op_rate                                 31936430                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.42                       # Real time elapsed on the host
host_tick_rate                            17642723303                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7340250                       # Number of instructions simulated
sim_ops                                      13536253                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007478                       # Number of seconds simulated
sim_ticks                                  7478161000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   1479547231500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          576                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          576                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy               144000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              366000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              498000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               72000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                  210                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 210                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  78                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 78                       # Transaction distribution
system.iobus.trans_dist::MessageReq                72                       # Transaction distribution
system.iobus.trans_dist::MessageResp               72                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55512.32                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29182.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples        87.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    102312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     17776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10432.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1019.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         9.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.70                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    109451508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        109451508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        71675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker       102699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    109451508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     17110758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126736640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        71675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker       102699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    109451508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     28353896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137979779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11243139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11243139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        14638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    525.698046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   325.119593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.650152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3450     23.57%     23.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2047     13.98%     37.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1239      8.46%     46.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          840      5.74%     51.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          871      5.95%     57.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          503      3.44%     61.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          589      4.02%     65.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          469      3.20%     68.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4630     31.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14638                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                7626688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  947757                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  215168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   68992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                84078                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       818496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        818496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       818496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       127957                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             947757                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        84078                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           84078                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           67                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker           96                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       102312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        20054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     45223.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     36690.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28167.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29381.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker          696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       818496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       109741                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 66326.467162180648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 93071.010372737364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 109451508.198339149356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 14674864.582348521799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      3030000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker      3522250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   2881832000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    589222500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        12183                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16025748.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         6809                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 910517.973603403312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 195241693500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 11113                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           67                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              252315                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1012                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           67                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker           96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       102312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        20054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              122529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        12183                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12183                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.003259977750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           67                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1746.925373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1143.311677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2064.609959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             8     11.94%     11.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           28     41.79%     53.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            9     13.43%     67.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            9     13.43%     80.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      2.99%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      1.49%     85.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      1.49%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      1.49%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      2.99%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      1.49%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      2.99%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      1.49%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            2      2.99%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            67                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  119167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    122529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1893                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   346                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  4287                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                116003                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      122529                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 87.93                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   104779                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   3362                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  595835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    7478175000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3477606750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1243225500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           67                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.089552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.082289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.514379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               65     97.01%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            67                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    12183                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  621                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  337                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 1753                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 9472                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      12183                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                77.76                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     832                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            833412960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 55613460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2047393830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            584.641807                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     19518000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     240240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    265989000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    847261250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1618002750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4487180500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             19200960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 29555460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       325345440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               395827320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         567927360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         93753360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4372045560                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5600125250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                3836700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            931724280                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 49001820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2115858810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            597.392608                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     13380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     246740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     81688250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    660100500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1838489250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4637862500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             21688320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 26033700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       253475520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               455489160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         583293360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         28649340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4467398100                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5379621000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1790460                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       204624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       204624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side          600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        64474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        65678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 270772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       818496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       818496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side         2400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       212035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       214779                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1034867                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              366000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              500000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               28000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              144000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           146895500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              72000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          232788000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           59336500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy             238750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             167000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            135386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  135386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              135386                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              122822                       # Transaction distribution
system.membus.trans_dist::ReadResp             122822                       # Transaction distribution
system.membus.trans_dist::WriteReq              12475                       # Transaction distribution
system.membus.trans_dist::WriteResp             12475                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                17                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               17                       # Transaction distribution
system.membus.trans_dist::MessageReq               72                       # Transaction distribution
system.membus.trans_dist::MessageResp              72                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     16686                       # Number of branches fetched
system.switch_cpus.committedInsts               78946                       # Number of instructions committed
system.switch_cpus.committedOps                159017                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               20168                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    13                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               12401                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 346610687147000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              102336                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    24                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 14956930                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           14956930                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        80813                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        50675                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        10229                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           3247                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  3247                       # number of float instructions
system.switch_cpus.num_fp_register_reads         3873                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         2223                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                4390                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        156090                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               156090                       # number of integer instructions
system.switch_cpus.num_int_register_reads       311814                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       128417                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               20370                       # Number of load instructions
system.switch_cpus.num_mem_refs                 32843                       # number of memory refs
system.switch_cpus.num_store_insts              12473                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           794      0.50%      0.50% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            122432     76.99%     77.49% # Class of executed instruction
system.switch_cpus.op_class::IntMult              111      0.07%     77.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               868      0.55%     78.11% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             112      0.07%     78.18% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     78.18% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     78.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     78.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     78.18% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     78.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     78.18% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     78.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     78.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     78.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              690      0.43%     78.61% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     78.61% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               84      0.05%     78.66% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             571      0.36%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          515      0.32%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            3      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     79.35% # Class of executed instruction
system.switch_cpus.op_class::MemRead            19594     12.32%     91.67% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           12022      7.56%     99.23% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          776      0.49%     99.72% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          451      0.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             159023                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 656283483000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347808728558000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 965239                       # Simulator instruction rate (inst/s)
host_mem_usage                                 970960                       # Number of bytes of host memory used
host_op_rate                                  1803070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.33                       # Real time elapsed on the host
host_tick_rate                           129250127345                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9002725                       # Number of instructions simulated
sim_ops                                      16817251                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.205520                       # Number of seconds simulated
sim_ticks                                1205519572000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   2677588642500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         1318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          334                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          334                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          659                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          659                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          668                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          668                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1327                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy               334000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              834000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1143000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              167000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 175                       # Transaction distribution
system.iobus.trans_dist::WriteResp                175                       # Transaction distribution
system.iobus.trans_dist::MessageReq               167                       # Transaction distribution
system.iobus.trans_dist::MessageResp              167                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     385587.25                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29805.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples      3090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples      1933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   2294151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    474629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     11055.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       145.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     18.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.95                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     15224307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15224307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        21335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker        13246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     15224307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      2821439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18080327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        21335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker        13246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     15224307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      4756844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             20015731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data      1935404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1935404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       374272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    474.319083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.911410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   402.857844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       107879     28.82%     28.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        56978     15.22%     44.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30414      8.13%     52.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21349      5.70%     57.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17659      4.72%     62.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14533      3.88%     66.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11243      3.00%     69.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10140      2.71%     72.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       104077     27.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       374272                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              175008064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                21796196                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 4161024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2515456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2333168                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     18353200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18353200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker        25720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker        15968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     18353200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      3401300                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21796188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      2333168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2333168                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker         3215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker         1996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      2294151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       500155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     45227.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     42378.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28553.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31525.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker        24720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker        15464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     18353208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2989693                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 20505.681180263742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 12827.663987524211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 15224313.587502667680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 2480003.700844103470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker    145407500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker     84588000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  65506866250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15767453250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       326934                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  99227028.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data       266431                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 221009.269520179951                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 32440689216250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                287632                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2454                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             5836409                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              37147                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2454                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker         3215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker         1996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      2294150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       500155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2799516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       326934                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             326934                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            210416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            409341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             86610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            182909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            407394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            174563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            147276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            177979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            116814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           181912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            91114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           167945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            96710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1017                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.239836098750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1114.187449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    861.462916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1346.743342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1518     61.86%     61.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          781     31.83%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           83      3.38%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           25      1.02%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           12      0.49%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            9      0.37%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            3      0.12%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            6      0.24%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.04%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            4      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            3      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            3      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 2734476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2799517                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                 33616                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                  5035                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 83585                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               2677281                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2799517                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.61                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2368280                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  65016                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                13672505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  1205519641000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             81504315000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  30232421250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.211133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2439     99.39%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.20%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   326934                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                18908                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                 4216                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                31161                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               272649                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     326934                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                79.53                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   31258                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          25790914260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1728886740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     49180870530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            295.041755                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    343128000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5782140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1032208750500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7559586250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   51780711750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 107845286000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            506738880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                918925095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2903199360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             12826960020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13668978960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     248039665440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           355678610625                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         1147611166500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              103653540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          15183161820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                943508160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     51134985000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            286.438140                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    481900500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5469360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1041381761500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  17495311250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   28552754250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 112138584000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            461042400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                501475095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      6718155840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              6697834080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12929567040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     250630256400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           345306783435                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         1171015626500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              101513340                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      4588301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      4588301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave         1318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side          600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio          674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      1654178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      1656770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port         3992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         3992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port         6430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total         6430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6255827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     18353200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     18353200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          659                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side         2400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio         1348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      5734468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      5738875                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port        15968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total        15968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port        25720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        25720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24134431                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              834000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              500000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              674000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              334000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          3453391000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             167000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5224465500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1491634750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy            5052000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy            8111500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3127914                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3127914    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3127914                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             2797660                       # Transaction distribution
system.membus.trans_dist::ReadResp            2797659                       # Transaction distribution
system.membus.trans_dist::WriteReq             327646                       # Transaction distribution
system.membus.trans_dist::WriteResp            327646                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              2441                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             2441                       # Transaction distribution
system.membus.trans_dist::MessageReq              167                       # Transaction distribution
system.membus.trans_dist::MessageResp             167                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    361200                       # Number of branches fetched
system.switch_cpus.committedInsts             1741421                       # Number of instructions committed
system.switch_cpus.committedOps               3440015                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              500942                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   676                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              327665                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   136                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.856754                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 347808728558000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             2294651                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   500                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction         0.143246                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2411039752                       # number of cpu cycles simulated
system.switch_cpus.numPwrStateTransitions          548                       # Number of power state transitions
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       345371643.095242                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      1774844                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1126269                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       234793                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           3247                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  3247                       # number of float instructions
system.switch_cpus.num_fp_register_reads         3873                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         2223                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               96403                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       2065668108.904758                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       3417075                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              3417075                       # number of integer instructions
system.switch_cpus.num_int_register_reads      6890188                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      2751454                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              500793                       # Number of load instructions
system.switch_cpus.num_mem_refs                828343                       # number of memory refs
system.switch_cpus.num_store_insts             327550                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         17965      0.52%      0.52% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           2583608     75.10%     75.62% # Class of executed instruction
system.switch_cpus.op_class::IntMult             6408      0.19%     75.81% # Class of executed instruction
system.switch_cpus.op_class::IntDiv              2417      0.07%     75.88% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             112      0.00%     75.88% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     75.88% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     75.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     75.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     75.88% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     75.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     75.88% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     75.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     75.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     75.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              690      0.02%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               84      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             571      0.02%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     75.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          515      0.01%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            3      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     75.94% # Class of executed instruction
system.switch_cpus.op_class::MemRead           499469     14.52%     90.46% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          327099      9.51%     99.96% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          776      0.02%     99.99% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          451      0.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            3440168                       # Class of executed instruction
system.switch_cpus.pwrStateClkGateDist::samples          274                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean 3769466401.459854                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 224085324.292094                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10          274    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value     86894000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value   3787375000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total          274                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON 821491100000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED 1032833794000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
