Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 15 17:23:39 2019
| Host         : DESKTOP-7FQ3E2M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file xadc_pl2ps_wrapper_timing_summary_routed.rpt -pb xadc_pl2ps_wrapper_timing_summary_routed.pb -rpx xadc_pl2ps_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : xadc_pl2ps_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[13]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[14]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[15]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[16]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[17]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[18]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[19]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[20]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[21]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[22]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[23]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[24]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[25]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[26]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[27]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[28]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[29]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0] (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 13 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.333        0.000                      0                 4169        0.015        0.000                      0                 4169        4.020        0.000                       0                  1772  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.333        0.000                      0                 4125        0.015        0.000                      0                 4125        4.020        0.000                       0                  1772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.961        0.000                      0                   44        0.780        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 2.837ns (34.433%)  route 5.402ns (65.567%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.737     3.031    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.824     6.308    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.432 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.432    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.964 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.059     8.023    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X35Y105        LUT5 (Prop_lut5_I0_O)        0.153     8.176 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=2, routed)           0.816     8.992    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.327     9.319 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.559     9.878    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_1/O
                         net (fo=18, routed)          0.615    10.617    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X35Y102        LUT4 (Prop_lut4_I3_O)        0.124    10.741 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.529    11.270    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_18
    SLICE_X33Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.654    12.833    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X33Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y102        FDRE (Setup_fdre_C_CE)      -0.205    12.603    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 2.837ns (34.433%)  route 5.402ns (65.567%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.737     3.031    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.824     6.308    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.432 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.432    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.964 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.059     8.023    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X35Y105        LUT5 (Prop_lut5_I0_O)        0.153     8.176 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=2, routed)           0.816     8.992    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.327     9.319 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.559     9.878    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_1/O
                         net (fo=18, routed)          0.615    10.617    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X35Y102        LUT4 (Prop_lut4_I3_O)        0.124    10.741 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.529    11.270    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_18
    SLICE_X33Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.654    12.833    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X33Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y102        FDRE (Setup_fdre_C_CE)      -0.205    12.603    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 2.837ns (34.433%)  route 5.402ns (65.567%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.737     3.031    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.824     6.308    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.432 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.432    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.964 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.059     8.023    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X35Y105        LUT5 (Prop_lut5_I0_O)        0.153     8.176 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=2, routed)           0.816     8.992    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.327     9.319 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.559     9.878    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_1/O
                         net (fo=18, routed)          0.615    10.617    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X35Y102        LUT4 (Prop_lut4_I3_O)        0.124    10.741 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.529    11.270    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_18
    SLICE_X33Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.654    12.833    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X33Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[18]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y102        FDRE (Setup_fdre_C_CE)      -0.205    12.603    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 2.837ns (34.433%)  route 5.402ns (65.567%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.737     3.031    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.824     6.308    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.432 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.432    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.964 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.059     8.023    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X35Y105        LUT5 (Prop_lut5_I0_O)        0.153     8.176 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=2, routed)           0.816     8.992    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.327     9.319 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.559     9.878    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.002 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_1/O
                         net (fo=18, routed)          0.615    10.617    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X35Y102        LUT4 (Prop_lut4_I3_O)        0.124    10.741 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.529    11.270    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_18
    SLICE_X33Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.654    12.833    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X33Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[19]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y102        FDRE (Setup_fdre_C_CE)      -0.205    12.603    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 2.837ns (34.598%)  route 5.363ns (65.402%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.737     3.031    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.824     6.308    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.432 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.432    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.964 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.059     8.023    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X35Y105        LUT5 (Prop_lut5_I0_O)        0.153     8.176 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=2, routed)           0.816     8.992    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.327     9.319 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.532     9.851    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.975 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=18, routed)          0.612    10.587    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.124    10.711 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.519    11.231    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X32Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.480    12.659    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X32Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[56]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.565    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 2.837ns (34.598%)  route 5.363ns (65.402%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.737     3.031    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.824     6.308    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.432 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.432    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.964 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.059     8.023    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X35Y105        LUT5 (Prop_lut5_I0_O)        0.153     8.176 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=2, routed)           0.816     8.992    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.327     9.319 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.532     9.851    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.975 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=18, routed)          0.612    10.587    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.124    10.711 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.519    11.231    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X32Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.480    12.659    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X32Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[57]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.565    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 2.837ns (34.598%)  route 5.363ns (65.402%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.737     3.031    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.824     6.308    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.432 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.432    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.964 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.059     8.023    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X35Y105        LUT5 (Prop_lut5_I0_O)        0.153     8.176 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=2, routed)           0.816     8.992    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.327     9.319 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.532     9.851    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.975 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=18, routed)          0.612    10.587    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.124    10.711 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.519    11.231    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X32Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.480    12.659    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X32Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[58]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.565    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[58]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 2.837ns (34.598%)  route 5.363ns (65.402%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.737     3.031    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.824     6.308    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.432 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.432    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.964 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.059     8.023    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X35Y105        LUT5 (Prop_lut5_I0_O)        0.153     8.176 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=2, routed)           0.816     8.992    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.327     9.319 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.532     9.851    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.975 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_1/O
                         net (fo=18, routed)          0.612    10.587    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.124    10.711 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.519    11.231    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X32Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.480    12.659    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X32Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[59]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.565    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 2.837ns (34.441%)  route 5.400ns (65.559%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.737     3.031    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.824     6.308    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.432 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.432    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.964 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.059     8.023    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X35Y105        LUT5 (Prop_lut5_I0_O)        0.153     8.176 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=2, routed)           0.816     8.992    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.327     9.319 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.675     9.994    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124    10.118 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[41]_i_1/O
                         net (fo=18, routed)          0.447    10.565    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_5
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    10.689 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.580    11.268    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_14
    SLICE_X37Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.654    12.833    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X37Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[40]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y102        FDRE (Setup_fdre_C_CE)      -0.205    12.603    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[40]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 2.837ns (34.441%)  route 5.400ns (65.559%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.737     3.031    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     4.484 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.824     6.308    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I1_O)        0.124     6.432 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.432    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry_i_4__0_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.964 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=3, routed)           1.059     8.023    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_60
    SLICE_X35Y105        LUT5 (Prop_lut5_I0_O)        0.153     8.176 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9/O
                         net (fo=2, routed)           0.816     8.992    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_9_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I1_O)        0.327     9.319 f  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.675     9.994    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124    10.118 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[41]_i_1/O
                         net (fo=18, routed)          0.447    10.565    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_5
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    10.689 r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.580    11.268    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_14
    SLICE_X37Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.654    12.833    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X37Y102        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[41]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y102        FDRE (Setup_fdre_C_CE)      -0.205    12.603    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[41]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  1.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.557     0.893    xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y92         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/Q
                         net (fo=1, routed)           0.170     1.210    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y18         RAMB36E1                                     r  xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.867     1.233    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.195    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.839%)  route 0.219ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.559     0.895    xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y97         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=1, routed)           0.219     1.277    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X2Y18         RAMB36E1                                     r  xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.867     1.233    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.248    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.590%)  route 0.153ns (38.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.553     0.889    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_reg/Q
                         net (fo=1, routed)           0.153     1.190    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/dummy_intr_reg_wrack
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.098     1.288 r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_wrack_i_1/O
                         net (fo=1, routed)           0.000     1.288    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/ip2bus_wrack_int1
    SLICE_X49Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.825     1.191    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X49Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_wrack_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.154%)  route 0.191ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.639     0.975    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.191     1.330    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X42Y96         SRLC32E                                      r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.824     1.190    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y96         SRLC32E                                      r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.639     0.975    xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[7]/Q
                         net (fo=1, routed)           0.172     1.288    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]_1[9]
    SLICE_X43Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.825     1.191    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X43Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.072     1.228    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.639     0.975    xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[5]/Q
                         net (fo=1, routed)           0.172     1.288    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]_1[7]
    SLICE_X43Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.825     1.191    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X43Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.646%)  route 0.266ns (65.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.633     0.969    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X52Y107        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[25]/Q
                         net (fo=1, routed)           0.266     1.376    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[6]
    SLICE_X47Y101        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.911     1.277    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y101        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.075     1.313    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.806%)  route 0.174ns (55.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.639     0.975    xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[3]/Q
                         net (fo=1, routed)           0.174     1.290    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]_1[5]
    SLICE_X43Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.825     1.191    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X43Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.469%)  route 0.252ns (60.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.559     0.895    xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y98         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/Q
                         net (fo=1, routed)           0.252     1.310    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X2Y17         RAMB36E1                                     r  xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.865     1.231    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.246    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_XADC_CORE_I/local_reg_wrack_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.619%)  route 0.261ns (58.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.556     0.892    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=5, routed)           0.261     1.294    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_22_in
    SLICE_X50Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.339 r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/local_reg_wrack_d1_i_1/O
                         net (fo=1, routed)           0.000     1.339    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_XADC_CORE_I/local_reg_wrack_d1_reg_0
    SLICE_X50Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_XADC_CORE_I/local_reg_wrack_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.821     1.187    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_XADC_CORE_I/local_reg_wrack_d1_reg/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.121     1.273    xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_XADC_CORE_I/local_reg_wrack_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       xadc_pl2ps_i/xadc_and_bram/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y88    xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/last_arb_won_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y91    xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y91    xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y92    xadc_pl2ps_i/xadc_and_bram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.axi_wdata_full_reg_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y96    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y96    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y96    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y94    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y98    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y94    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y94    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y96    xadc_pl2ps_i/xadc_and_bram/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y96    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y96    xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y85    xadc_pl2ps_i/xadc_and_bram/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y100   xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y100   xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y100   xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y100   xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y100   xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y100   xadc_pl2ps_i/xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.464ns (40.960%)  route 2.110ns (59.040%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.693     2.987    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q
                         net (fo=3, routed)           0.826     4.269    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
    SLICE_X26Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.393 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.393    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.926 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.043 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.043    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.160    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          1.285     6.561    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y89         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.519    12.698    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[0]/C
                         clock pessimism              0.289    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X27Y89         FDCE (Recov_fdce_C_CLR)     -0.311    12.522    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.464ns (40.960%)  route 2.110ns (59.040%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.693     2.987    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q
                         net (fo=3, routed)           0.826     4.269    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
    SLICE_X26Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.393 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.393    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.926 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.043 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.043    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.160    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          1.285     6.561    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y89         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.519    12.698    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[1]/C
                         clock pessimism              0.289    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X27Y89         FDCE (Recov_fdce_C_CLR)     -0.311    12.522    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.464ns (40.960%)  route 2.110ns (59.040%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.693     2.987    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q
                         net (fo=3, routed)           0.826     4.269    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
    SLICE_X26Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.393 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.393    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.926 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.043 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.043    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.160    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          1.285     6.561    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y89         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.519    12.698    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[2]/C
                         clock pessimism              0.289    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X27Y89         FDCE (Recov_fdce_C_CLR)     -0.311    12.522    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.464ns (40.960%)  route 2.110ns (59.040%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.693     2.987    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q
                         net (fo=3, routed)           0.826     4.269    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
    SLICE_X26Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.393 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.393    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.926 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.043 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.043    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.160    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          1.285     6.561    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y89         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.519    12.698    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                         clock pessimism              0.289    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X27Y89         FDCE (Recov_fdce_C_CLR)     -0.311    12.522    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.464ns (42.043%)  route 2.018ns (57.957%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.693     2.987    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q
                         net (fo=3, routed)           0.826     4.269    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
    SLICE_X26Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.393 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.393    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.926 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.043 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.043    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.160    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          1.193     6.469    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y90         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.519    12.698    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y90         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[4]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X27Y90         FDCE (Recov_fdce_C_CLR)     -0.311    12.497    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.464ns (42.043%)  route 2.018ns (57.957%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.693     2.987    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q
                         net (fo=3, routed)           0.826     4.269    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
    SLICE_X26Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.393 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.393    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.926 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.043 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.043    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.160    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          1.193     6.469    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y90         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.519    12.698    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y90         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[5]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X27Y90         FDCE (Recov_fdce_C_CLR)     -0.311    12.497    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.464ns (42.043%)  route 2.018ns (57.957%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.693     2.987    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q
                         net (fo=3, routed)           0.826     4.269    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
    SLICE_X26Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.393 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.393    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.926 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.043 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.043    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.160    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          1.193     6.469    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y90         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.519    12.698    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y90         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[6]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X27Y90         FDCE (Recov_fdce_C_CLR)     -0.311    12.497    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.464ns (42.043%)  route 2.018ns (57.957%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.693     2.987    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q
                         net (fo=3, routed)           0.826     4.269    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
    SLICE_X26Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.393 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.393    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.926 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.043 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.043    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.160    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          1.193     6.469    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y90         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.519    12.698    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y90         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[7]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X27Y90         FDCE (Recov_fdce_C_CLR)     -0.311    12.497    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.464ns (42.518%)  route 1.979ns (57.482%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.693     2.987    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q
                         net (fo=3, routed)           0.826     4.269    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
    SLICE_X26Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.393 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.393    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.926 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.043 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.043    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.160    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          1.154     6.430    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y96         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.521    12.700    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y96         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[28]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X27Y96         FDCE (Recov_fdce_C_CLR)     -0.311    12.499    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[28]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.464ns (42.518%)  route 1.979ns (57.482%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.693     2.987    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y89         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]/Q
                         net (fo=3, routed)           0.826     4.269    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[3]
    SLICE_X26Y91         LUT2 (Prop_lut2_I1_O)        0.124     4.393 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000     4.393    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.926 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.926    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.043 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.043    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.160 r  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.160    xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__1_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.277 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          1.154     6.430    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y96         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        1.521    12.700    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y96         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[29]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X27Y96         FDCE (Recov_fdce_C_CLR)     -0.311    12.499    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[29]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  6.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.258ns (35.204%)  route 0.475ns (64.796%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.573     0.909    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y96         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/Q
                         net (fo=3, routed)           0.187     1.236    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]
    SLICE_X26Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.353 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          0.288     1.641    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y93         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.843     1.209    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y93         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[16]/C
                         clock pessimism             -0.284     0.925    
    SLICE_X27Y93         FDCE (Remov_fdce_C_CLR)     -0.063     0.862    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.258ns (35.204%)  route 0.475ns (64.796%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.573     0.909    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y96         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/Q
                         net (fo=3, routed)           0.187     1.236    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]
    SLICE_X26Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.353 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          0.288     1.641    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y93         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.843     1.209    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y93         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[17]/C
                         clock pessimism             -0.284     0.925    
    SLICE_X27Y93         FDCE (Remov_fdce_C_CLR)     -0.063     0.862    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.258ns (35.204%)  route 0.475ns (64.796%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.573     0.909    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y96         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/Q
                         net (fo=3, routed)           0.187     1.236    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]
    SLICE_X26Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.353 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          0.288     1.641    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y93         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.843     1.209    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y93         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[18]/C
                         clock pessimism             -0.284     0.925    
    SLICE_X27Y93         FDCE (Remov_fdce_C_CLR)     -0.063     0.862    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.258ns (35.204%)  route 0.475ns (64.796%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.573     0.909    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y96         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]/Q
                         net (fo=3, routed)           0.187     1.236    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[30]
    SLICE_X26Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.353 f  xadc_pl2ps_i/pwm_control_0/U0/geqOp_carry__2/CO[3]
                         net (fo=32, routed)          0.288     1.641    xadc_pl2ps_i/pwm_control_0/U0/geqOp
    SLICE_X27Y93         FDCE                                         f  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.843     1.209    xadc_pl2ps_i/pwm_control_0/U0/clk_inc
    SLICE_X27Y93         FDCE                                         r  xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[19]/C
                         clock pessimism             -0.284     0.925    
    SLICE_X27Y93         FDCE (Remov_fdce_C_CLR)     -0.063     0.862    xadc_pl2ps_i/pwm_control_0/U0/count_sig_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.363ns (54.786%)  route 0.300ns (45.214%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.571     0.907    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y88         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDCE (Prop_fdce_C_Q)         0.164     1.071 r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/Q
                         net (fo=4, routed)           0.094     1.165    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/count[8]
    SLICE_X27Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.210 r  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.210    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.364 f  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0/CO[2]
                         net (fo=13, routed)          0.205     1.569    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/rst
    SLICE_X26Y86         FDCE                                         f  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.838     1.204    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y86         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[0]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y86         FDCE (Remov_fdce_C_CLR)     -0.132     0.788    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.363ns (54.786%)  route 0.300ns (45.214%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.571     0.907    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y88         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDCE (Prop_fdce_C_Q)         0.164     1.071 r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/Q
                         net (fo=4, routed)           0.094     1.165    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/count[8]
    SLICE_X27Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.210 r  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.210    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.364 f  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0/CO[2]
                         net (fo=13, routed)          0.205     1.569    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/rst
    SLICE_X26Y86         FDCE                                         f  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.838     1.204    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y86         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[1]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y86         FDCE (Remov_fdce_C_CLR)     -0.132     0.788    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.363ns (54.786%)  route 0.300ns (45.214%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.571     0.907    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y88         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDCE (Prop_fdce_C_Q)         0.164     1.071 r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/Q
                         net (fo=4, routed)           0.094     1.165    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/count[8]
    SLICE_X27Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.210 r  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.210    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.364 f  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0/CO[2]
                         net (fo=13, routed)          0.205     1.569    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/rst
    SLICE_X26Y86         FDCE                                         f  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.838     1.204    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y86         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[2]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y86         FDCE (Remov_fdce_C_CLR)     -0.132     0.788    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.363ns (54.786%)  route 0.300ns (45.214%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.571     0.907    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y88         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDCE (Prop_fdce_C_Q)         0.164     1.071 r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/Q
                         net (fo=4, routed)           0.094     1.165    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/count[8]
    SLICE_X27Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.210 r  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.210    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.364 f  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0/CO[2]
                         net (fo=13, routed)          0.205     1.569    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/rst
    SLICE_X26Y86         FDCE                                         f  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.838     1.204    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y86         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[3]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y86         FDCE (Remov_fdce_C_CLR)     -0.132     0.788    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.363ns (54.100%)  route 0.308ns (45.900%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.571     0.907    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y88         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDCE (Prop_fdce_C_Q)         0.164     1.071 r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/Q
                         net (fo=4, routed)           0.094     1.165    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/count[8]
    SLICE_X27Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.210 r  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.210    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.364 f  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0/CO[2]
                         net (fo=13, routed)          0.214     1.578    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/rst
    SLICE_X26Y87         FDCE                                         f  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.839     1.205    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y87         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[4]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X26Y87         FDCE (Remov_fdce_C_CLR)     -0.132     0.789    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.363ns (54.100%)  route 0.308ns (45.900%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.571     0.907    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y88         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDCE (Prop_fdce_C_Q)         0.164     1.071 r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[8]/Q
                         net (fo=4, routed)           0.094     1.165    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/count[8]
    SLICE_X27Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.210 r  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.210    xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0_i_7_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.364 f  xadc_pl2ps_i/PWM_mod/comparator_N_bit_1/U0/OutBit_INST_0/CO[2]
                         net (fo=13, routed)          0.214     1.578    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/rst
    SLICE_X26Y87         FDCE                                         f  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xadc_pl2ps_i/xadc_and_bram/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1772, routed)        0.839     1.205    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/clk
    SLICE_X26Y87         FDCE                                         r  xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[5]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X26Y87         FDCE (Remov_fdce_C_CLR)     -0.132     0.789    xadc_pl2ps_i/PWM_mod/counter_N_bit_0/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.789    





