// Seed: 209662020
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wor  id_5;
  tri  id_6, id_7 = id_5 & id_7;
  tri1 id_8 = 1;
  wire id_9;
  id_10 :
  assert property (@(posedge id_8) id_4)
  else $display(1);
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    input wire id_3,
    output uwire id_4,
    output uwire id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    input wire id_10,
    output supply1 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output wand id_15,
    input tri1 id_16,
    input supply0 id_17,
    output tri0 id_18,
    input tri1 id_19,
    output tri0 id_20,
    input tri0 id_21,
    inout supply1 id_22,
    input supply0 id_23
);
  assign id_15 = id_21;
  wire id_25;
  module_0(
      id_25, id_25, id_25, id_25
  );
endmodule
