// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state1 = "1";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state2 = "10";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state3 = "100";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state4 = "1000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state5 = "10000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state6 = "100000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state7 = "1000000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state8 = "10000000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state9 = "100000000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state10 = "1000000000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state11 = "10000000000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state12 = "100000000000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state13 = "1000000000000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state14 = "10000000000000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state15 = "100000000000000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state16 = "1000000000000000";
const sc_lv<17> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_ST_fsm_state17 = "10000000000000000";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_1 = "1";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_2 = "10";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_3 = "11";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_4 = "100";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_8 = "1000";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_9 = "1001";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_A = "1010";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_B = "1011";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_C = "1100";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_D = "1101";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_E = "1110";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_F = "1111";
const sc_lv<1> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv1_1 = "1";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_6 = "110";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_7 = "111";
const sc_lv<1> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv1_0 = "0";
const sc_lv<12> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv12_0 = "000000000000";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_10 = "10000";
const sc_lv<10> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv10_0 = "0000000000";
const sc_lv<20> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv20_0 = "00000000000000000000";
const sc_lv<3> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv3_7 = "111";
const sc_lv<3> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv3_6 = "110";
const sc_lv<3> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv3_5 = "101";
const sc_lv<3> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv3_4 = "100";
const sc_lv<3> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv3_3 = "11";
const sc_lv<3> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv3_2 = "10";
const sc_lv<3> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv3_1 = "1";
const sc_lv<3> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv3_0 = "000";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_5 = "101";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_1F = "11111";
const sc_lv<30> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv30_0 = "000000000000000000000000000000";
const sc_lv<12> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv12_1 = "1";
const sc_lv<20> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv20_51F = "10100011111";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_11 = "10001";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_13 = "10011";
const sc_lv<10> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv10_1 = "1";
const sc_lv<10> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv10_31F = "1100011111";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_3A = "111010";
const sc_lv<32> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv32_3B = "111011";
const sc_lv<12> conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_lv12_DD3 = "110111010011";
const bool conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::ap_const_boolean_1 = true;

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s(sc_module_name name) : sc_module(name), mVcdFile(0) {
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532 = new cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s("grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532");
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532->ap_clk(ap_clk);
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532->ap_rst(ap_rst);
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532->ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start);
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532->ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_done);
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532->ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_idle);
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532->ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_ready);
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532->data_V_read(grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_data_V_read);
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532->output_V_read(layer_in_V_21);
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532->ap_return(grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_return);
    myproject_axi_mux_83_32_1_1_U21 = new myproject_axi_mux_83_32_1_1<1,1,32,32,32,32,32,32,32,32,3,32>("myproject_axi_mux_83_32_1_1_U21");
    myproject_axi_mux_83_32_1_1_U21->din0(tmp_V_13316_reg_174);
    myproject_axi_mux_83_32_1_1_U21->din1(tmp_V_13414_reg_185);
    myproject_axi_mux_83_32_1_1_U21->din2(tmp_V_13512_reg_196);
    myproject_axi_mux_83_32_1_1_U21->din3(tmp_V_13610_reg_207);
    myproject_axi_mux_83_32_1_1_U21->din4(tmp_V_1378_reg_218);
    myproject_axi_mux_83_32_1_1_U21->din5(tmp_V_1386_reg_229);
    myproject_axi_mux_83_32_1_1_U21->din6(tmp_V_1394_reg_240);
    myproject_axi_mux_83_32_1_1_U21->din7(tmp_V_1402_reg_251);
    myproject_axi_mux_83_32_1_1_U21->din8(acc_0_V_fu_690_p9);
    myproject_axi_mux_83_32_1_1_U21->dout(acc_0_V_fu_690_p10);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_acc_0_V_fu_690_p9);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( phi_mul_reg_262 );

    SC_METHOD(thread_add_ln245_fu_777_p2);
    sensitive << ( pY_9_load_reg_863 );

    SC_METHOD(thread_add_ln247_fu_788_p2);
    sensitive << ( sY_9_load_reg_853 );

    SC_METHOD(thread_add_ln250_fu_737_p2);
    sensitive << ( pX_9_load_reg_869 );

    SC_METHOD(thread_add_ln252_fu_748_p2);
    sensitive << ( sX_9_load_reg_843 );

    SC_METHOD(thread_add_ln411_fu_674_p2);
    sensitive << ( phi_mul_reg_262 );

    SC_METHOD(thread_and_ln215_3_fu_656_p2);
    sensitive << ( icmp_ln215_5_fu_624_p2 );
    sensitive << ( icmp_ln215_6_fu_644_p2 );

    SC_METHOD(thread_and_ln215_4_fu_662_p2);
    sensitive << ( and_ln215_3_fu_656_p2 );
    sensitive << ( and_ln215_fu_650_p2 );

    SC_METHOD(thread_and_ln215_fu_650_p2);
    sensitive << ( icmp_ln215_fu_594_p2 );
    sensitive << ( icmp_ln215_4_fu_604_p2 );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state14);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state15);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state16);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state17);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_NS_fsm_state6);
    sensitive << ( ap_NS_fsm );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state16);
    sensitive << ( res_V_V_full_n );
    sensitive << ( and_ln215_4_reg_875 );

    SC_METHOD(thread_ap_condition_189);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( and_ln215_4_reg_875 );

    SC_METHOD(thread_ap_condition_198);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( and_ln215_4_reg_875 );
    sensitive << ( icmp_ln237_fu_732_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state17 );
    sensitive << ( icmp_ln206_fu_817_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_phi_mux_storemerge_i_phi_fu_525_p4);
    sensitive << ( icmp_ln237_reg_900 );
    sensitive << ( icmp_ln241_reg_909 );
    sensitive << ( select_ln247_reg_913 );
    sensitive << ( ap_CS_fsm_state17 );
    sensitive << ( storemerge_i_reg_521 );

    SC_METHOD(thread_ap_phi_mux_tmp_V_133_phi_fu_495_p16);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( tmp_V_13316_reg_174 );
    sensitive << ( acc_0_V_fu_690_p10 );
    sensitive << ( trunc_ln_fu_680_p4 );

    SC_METHOD(thread_ap_phi_mux_tmp_V_134_phi_fu_464_p16);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( tmp_V_13414_reg_185 );
    sensitive << ( acc_0_V_fu_690_p10 );
    sensitive << ( trunc_ln_fu_680_p4 );

    SC_METHOD(thread_ap_phi_mux_tmp_V_135_phi_fu_433_p16);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( tmp_V_13512_reg_196 );
    sensitive << ( acc_0_V_fu_690_p10 );
    sensitive << ( trunc_ln_fu_680_p4 );

    SC_METHOD(thread_ap_phi_mux_tmp_V_136_phi_fu_402_p16);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( tmp_V_13610_reg_207 );
    sensitive << ( acc_0_V_fu_690_p10 );
    sensitive << ( trunc_ln_fu_680_p4 );

    SC_METHOD(thread_ap_phi_mux_tmp_V_137_phi_fu_371_p16);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( tmp_V_1378_reg_218 );
    sensitive << ( acc_0_V_fu_690_p10 );
    sensitive << ( trunc_ln_fu_680_p4 );

    SC_METHOD(thread_ap_phi_mux_tmp_V_138_phi_fu_340_p16);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( tmp_V_1386_reg_229 );
    sensitive << ( acc_0_V_fu_690_p10 );
    sensitive << ( trunc_ln_fu_680_p4 );

    SC_METHOD(thread_ap_phi_mux_tmp_V_139_phi_fu_309_p16);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( tmp_V_1394_reg_240 );
    sensitive << ( acc_0_V_fu_690_p10 );
    sensitive << ( trunc_ln_fu_680_p4 );

    SC_METHOD(thread_ap_phi_mux_tmp_V_140_phi_fu_278_p16);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( tmp_V_1402_reg_251 );
    sensitive << ( acc_0_V_fu_690_p10 );
    sensitive << ( trunc_ln_fu_680_p4 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_data_V_V_blk_n);
    sensitive << ( data_V_V_empty_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_data_V_V_read);
    sensitive << ( data_V_V_empty_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start);
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg );

    SC_METHOD(thread_grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_data_V_read);
    sensitive << ( tmp_V_reg_823 );
    sensitive << ( tmp_V_130_reg_828 );
    sensitive << ( tmp_V_131_reg_833 );
    sensitive << ( tmp_V_132_reg_838 );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_i_fu_668_p2);
    sensitive << ( i_0_i18_reg_151 );

    SC_METHOD(thread_icmp_ln206_fu_817_p2);
    sensitive << ( i_0_i18_reg_151 );
    sensitive << ( ap_CS_fsm_state17 );

    SC_METHOD(thread_icmp_ln215_4_fu_604_p2);
    sensitive << ( sY_9 );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_icmp_ln215_5_fu_624_p2);
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( tmp_31_fu_614_p4 );

    SC_METHOD(thread_icmp_ln215_6_fu_644_p2);
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( tmp_32_fu_634_p4 );

    SC_METHOD(thread_icmp_ln215_fu_594_p2);
    sensitive << ( sX_9 );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_icmp_ln237_fu_732_p2);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( and_ln215_4_reg_875 );
    sensitive << ( pX_9_load_reg_869 );

    SC_METHOD(thread_icmp_ln241_fu_772_p2);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( and_ln215_4_reg_875 );
    sensitive << ( pY_9_load_reg_863 );
    sensitive << ( icmp_ln237_fu_732_p2 );

    SC_METHOD(thread_icmp_ln404_fu_726_p2);
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ir1_0_i_i_i17_reg_163 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state17 );
    sensitive << ( icmp_ln206_fu_817_p2 );

    SC_METHOD(thread_ir_fu_720_p2);
    sensitive << ( ir1_0_i_i_i17_reg_163 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_res_V_V_blk_n);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( and_ln215_4_reg_875 );

    SC_METHOD(thread_res_V_V_din);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( and_ln215_4_reg_875 );
    sensitive << ( tmp_V_140_reg_273 );
    sensitive << ( tmp_V_139_reg_304 );
    sensitive << ( tmp_V_138_reg_335 );
    sensitive << ( tmp_V_137_reg_366 );
    sensitive << ( tmp_V_136_reg_397 );
    sensitive << ( tmp_V_135_reg_428 );
    sensitive << ( tmp_V_134_reg_459 );
    sensitive << ( tmp_V_133_reg_490 );

    SC_METHOD(thread_res_V_V_write);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( and_ln215_4_reg_875 );

    SC_METHOD(thread_select_ln247_fu_793_p3);
    sensitive << ( icmp_ln215_4_reg_858 );
    sensitive << ( add_ln247_fu_788_p2 );

    SC_METHOD(thread_select_ln252_fu_753_p3);
    sensitive << ( icmp_ln215_reg_848 );
    sensitive << ( add_ln252_fu_748_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp_31_fu_614_p4);
    sensitive << ( pY_9 );

    SC_METHOD(thread_tmp_32_fu_634_p4);
    sensitive << ( pX_9 );

    SC_METHOD(thread_trunc_ln_fu_680_p4);
    sensitive << ( phi_mul_reg_262 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( data_V_V_empty_n );
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_CS_fsm_state14 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_CS_fsm_state16 );
    sensitive << ( and_ln215_4_reg_875 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( and_ln215_4_fu_662_p2 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_state17 );
    sensitive << ( icmp_ln206_fu_817_p2 );
    sensitive << ( icmp_ln404_fu_726_p2 );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "00000000000000001";
    layer_in_V_21 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    sX_9 = "00000000000000000000000000000000";
    sY_9 = "00000000000000000000000000000000";
    pY_9 = "00000000000000000000000000000000";
    pX_9 = "00000000000000000000000000000000";
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, data_V_V_dout, "(port)data_V_V_dout");
    sc_trace(mVcdFile, data_V_V_empty_n, "(port)data_V_V_empty_n");
    sc_trace(mVcdFile, data_V_V_read, "(port)data_V_V_read");
    sc_trace(mVcdFile, res_V_V_din, "(port)res_V_V_din");
    sc_trace(mVcdFile, res_V_V_full_n, "(port)res_V_V_full_n");
    sc_trace(mVcdFile, res_V_V_write, "(port)res_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, layer_in_V_21, "layer_in_V_21");
    sc_trace(mVcdFile, sX_9, "sX_9");
    sc_trace(mVcdFile, sY_9, "sY_9");
    sc_trace(mVcdFile, pY_9, "pY_9");
    sc_trace(mVcdFile, pX_9, "pX_9");
    sc_trace(mVcdFile, data_V_V_blk_n, "data_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, res_V_V_blk_n, "res_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, ap_CS_fsm_state14, "ap_CS_fsm_state14");
    sc_trace(mVcdFile, ap_CS_fsm_state15, "ap_CS_fsm_state15");
    sc_trace(mVcdFile, ap_CS_fsm_state16, "ap_CS_fsm_state16");
    sc_trace(mVcdFile, and_ln215_4_reg_875, "and_ln215_4_reg_875");
    sc_trace(mVcdFile, tmp_V_reg_823, "tmp_V_reg_823");
    sc_trace(mVcdFile, tmp_V_130_reg_828, "tmp_V_130_reg_828");
    sc_trace(mVcdFile, tmp_V_131_reg_833, "tmp_V_131_reg_833");
    sc_trace(mVcdFile, tmp_V_132_reg_838, "tmp_V_132_reg_838");
    sc_trace(mVcdFile, sX_9_load_reg_843, "sX_9_load_reg_843");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, icmp_ln215_fu_594_p2, "icmp_ln215_fu_594_p2");
    sc_trace(mVcdFile, icmp_ln215_reg_848, "icmp_ln215_reg_848");
    sc_trace(mVcdFile, sY_9_load_reg_853, "sY_9_load_reg_853");
    sc_trace(mVcdFile, icmp_ln215_4_fu_604_p2, "icmp_ln215_4_fu_604_p2");
    sc_trace(mVcdFile, icmp_ln215_4_reg_858, "icmp_ln215_4_reg_858");
    sc_trace(mVcdFile, pY_9_load_reg_863, "pY_9_load_reg_863");
    sc_trace(mVcdFile, pX_9_load_reg_869, "pX_9_load_reg_869");
    sc_trace(mVcdFile, and_ln215_4_fu_662_p2, "and_ln215_4_fu_662_p2");
    sc_trace(mVcdFile, i_fu_668_p2, "i_fu_668_p2");
    sc_trace(mVcdFile, i_reg_879, "i_reg_879");
    sc_trace(mVcdFile, add_ln411_fu_674_p2, "add_ln411_fu_674_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, ir_fu_720_p2, "ir_fu_720_p2");
    sc_trace(mVcdFile, icmp_ln237_fu_732_p2, "icmp_ln237_fu_732_p2");
    sc_trace(mVcdFile, icmp_ln237_reg_900, "icmp_ln237_reg_900");
    sc_trace(mVcdFile, ap_block_state16, "ap_block_state16");
    sc_trace(mVcdFile, select_ln252_fu_753_p3, "select_ln252_fu_753_p3");
    sc_trace(mVcdFile, select_ln252_reg_904, "select_ln252_reg_904");
    sc_trace(mVcdFile, icmp_ln241_fu_772_p2, "icmp_ln241_fu_772_p2");
    sc_trace(mVcdFile, icmp_ln241_reg_909, "icmp_ln241_reg_909");
    sc_trace(mVcdFile, select_ln247_fu_793_p3, "select_ln247_fu_793_p3");
    sc_trace(mVcdFile, select_ln247_reg_913, "select_ln247_reg_913");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start, "grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_done, "grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_done");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_idle, "grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_idle");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_ready, "grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_ready");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_data_V_read, "grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_data_V_read");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_return, "grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_return");
    sc_trace(mVcdFile, i_0_i18_reg_151, "i_0_i18_reg_151");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_CS_fsm_state17, "ap_CS_fsm_state17");
    sc_trace(mVcdFile, icmp_ln206_fu_817_p2, "icmp_ln206_fu_817_p2");
    sc_trace(mVcdFile, ir1_0_i_i_i17_reg_163, "ir1_0_i_i_i17_reg_163");
    sc_trace(mVcdFile, icmp_ln404_fu_726_p2, "icmp_ln404_fu_726_p2");
    sc_trace(mVcdFile, tmp_V_13316_reg_174, "tmp_V_13316_reg_174");
    sc_trace(mVcdFile, ap_phi_mux_tmp_V_133_phi_fu_495_p16, "ap_phi_mux_tmp_V_133_phi_fu_495_p16");
    sc_trace(mVcdFile, tmp_V_13414_reg_185, "tmp_V_13414_reg_185");
    sc_trace(mVcdFile, ap_phi_mux_tmp_V_134_phi_fu_464_p16, "ap_phi_mux_tmp_V_134_phi_fu_464_p16");
    sc_trace(mVcdFile, tmp_V_13512_reg_196, "tmp_V_13512_reg_196");
    sc_trace(mVcdFile, ap_phi_mux_tmp_V_135_phi_fu_433_p16, "ap_phi_mux_tmp_V_135_phi_fu_433_p16");
    sc_trace(mVcdFile, tmp_V_13610_reg_207, "tmp_V_13610_reg_207");
    sc_trace(mVcdFile, ap_phi_mux_tmp_V_136_phi_fu_402_p16, "ap_phi_mux_tmp_V_136_phi_fu_402_p16");
    sc_trace(mVcdFile, tmp_V_1378_reg_218, "tmp_V_1378_reg_218");
    sc_trace(mVcdFile, ap_phi_mux_tmp_V_137_phi_fu_371_p16, "ap_phi_mux_tmp_V_137_phi_fu_371_p16");
    sc_trace(mVcdFile, tmp_V_1386_reg_229, "tmp_V_1386_reg_229");
    sc_trace(mVcdFile, ap_phi_mux_tmp_V_138_phi_fu_340_p16, "ap_phi_mux_tmp_V_138_phi_fu_340_p16");
    sc_trace(mVcdFile, tmp_V_1394_reg_240, "tmp_V_1394_reg_240");
    sc_trace(mVcdFile, ap_phi_mux_tmp_V_139_phi_fu_309_p16, "ap_phi_mux_tmp_V_139_phi_fu_309_p16");
    sc_trace(mVcdFile, tmp_V_1402_reg_251, "tmp_V_1402_reg_251");
    sc_trace(mVcdFile, ap_phi_mux_tmp_V_140_phi_fu_278_p16, "ap_phi_mux_tmp_V_140_phi_fu_278_p16");
    sc_trace(mVcdFile, phi_mul_reg_262, "phi_mul_reg_262");
    sc_trace(mVcdFile, acc_0_V_fu_690_p10, "acc_0_V_fu_690_p10");
    sc_trace(mVcdFile, tmp_V_140_reg_273, "tmp_V_140_reg_273");
    sc_trace(mVcdFile, trunc_ln_fu_680_p4, "trunc_ln_fu_680_p4");
    sc_trace(mVcdFile, tmp_V_139_reg_304, "tmp_V_139_reg_304");
    sc_trace(mVcdFile, tmp_V_138_reg_335, "tmp_V_138_reg_335");
    sc_trace(mVcdFile, tmp_V_137_reg_366, "tmp_V_137_reg_366");
    sc_trace(mVcdFile, tmp_V_136_reg_397, "tmp_V_136_reg_397");
    sc_trace(mVcdFile, tmp_V_135_reg_428, "tmp_V_135_reg_428");
    sc_trace(mVcdFile, tmp_V_134_reg_459, "tmp_V_134_reg_459");
    sc_trace(mVcdFile, tmp_V_133_reg_490, "tmp_V_133_reg_490");
    sc_trace(mVcdFile, ap_phi_mux_storemerge_i_phi_fu_525_p4, "ap_phi_mux_storemerge_i_phi_fu_525_p4");
    sc_trace(mVcdFile, storemerge_i_reg_521, "storemerge_i_reg_521");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg, "grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_NS_fsm_state6, "ap_NS_fsm_state6");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, add_ln245_fu_777_p2, "add_ln245_fu_777_p2");
    sc_trace(mVcdFile, add_ln250_fu_737_p2, "add_ln250_fu_737_p2");
    sc_trace(mVcdFile, tmp_31_fu_614_p4, "tmp_31_fu_614_p4");
    sc_trace(mVcdFile, tmp_32_fu_634_p4, "tmp_32_fu_634_p4");
    sc_trace(mVcdFile, icmp_ln215_5_fu_624_p2, "icmp_ln215_5_fu_624_p2");
    sc_trace(mVcdFile, icmp_ln215_6_fu_644_p2, "icmp_ln215_6_fu_644_p2");
    sc_trace(mVcdFile, and_ln215_3_fu_656_p2, "and_ln215_3_fu_656_p2");
    sc_trace(mVcdFile, and_ln215_fu_650_p2, "and_ln215_fu_650_p2");
    sc_trace(mVcdFile, acc_0_V_fu_690_p9, "acc_0_V_fu_690_p9");
    sc_trace(mVcdFile, add_ln252_fu_748_p2, "add_ln252_fu_748_p2");
    sc_trace(mVcdFile, add_ln247_fu_788_p2, "add_ln247_fu_788_p2");
    sc_trace(mVcdFile, ap_condition_189, "ap_condition_189");
    sc_trace(mVcdFile, ap_condition_198, "ap_condition_198");
#endif

    }
}

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::~conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532;
    delete myproject_axi_mux_83_32_1_1_U21;
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln206_fu_817_p2.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_NS_fsm_state6.read()))) {
            grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_ready.read())) {
            grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln206_fu_817_p2.read()))) {
        i_0_i18_reg_151 = i_reg_879.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i_0_i18_reg_151 = ap_const_lv12_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
        ir1_0_i_i_i17_reg_163 = ir_fu_720_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
        ir1_0_i_i_i17_reg_163 = ap_const_lv10_0;
    }
    if (esl_seteq<1,1,1>(ap_condition_189.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln237_fu_732_p2.read())) {
            pX_9 = ap_const_lv32_0;
        } else if (esl_seteq<1,1,1>(icmp_ln237_fu_732_p2.read(), ap_const_lv1_0)) {
            pX_9 = add_ln250_fu_737_p2.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_198.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln241_fu_772_p2.read())) {
            pY_9 = ap_const_lv32_0;
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln241_fu_772_p2.read())) {
            pY_9 = add_ln245_fu_777_p2.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
        phi_mul_reg_262 = add_ln411_fu_674_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
        phi_mul_reg_262 = ap_const_lv20_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()) && 
         esl_seteq<1,1,1>(icmp_ln237_reg_900.read(), ap_const_lv1_0))) {
        sX_9 = select_ln252_reg_904.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
                !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln237_fu_732_p2.read()))) {
        sX_9 = ap_const_lv32_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln237_fu_732_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln241_fu_772_p2.read()))) {
        storemerge_i_reg_521 = ap_const_lv32_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln237_reg_900.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln241_reg_909.read()))) {
        storemerge_i_reg_521 = select_ln247_reg_913.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
        tmp_V_13316_reg_174 = ap_phi_mux_tmp_V_133_phi_fu_495_p16.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
        tmp_V_13316_reg_174 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0))) {
        tmp_V_133_reg_490 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)))) {
        tmp_V_133_reg_490 = tmp_V_13316_reg_174.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
        tmp_V_13414_reg_185 = ap_phi_mux_tmp_V_134_phi_fu_464_p16.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
        tmp_V_13414_reg_185 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1))) {
        tmp_V_134_reg_459 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        tmp_V_134_reg_459 = tmp_V_13414_reg_185.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
        tmp_V_13512_reg_196 = ap_phi_mux_tmp_V_135_phi_fu_433_p16.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
        tmp_V_13512_reg_196 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2))) {
        tmp_V_135_reg_428 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        tmp_V_135_reg_428 = tmp_V_13512_reg_196.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
        tmp_V_13610_reg_207 = ap_phi_mux_tmp_V_136_phi_fu_402_p16.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
        tmp_V_13610_reg_207 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3))) {
        tmp_V_136_reg_397 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        tmp_V_136_reg_397 = tmp_V_13610_reg_207.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
        tmp_V_1378_reg_218 = ap_phi_mux_tmp_V_137_phi_fu_371_p16.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
        tmp_V_1378_reg_218 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4))) {
        tmp_V_137_reg_366 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        tmp_V_137_reg_366 = tmp_V_1378_reg_218.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
        tmp_V_1386_reg_229 = ap_phi_mux_tmp_V_138_phi_fu_340_p16.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
        tmp_V_1386_reg_229 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5))) {
        tmp_V_138_reg_335 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        tmp_V_138_reg_335 = tmp_V_1386_reg_229.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
        tmp_V_1394_reg_240 = ap_phi_mux_tmp_V_139_phi_fu_309_p16.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
        tmp_V_1394_reg_240 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6))) {
        tmp_V_139_reg_304 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        tmp_V_139_reg_304 = tmp_V_1394_reg_240.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
        tmp_V_1402_reg_251 = ap_phi_mux_tmp_V_140_phi_fu_278_p16.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
        tmp_V_1402_reg_251 = ap_const_lv32_0;
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        tmp_V_140_reg_273 = tmp_V_1402_reg_251.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7))) {
        tmp_V_140_reg_273 = acc_0_V_fu_690_p10.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        and_ln215_4_reg_875 = and_ln215_4_fu_662_p2.read();
        i_reg_879 = i_fu_668_p2.read();
        icmp_ln215_4_reg_858 = icmp_ln215_4_fu_604_p2.read();
        icmp_ln215_reg_848 = icmp_ln215_fu_594_p2.read();
        layer_in_V_21 = grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_return.read();
        pX_9_load_reg_869 = pX_9.read();
        pY_9_load_reg_863 = pY_9.read();
        sX_9_load_reg_843 = sX_9.read();
        sY_9_load_reg_853 = sY_9.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())))) {
        icmp_ln237_reg_900 = icmp_ln237_fu_732_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln237_fu_732_p2.read()))) {
        icmp_ln241_reg_909 = icmp_ln241_fu_772_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln237_reg_900.read()))) {
        sY_9 = ap_phi_mux_storemerge_i_phi_fu_525_p4.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln237_fu_732_p2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln241_fu_772_p2.read()))) {
        select_ln247_reg_913 = select_ln247_fu_793_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())) && esl_seteq<1,1,1>(icmp_ln237_fu_732_p2.read(), ap_const_lv1_0))) {
        select_ln252_reg_904 = select_ln252_fu_753_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1))) {
        tmp_V_130_reg_828 = data_V_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1))) {
        tmp_V_131_reg_833 = data_V_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1))) {
        tmp_V_132_reg_838 = data_V_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1))) {
        tmp_V_reg_823 = data_V_V_dout.read();
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_acc_0_V_fu_690_p9() {
    acc_0_V_fu_690_p9 = phi_mul_reg_262.read().range(19, 17);
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_add_ln245_fu_777_p2() {
    add_ln245_fu_777_p2 = (!pY_9_load_reg_863.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(pY_9_load_reg_863.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_add_ln247_fu_788_p2() {
    add_ln247_fu_788_p2 = (!sY_9_load_reg_853.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(sY_9_load_reg_853.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_add_ln250_fu_737_p2() {
    add_ln250_fu_737_p2 = (!pX_9_load_reg_869.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(pX_9_load_reg_869.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_add_ln252_fu_748_p2() {
    add_ln252_fu_748_p2 = (!sX_9_load_reg_843.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(sX_9_load_reg_843.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_add_ln411_fu_674_p2() {
    add_ln411_fu_674_p2 = (!phi_mul_reg_262.read().is_01() || !ap_const_lv20_51F.is_01())? sc_lv<20>(): (sc_biguint<20>(phi_mul_reg_262.read()) + sc_biguint<20>(ap_const_lv20_51F));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_and_ln215_3_fu_656_p2() {
    and_ln215_3_fu_656_p2 = (icmp_ln215_5_fu_624_p2.read() & icmp_ln215_6_fu_644_p2.read());
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_and_ln215_4_fu_662_p2() {
    and_ln215_4_fu_662_p2 = (and_ln215_3_fu_656_p2.read() & and_ln215_fu_650_p2.read());
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_and_ln215_fu_650_p2() {
    and_ln215_fu_650_p2 = (icmp_ln215_fu_594_p2.read() & icmp_ln215_4_fu_604_p2.read());
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[9];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read()[10];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[11];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[12];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state14() {
    ap_CS_fsm_state14 = ap_CS_fsm.read()[13];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state15() {
    ap_CS_fsm_state15 = ap_CS_fsm.read()[14];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state16() {
    ap_CS_fsm_state16 = ap_CS_fsm.read()[15];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state17() {
    ap_CS_fsm_state17 = ap_CS_fsm.read()[16];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[7];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[8];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_NS_fsm_state6() {
    ap_NS_fsm_state6 = ap_NS_fsm.read()[5];
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_block_state16() {
    ap_block_state16 = (esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read()));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_condition_189() {
    ap_condition_189 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_condition_198() {
    ap_condition_198 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln237_fu_732_p2.read()));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln206_fu_817_p2.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_phi_mux_storemerge_i_phi_fu_525_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln237_reg_900.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln241_reg_909.read()))) {
        ap_phi_mux_storemerge_i_phi_fu_525_p4 = select_ln247_reg_913.read();
    } else {
        ap_phi_mux_storemerge_i_phi_fu_525_p4 = storemerge_i_reg_521.read();
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_phi_mux_tmp_V_133_phi_fu_495_p16() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0))) {
        ap_phi_mux_tmp_V_133_phi_fu_495_p16 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)))) {
        ap_phi_mux_tmp_V_133_phi_fu_495_p16 = tmp_V_13316_reg_174.read();
    } else {
        ap_phi_mux_tmp_V_133_phi_fu_495_p16 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_phi_mux_tmp_V_134_phi_fu_464_p16() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1))) {
        ap_phi_mux_tmp_V_134_phi_fu_464_p16 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        ap_phi_mux_tmp_V_134_phi_fu_464_p16 = tmp_V_13414_reg_185.read();
    } else {
        ap_phi_mux_tmp_V_134_phi_fu_464_p16 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_phi_mux_tmp_V_135_phi_fu_433_p16() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2))) {
        ap_phi_mux_tmp_V_135_phi_fu_433_p16 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        ap_phi_mux_tmp_V_135_phi_fu_433_p16 = tmp_V_13512_reg_196.read();
    } else {
        ap_phi_mux_tmp_V_135_phi_fu_433_p16 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_phi_mux_tmp_V_136_phi_fu_402_p16() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3))) {
        ap_phi_mux_tmp_V_136_phi_fu_402_p16 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        ap_phi_mux_tmp_V_136_phi_fu_402_p16 = tmp_V_13610_reg_207.read();
    } else {
        ap_phi_mux_tmp_V_136_phi_fu_402_p16 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_phi_mux_tmp_V_137_phi_fu_371_p16() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4))) {
        ap_phi_mux_tmp_V_137_phi_fu_371_p16 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        ap_phi_mux_tmp_V_137_phi_fu_371_p16 = tmp_V_1378_reg_218.read();
    } else {
        ap_phi_mux_tmp_V_137_phi_fu_371_p16 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_phi_mux_tmp_V_138_phi_fu_340_p16() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5))) {
        ap_phi_mux_tmp_V_138_phi_fu_340_p16 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        ap_phi_mux_tmp_V_138_phi_fu_340_p16 = tmp_V_1386_reg_229.read();
    } else {
        ap_phi_mux_tmp_V_138_phi_fu_340_p16 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_phi_mux_tmp_V_139_phi_fu_309_p16() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6))) {
        ap_phi_mux_tmp_V_139_phi_fu_309_p16 = acc_0_V_fu_690_p10.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                 esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        ap_phi_mux_tmp_V_139_phi_fu_309_p16 = tmp_V_1394_reg_240.read();
    } else {
        ap_phi_mux_tmp_V_139_phi_fu_309_p16 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_phi_mux_tmp_V_140_phi_fu_278_p16() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
          esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_0)))) {
        ap_phi_mux_tmp_V_140_phi_fu_278_p16 = tmp_V_1402_reg_251.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
                esl_seteq<1,3,3>(trunc_ln_fu_680_p4.read(), ap_const_lv3_7))) {
        ap_phi_mux_tmp_V_140_phi_fu_278_p16 = acc_0_V_fu_690_p10.read();
    } else {
        ap_phi_mux_tmp_V_140_phi_fu_278_p16 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_data_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()))) {
        data_V_V_blk_n = data_V_V_empty_n.read();
    } else {
        data_V_V_blk_n = ap_const_logic_1;
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_data_V_V_read() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
          esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
          esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
          esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1)))) {
        data_V_V_read = ap_const_logic_1;
    } else {
        data_V_V_read = ap_const_logic_0;
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start() {
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg.read();
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_data_V_read() {
    grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_data_V_read = esl_concat<96,32>(esl_concat<64,32>(esl_concat<32,32>(tmp_V_132_reg_838.read(), tmp_V_131_reg_833.read()), tmp_V_130_reg_828.read()), tmp_V_reg_823.read());
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_i_fu_668_p2() {
    i_fu_668_p2 = (!i_0_i18_reg_151.read().is_01() || !ap_const_lv12_1.is_01())? sc_lv<12>(): (sc_biguint<12>(i_0_i18_reg_151.read()) + sc_biguint<12>(ap_const_lv12_1));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_icmp_ln206_fu_817_p2() {
    icmp_ln206_fu_817_p2 = (!i_0_i18_reg_151.read().is_01() || !ap_const_lv12_DD3.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i18_reg_151.read() == ap_const_lv12_DD3);
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_icmp_ln215_4_fu_604_p2() {
    icmp_ln215_4_fu_604_p2 = (!sY_9.read().is_01() || !ap_const_lv32_4.is_01())? sc_lv<1>(): sc_lv<1>(sY_9.read() == ap_const_lv32_4);
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_icmp_ln215_5_fu_624_p2() {
    icmp_ln215_5_fu_624_p2 = (!tmp_31_fu_614_p4.read().is_01() || !ap_const_lv30_0.is_01())? sc_lv<1>(): (sc_bigint<30>(tmp_31_fu_614_p4.read()) > sc_bigint<30>(ap_const_lv30_0));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_icmp_ln215_6_fu_644_p2() {
    icmp_ln215_6_fu_644_p2 = (!tmp_32_fu_634_p4.read().is_01() || !ap_const_lv30_0.is_01())? sc_lv<1>(): (sc_bigint<30>(tmp_32_fu_634_p4.read()) > sc_bigint<30>(ap_const_lv30_0));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_icmp_ln215_fu_594_p2() {
    icmp_ln215_fu_594_p2 = (!sX_9.read().is_01() || !ap_const_lv32_4.is_01())? sc_lv<1>(): sc_lv<1>(sX_9.read() == ap_const_lv32_4);
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_icmp_ln237_fu_732_p2() {
    icmp_ln237_fu_732_p2 = (!pX_9_load_reg_869.read().is_01() || !ap_const_lv32_3A.is_01())? sc_lv<1>(): sc_lv<1>(pX_9_load_reg_869.read() == ap_const_lv32_3A);
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_icmp_ln241_fu_772_p2() {
    icmp_ln241_fu_772_p2 = (!pY_9_load_reg_863.read().is_01() || !ap_const_lv32_3B.is_01())? sc_lv<1>(): sc_lv<1>(pY_9_load_reg_863.read() == ap_const_lv32_3B);
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_icmp_ln404_fu_726_p2() {
    icmp_ln404_fu_726_p2 = (!ir1_0_i_i_i17_reg_163.read().is_01() || !ap_const_lv10_31F.is_01())? sc_lv<1>(): sc_lv<1>(ir1_0_i_i_i17_reg_163.read() == ap_const_lv10_31F);
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln206_fu_817_p2.read()))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ir_fu_720_p2() {
    ir_fu_720_p2 = (!ir1_0_i_i_i17_reg_163.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(ir1_0_i_i_i17_reg_163.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_res_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
          esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1)))) {
        res_V_V_blk_n = res_V_V_full_n.read();
    } else {
        res_V_V_blk_n = ap_const_logic_1;
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_res_V_V_din() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
         esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && 
         !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())))) {
        res_V_V_din = tmp_V_140_reg_273.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) && 
                esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
        res_V_V_din = tmp_V_139_reg_304.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read()) && 
                esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
        res_V_V_din = tmp_V_138_reg_335.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
                esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
        res_V_V_din = tmp_V_137_reg_366.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
                esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
        res_V_V_din = tmp_V_136_reg_397.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()) && 
                esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
        res_V_V_din = tmp_V_135_reg_428.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && 
                esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
        res_V_V_din = tmp_V_134_reg_459.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) && 
                esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
        res_V_V_din = tmp_V_133_reg_490.read();
    } else {
        res_V_V_din = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_res_V_V_write() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) && 
          esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && 
          esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()) && 
          esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
          esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
          esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read()) && 
          esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) && 
          esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && 
          esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && 
          !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read()))))) {
        res_V_V_write = ap_const_logic_1;
    } else {
        res_V_V_write = ap_const_logic_0;
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_select_ln247_fu_793_p3() {
    select_ln247_fu_793_p3 = (!icmp_ln215_4_reg_858.read()[0].is_01())? sc_lv<32>(): ((icmp_ln215_4_reg_858.read()[0].to_bool())? ap_const_lv32_4: add_ln247_fu_788_p2.read());
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_select_ln252_fu_753_p3() {
    select_ln252_fu_753_p3 = (!icmp_ln215_reg_848.read()[0].is_01())? sc_lv<32>(): ((icmp_ln215_reg_848.read()[0].to_bool())? ap_const_lv32_4: add_ln252_fu_748_p2.read());
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_start_out() {
    start_out = real_start.read();
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_tmp_31_fu_614_p4() {
    tmp_31_fu_614_p4 = pY_9.read().range(31, 2);
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_tmp_32_fu_634_p4() {
    tmp_32_fu_634_p4 = pX_9.read().range(31, 2);
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_trunc_ln_fu_680_p4() {
    trunc_ln_fu_680_p4 = phi_mul_reg_262.read().range(19, 17);
}

void conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(data_V_V_empty_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state7;
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, and_ln215_4_fu_662_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_state16;
            }
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln404_fu_726_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_state9;
            }
            break;
        case 256 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()) && esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_state9;
            }
            break;
        case 512 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state11;
            } else {
                ap_NS_fsm = ap_ST_fsm_state10;
            }
            break;
        case 1024 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()) && esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state12;
            } else {
                ap_NS_fsm = ap_ST_fsm_state11;
            }
            break;
        case 2048 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_state12;
            }
            break;
        case 4096 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state14;
            } else {
                ap_NS_fsm = ap_ST_fsm_state13;
            }
            break;
        case 8192 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read()) && esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state15;
            } else {
                ap_NS_fsm = ap_ST_fsm_state14;
            }
            break;
        case 16384 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) && esl_seteq<1,1,1>(res_V_V_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state16;
            } else {
                ap_NS_fsm = ap_ST_fsm_state15;
            }
            break;
        case 32768 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) && !(esl_seteq<1,1,1>(and_ln215_4_reg_875.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state17;
            } else {
                ap_NS_fsm = ap_ST_fsm_state16;
            }
            break;
        case 65536 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln206_fu_817_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<17>) ("XXXXXXXXXXXXXXXXX");
            break;
    }
}

}

