-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of main is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.907000,HLS_SYN_LAT=21024,HLS_SYN_TPT=none,HLS_SYN_MEM=9,HLS_SYN_DSP=0,HLS_SYN_FF=1698,HLS_SYN_LUT=1955,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv10_3E8 : STD_LOGIC_VECTOR (9 downto 0) := "1111101000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal f_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal f_ce0 : STD_LOGIC;
    signal f_we0 : STD_LOGIC;
    signal f_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_ce0 : STD_LOGIC;
    signal w_we0 : STD_LOGIC;
    signal w_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal hist_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal hist_ce0 : STD_LOGIC;
    signal hist_we0 : STD_LOGIC;
    signal hist_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal hist_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_t_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_t_out_ap_vld : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln29_fu_60_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_76_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_76_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_76_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_76_ce : STD_LOGIC;
    signal grp_fu_76_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_main_Pipeline_VITIS_LOOP_16_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        f_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        f_ce0 : OUT STD_LOGIC;
        f_we0 : OUT STD_LOGIC;
        f_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_we0 : OUT STD_LOGIC;
        w_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        hist_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist_ce0 : OUT STD_LOGIC;
        hist_we0 : OUT STD_LOGIC;
        hist_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component main_main_Pipeline_VITIS_LOOP_14_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        w_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        f_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        f_ce0 : OUT STD_LOGIC;
        f_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        hist_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist_ce0 : OUT STD_LOGIC;
        hist_we0 : OUT STD_LOGIC;
        hist_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        hist_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_76_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_76_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_76_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_76_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_76_p_ce : OUT STD_LOGIC );
    end component;


    component main_main_Pipeline_VITIS_LOOP_26_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hist_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        hist_ce0 : OUT STD_LOGIC;
        hist_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        t_out_ap_vld : OUT STD_LOGIC;
        grp_fu_76_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_76_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_76_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_76_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_76_p_ce : OUT STD_LOGIC );
    end component;


    component main_dcmp_64ns_64ns_1_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_f_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component main_w_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    f_U : component main_f_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f_address0,
        ce0 => f_ce0,
        we0 => f_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_d0,
        q0 => f_q0);

    w_U : component main_w_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_address0,
        ce0 => w_ce0,
        we0 => w_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_d0,
        q0 => w_q0);

    hist_U : component main_w_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hist_address0,
        ce0 => hist_ce0,
        we0 => hist_we0,
        d0 => hist_d0,
        q0 => hist_q0);

    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34 : component main_main_Pipeline_VITIS_LOOP_16_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_ready,
        f_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_address0,
        f_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_ce0,
        f_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_we0,
        f_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_d0,
        w_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_address0,
        w_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_ce0,
        w_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_we0,
        w_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_d0,
        hist_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_address0,
        hist_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_ce0,
        hist_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_we0,
        hist_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_d0);

    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44 : component main_main_Pipeline_VITIS_LOOP_14_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_ready,
        w_address0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_address0,
        w_ce0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_ce0,
        w_q0 => w_q0,
        f_address0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_address0,
        f_ce0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_ce0,
        f_q0 => f_q0,
        hist_address0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_address0,
        hist_ce0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_ce0,
        hist_we0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_we0,
        hist_d0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_d0,
        hist_q0 => hist_q0,
        grp_fu_76_p_din0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din0,
        grp_fu_76_p_din1 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din1,
        grp_fu_76_p_opcode => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_opcode,
        grp_fu_76_p_dout0 => grp_fu_76_p2,
        grp_fu_76_p_ce => grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_ce);

    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51 : component main_main_Pipeline_VITIS_LOOP_26_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_ready,
        hist_address0 => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_address0,
        hist_ce0 => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_ce0,
        hist_q0 => hist_q0,
        t_out => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_t_out,
        t_out_ap_vld => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_t_out_ap_vld,
        grp_fu_76_p_din0 => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din0,
        grp_fu_76_p_din1 => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din1,
        grp_fu_76_p_opcode => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_opcode,
        grp_fu_76_p_dout0 => grp_fu_76_p2,
        grp_fu_76_p_ce => grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_ce);

    dcmp_64ns_64ns_1_4_no_dsp_1_U13 : component main_dcmp_64ns_64ns_1_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_76_p0,
        din1 => grp_fu_76_p1,
        ce => grp_fu_76_ce,
        opcode => grp_fu_76_opcode,
        dout => grp_fu_76_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_done, grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_done, grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln29_fu_60_p2),32));

    f_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_address0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            f_address0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            f_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_address0;
        else 
            f_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    f_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_ce0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            f_ce0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_f_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            f_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_ce0;
        else 
            f_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            f_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_f_we0;
        else 
            f_we0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_76_ce_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_ce, grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_76_ce <= grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_76_ce <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_ce;
        else 
            grp_fu_76_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_76_opcode_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_opcode, grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_76_opcode <= grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_76_opcode <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_opcode;
        else 
            grp_fu_76_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_76_p0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din0, grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_76_p0 <= grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_76_p0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din0;
        else 
            grp_fu_76_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_76_p1_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din1, grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_76_p1 <= grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_grp_fu_76_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_76_p1 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_grp_fu_76_p_din1;
        else 
            grp_fu_76_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start <= grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_ap_start_reg;

    hist_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_address0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_address0, grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            hist_address0 <= grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hist_address0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_address0;
        else 
            hist_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    hist_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_ce0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_ce0, grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            hist_ce0 <= grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_hist_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hist_ce0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_ce0;
        else 
            hist_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hist_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_d0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hist_d0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_d0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_d0;
        else 
            hist_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hist_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_we0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hist_we0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_hist_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hist_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_hist_we0;
        else 
            hist_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln29_fu_60_p2 <= "0" when (grp_main_Pipeline_VITIS_LOOP_26_2_fu_51_t_out = ap_const_lv10_3E8) else "1";

    w_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_address0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            w_address0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_address0;
        else 
            w_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    w_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_ce0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            w_ce0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_44_w_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_ce0;
        else 
            w_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_34_w_we0;
        else 
            w_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
