/**
 * @file pci_shim_enhanced.c
 * @brief Enhanced PCI BIOS shim with V86 detection and config caching
 * 
 * Builds on the basic PCI shim to add:
 * - V86 mode detection using existing cpu_detect module
 * - Config space caching for performance
 * - Extended statistics tracking
 * - Integration with existing cache coherency module
 */

#include <dos.h>
#include <stdint.h>
#include <stdbool.h>
#include <string.h>
#include "pci_bios.h"
#include "pci_shim.h"
#include "cpu_detect.h"
#include "logging.h"

/* External assembly helpers */
extern uint32_t inportd(uint16_t port);
extern void outportd(uint16_t port, uint32_t value);

/* Config cache entry */
typedef struct {
    bool valid;
    uint32_t timestamp;     /* Access count for LRU */
    uint8_t data[256];      /* Full config space */
} config_cache_entry_t;

/* Config cache - 16 devices max */
#define MAX_CACHED_DEVICES 16
static struct {
    uint16_t bus_dev_func;  /* Packed BDF */
    config_cache_entry_t cache;
} config_cache[MAX_CACHED_DEVICES];

static uint32_t cache_access_count = 0;

/* Enhanced shim state */
static struct {
    bool installed;
    bool enabled;
    uint8_t mechanism;      /* 1 or 2 */
    uint8_t last_bus;
    bool in_v86_mode;       /* V86 mode detected */
    bool cache_enabled;     /* Config caching enabled */
    void (__interrupt __far *old_int1a)();
    
    /* Statistics */
    uint32_t total_calls;
    uint32_t fallback_calls;
    uint32_t bios_errors;
    uint32_t cache_hits;
    uint32_t cache_misses;
    uint32_t v86_traps;     /* V86 mode I/O traps */
} enhanced_state = {
    .installed = false,
    .enabled = true,
    .mechanism = 0,
    .last_bus = 0,
    .in_v86_mode = false,
    .cache_enabled = true,
    .total_calls = 0,
    .fallback_calls = 0,
    .bios_errors = 0,
    .cache_hits = 0,
    .cache_misses = 0,
    .v86_traps = 0
};

/**
 * Get cache entry for a device
 */
static config_cache_entry_t* get_cache_entry(uint8_t bus, uint8_t dev, uint8_t func) {
    uint16_t bdf = (bus << 8) | (dev << 3) | func;
    int oldest_idx = -1;
    uint32_t oldest_time = 0xFFFFFFFF;
    
    /* Look for existing entry */
    for (int i = 0; i < MAX_CACHED_DEVICES; i++) {
        if (config_cache[i].cache.valid && config_cache[i].bus_dev_func == bdf) {
            config_cache[i].cache.timestamp = ++cache_access_count;
            enhanced_state.cache_hits++;
            return &config_cache[i].cache;
        }
        
        /* Track oldest for LRU replacement */
        if (!config_cache[i].cache.valid || 
            config_cache[i].cache.timestamp < oldest_time) {
            oldest_time = config_cache[i].cache.timestamp;
            oldest_idx = i;
        }
    }
    
    /* Not found - use LRU slot */
    enhanced_state.cache_misses++;
    if (oldest_idx >= 0) {
        config_cache[oldest_idx].bus_dev_func = bdf;
        config_cache[oldest_idx].cache.valid = false;  /* Will be populated */
        return &config_cache[oldest_idx].cache;
    }
    
    return NULL;
}

/**
 * Invalidate cache entry on write
 */
static void invalidate_cache(uint8_t bus, uint8_t dev, uint8_t func) {
    uint16_t bdf = (bus << 8) | (dev << 3) | func;
    
    for (int i = 0; i < MAX_CACHED_DEVICES; i++) {
        if (config_cache[i].cache.valid && config_cache[i].bus_dev_func == bdf) {
            config_cache[i].cache.valid = false;
            LOG_DEBUG("Invalidated cache for %02X:%02X.%X", bus, dev, func);
            break;
        }
    }
}

/**
 * Populate cache for a device
 */
static void populate_cache(uint8_t bus, uint8_t dev, uint8_t func) {
    config_cache_entry_t* cache = get_cache_entry(bus, dev, func);
    if (!cache || cache->valid) return;
    
    uint32_t address;
    
    /* Read entire config space using Mechanism #1 */
    for (int i = 0; i < 256; i += 4) {
        address = 0x80000000L |
                 ((uint32_t)bus << 16) |
                 ((uint32_t)dev << 11) |
                 ((uint32_t)func << 8) |
                 (i & 0xFC);
        
        _disable();
        outportd(0xCF8, address);
        uint32_t dword = inportd(0xCFC);
        _enable();
        
        cache->data[i] = dword & 0xFF;
        cache->data[i+1] = (dword >> 8) & 0xFF;
        cache->data[i+2] = (dword >> 16) & 0xFF;
        cache->data[i+3] = (dword >> 24) & 0xFF;
    }
    
    cache->valid = true;
    cache->timestamp = ++cache_access_count;
    
    LOG_DEBUG("Populated cache for %02X:%02X.%X", bus, dev, func);
}

/**
 * V86-aware Mechanism #1 config read
 */
static uint8_t v86_safe_mech1_read_byte(uint8_t bus, uint8_t dev, 
                                        uint8_t func, uint8_t offset) {
    uint32_t address;
    uint8_t value;
    
    /* Check cache first if enabled */
    if (enhanced_state.cache_enabled) {
        config_cache_entry_t* cache = get_cache_entry(bus, dev, func);
        if (cache && cache->valid) {
            return cache->data[offset];
        }
    }
    
    /* Build configuration address */
    address = 0x80000000L |
              ((uint32_t)bus << 16) |
              ((uint32_t)dev << 11) |
              ((uint32_t)func << 8) |
              (offset & 0xFC);
    
    /* In V86 mode, be extra careful with I/O */
    if (enhanced_state.in_v86_mode) {
        /* Some memory managers may trap these ports */
        /* Use more conservative timing */
        _disable();
        outportd(0xCF8, address);
        _asm { nop; nop; nop; }  /* Small delay */
        value = inportb(0xCFC + (offset & 3));
        _enable();
        enhanced_state.v86_traps++;
    } else {
        /* Normal mode - fast access */
        _disable();
        outportd(0xCF8, address);
        value = inportb(0xCFC + (offset & 3));
        _enable();
    }
    
    /* Populate cache if this was vendor ID read */
    if (enhanced_state.cache_enabled && offset == 0 && value != 0xFF) {
        populate_cache(bus, dev, func);
    }
    
    return value;
}

/**
 * V86-aware Mechanism #1 config write
 */
static uint8_t v86_safe_mech1_write_byte(uint8_t bus, uint8_t dev,
                                         uint8_t func, uint8_t offset,
                                         uint8_t value) {
    uint32_t address;
    
    /* Invalidate cache on write */
    if (enhanced_state.cache_enabled) {
        invalidate_cache(bus, dev, func);
    }
    
    /* Build configuration address */
    address = 0x80000000L |
              ((uint32_t)bus << 16) |
              ((uint32_t)dev << 11) |
              ((uint32_t)func << 8) |
              (offset & 0xFC);
    
    /* V86-aware I/O */
    if (enhanced_state.in_v86_mode) {
        _disable();
        outportd(0xCF8, address);
        _asm { nop; nop; nop; }
        outportb(0xCFC + (offset & 3), value);
        _enable();
        enhanced_state.v86_traps++;
    } else {
        _disable();
        outportd(0xCF8, address);
        outportb(0xCFC + (offset & 3), value);
        _enable();
    }
    
    return PCI_SUCCESSFUL;
}

/**
 * Initialize enhanced PCI shim
 */
bool pci_shim_enhanced_install(void) {
    union REGS regs;
    struct SREGS sregs;
    
    if (enhanced_state.installed) {
        LOG_WARNING("Enhanced PCI shim already installed");
        return true;
    }
    
    /* Check if running in V86 mode using cpu_detect module */
    enhanced_state.in_v86_mode = asm_is_v86_mode();
    if (enhanced_state.in_v86_mode) {
        LOG_INFO("V86 mode detected - using conservative I/O timing");
        LOG_INFO("Cache enabled to minimize I/O port access");
        enhanced_state.cache_enabled = true;  /* Force cache in V86 */
    }
    
    /* Check if PCI BIOS is present */
    memset(&regs, 0, sizeof(regs));
    memset(&sregs, 0, sizeof(sregs));
    
    regs.x.ax = PCI_FUNCTION_ID | PCI_BIOS_PRESENT;
    int86x(0x1A, &regs, &regs, &sregs);
    
    if (regs.x.cflag != 0) {
        LOG_ERROR("PCI BIOS not present");
        return false;
    }
    
    /* Check mechanism support */
    if (regs.h.al & 0x01) {
        enhanced_state.mechanism = 1;
        LOG_INFO("Using PCI Mechanism #1 (preferred)");
    } else if (regs.h.al & 0x02) {
        enhanced_state.mechanism = 2;
        LOG_WARNING("Using PCI Mechanism #2 (limited)");
    } else {
        LOG_ERROR("No PCI mechanism available");
        return false;
    }
    
    enhanced_state.last_bus = regs.h.cl;
    
    /* Initialize cache */
    memset(config_cache, 0, sizeof(config_cache));
    cache_access_count = 0;
    
    /* Note: Full INT 1Ah hooking would be done here */
    /* For now, we just provide the enhanced functions */
    
    enhanced_state.installed = true;
    LOG_INFO("Enhanced PCI shim installed (V86=%d, Cache=%d)",
             enhanced_state.in_v86_mode, enhanced_state.cache_enabled);
    
    return true;
}

/**
 * Uninstall enhanced PCI shim
 */
bool pci_shim_enhanced_uninstall(void) {
    if (!enhanced_state.installed) {
        return false;
    }
    
    /* Log final statistics */
    LOG_INFO("Enhanced shim stats:");
    LOG_INFO("  Total calls: %lu", enhanced_state.total_calls);
    LOG_INFO("  Fallback calls: %lu", enhanced_state.fallback_calls);
    LOG_INFO("  Cache hits: %lu (%.1f%%)", 
             enhanced_state.cache_hits,
             enhanced_state.cache_hits * 100.0 / 
             (enhanced_state.cache_hits + enhanced_state.cache_misses + 1));
    LOG_INFO("  V86 I/O traps: %lu", enhanced_state.v86_traps);
    
    /* Clear cache */
    memset(config_cache, 0, sizeof(config_cache));
    
    enhanced_state.installed = false;
    return true;
}

/**
 * Get extended statistics
 */
void pci_shim_get_extended_stats(pci_shim_stats_t* stats) {
    if (stats) {
        stats->total_calls = enhanced_state.total_calls;
        stats->fallback_calls = enhanced_state.fallback_calls;
        stats->bios_errors = enhanced_state.bios_errors;
        stats->cache_hits = enhanced_state.cache_hits;
        stats->cache_misses = enhanced_state.cache_misses;
        stats->in_v86_mode = enhanced_state.in_v86_mode;
        stats->cache_enabled = enhanced_state.cache_enabled;
        stats->mechanism = enhanced_state.mechanism;
    }
}

/**
 * Control config caching
 */
void pci_shim_set_cache_enabled(bool enabled) {
    /* Don't allow disabling cache in V86 mode */
    if (enhanced_state.in_v86_mode && !enabled) {
        LOG_WARNING("Cannot disable cache in V86 mode");
        return;
    }
    
    enhanced_state.cache_enabled = enabled;
    
    /* Clear cache when disabling */
    if (!enabled) {
        memset(config_cache, 0, sizeof(config_cache));
        cache_access_count = 0;
        LOG_INFO("Config cache disabled and cleared");
    } else {
        LOG_INFO("Config cache enabled");
    }
}

/**
 * Clear config cache
 */
void pci_shim_clear_cache(void) {
    memset(config_cache, 0, sizeof(config_cache));
    cache_access_count = 0;
    enhanced_state.cache_hits = 0;
    enhanced_state.cache_misses = 0;
    LOG_INFO("Config cache cleared");
}

/**
 * Enhanced config space access functions
 */
uint8_t pci_enhanced_read_config_byte(uint8_t bus, uint8_t dev, 
                                      uint8_t func, uint8_t offset) {
    enhanced_state.total_calls++;
    
    if (enhanced_state.mechanism == 1) {
        return v86_safe_mech1_read_byte(bus, dev, func, offset);
    } else {
        /* Fall back to basic mechanism */
        return pci_read_config_byte(bus, dev, func, offset);
    }
}

uint8_t pci_enhanced_write_config_byte(uint8_t bus, uint8_t dev,
                                       uint8_t func, uint8_t offset,
                                       uint8_t value) {
    enhanced_state.total_calls++;
    
    if (enhanced_state.mechanism == 1) {
        return v86_safe_mech1_write_byte(bus, dev, func, offset, value);
    } else {
        /* Fall back to basic mechanism */
        return pci_write_config_byte(bus, dev, func, offset, value);
    }
}

uint16_t pci_enhanced_read_config_word(uint8_t bus, uint8_t dev,
                                       uint8_t func, uint8_t offset) {
    uint16_t value;
    
    enhanced_state.total_calls++;
    
    /* Check alignment */
    if (offset & 1) {
        LOG_ERROR("Unaligned word read at offset 0x%02X", offset);
        return 0xFFFF;
    }
    
    /* Use cache if available */
    if (enhanced_state.cache_enabled) {
        config_cache_entry_t* cache = get_cache_entry(bus, dev, func);
        if (cache && cache->valid) {
            value = cache->data[offset] | (cache->data[offset+1] << 8);
            return value;
        }
    }
    
    /* Read as two bytes */
    value = pci_enhanced_read_config_byte(bus, dev, func, offset);
    value |= (uint16_t)pci_enhanced_read_config_byte(bus, dev, func, offset+1) << 8;
    
    return value;
}

uint16_t pci_enhanced_write_config_word(uint8_t bus, uint8_t dev,
                                        uint8_t func, uint8_t offset,
                                        uint16_t value) {
    enhanced_state.total_calls++;
    
    /* Check alignment */
    if (offset & 1) {
        LOG_ERROR("Unaligned word write at offset 0x%02X", offset);
        return PCI_BAD_REGISTER_NUMBER;
    }
    
    /* Invalidate cache */
    if (enhanced_state.cache_enabled) {
        invalidate_cache(bus, dev, func);
    }
    
    /* Write as two bytes */
    pci_enhanced_write_config_byte(bus, dev, func, offset, value & 0xFF);
    pci_enhanced_write_config_byte(bus, dev, func, offset+1, (value >> 8) & 0xFF);
    
    return PCI_SUCCESSFUL;
}

uint32_t pci_enhanced_read_config_dword(uint8_t bus, uint8_t dev,
                                        uint8_t func, uint8_t offset) {
    uint32_t value;
    
    enhanced_state.total_calls++;
    
    /* Check alignment */
    if (offset & 3) {
        LOG_ERROR("Unaligned dword read at offset 0x%02X", offset);
        return 0xFFFFFFFF;
    }
    
    /* Use cache if available */
    if (enhanced_state.cache_enabled) {
        config_cache_entry_t* cache = get_cache_entry(bus, dev, func);
        if (cache && cache->valid) {
            value = cache->data[offset] |
                   (cache->data[offset+1] << 8) |
                   (cache->data[offset+2] << 16) |
                   (cache->data[offset+3] << 24);
            return value;
        }
    }
    
    /* Read as two words */
    value = pci_enhanced_read_config_word(bus, dev, func, offset);
    value |= (uint32_t)pci_enhanced_read_config_word(bus, dev, func, offset+2) << 16;
    
    return value;
}

uint32_t pci_enhanced_write_config_dword(uint8_t bus, uint8_t dev,
                                         uint8_t func, uint8_t offset,
                                         uint32_t value) {
    enhanced_state.total_calls++;
    
    /* Check alignment */
    if (offset & 3) {
        LOG_ERROR("Unaligned dword write at offset 0x%02X", offset);
        return PCI_BAD_REGISTER_NUMBER;
    }
    
    /* Invalidate cache */
    if (enhanced_state.cache_enabled) {
        invalidate_cache(bus, dev, func);
    }
    
    /* Write as two words */
    pci_enhanced_write_config_word(bus, dev, func, offset, value & 0xFFFF);
    pci_enhanced_write_config_word(bus, dev, func, offset+2, (value >> 16) & 0xFFFF);
    
    return PCI_SUCCESSFUL;
}