Unified System Testbench Methodology
===================================

Experiments in SystemVerilog TB.

GIT
---

```
>pwd
/home/igor/prj/github/utm/utm
>git init
>git remote add origin https://github.com/curoles/utm.git
>git pull origin master
```

