# RTL codes in Verilog

* Simulated and synthesized in Xilinx Vivado

# List

* [Flip-Flops](https://github.com/TheSuryaTeja/RTL-Design/tree/master/Flip-Flops)

    * [SR Flip-Flop](https://github.com/TheSuryaTeja/RTL-Design/tree/master/Flip-Flops/SR_FLIP_FLOP)

    * [JK Flip-Flop](https://github.com/TheSuryaTeja/RTL-Design/tree/master/Flip-Flops/JK_FLIP_FLOP)

    * [T Flip-Flop](https://github.com/TheSuryaTeja/RTL-Design/tree/master/Flip-Flops/T_FLIP_FLOP)

    * [D Flip-Flop](https://github.com/TheSuryaTeja/RTL-Design/tree/master/Flip-Flops/D_FLIP_FLOP)



* [ 4-bit Asynchronous Counter ](https://github.com/TheSuryaTeja/RTL-Design/tree/master/4-bit_Asynchronous_counter)

* [ 4-bit BCD Adder ](https://github.com/TheSuryaTeja/RTL-Design/tree/master/4-bit_BCD_Adder)

* [ 4-bit Magnitude Comparator ](https://github.com/TheSuryaTeja/RTL-Design/tree/master/4-bit_magnitude_Comparator)

* [ LIFO Buffer System ](https://github.com/TheSuryaTeja/RTL-Design/tree/master/LIFO)

* [ PWM Generator ](https://github.com/TheSuryaTeja/RTL-Design/tree/master/PWM_generator)

* [ 8-bit ALU with signed operations ](https://github.com/TheSuryaTeja/RTL-Design/tree/master/8-bit_ALU)

* [ Traffic Light System with FSM ](https://github.com/TheSuryaTeja/RTL-Design/tree/master/Traffic_light_FSM)

* [ Pattern detection with FSM (4-bit)](https://github.com/TheSuryaTeja/RTL-Design/tree/master/Pattern_Detector)

* [ Generic FSM for 4-bit pattern detection ](https://github.com/TheSuryaTeja/RTL-Design/tree/master/Generic_FSM)

* [ Generic Pattern detection without FSM ](https://github.com/TheSuryaTeja/RTL-Design/tree/master/Generic_Pattern_Detection)

* [ Xilinx Bram IP with serial data addition ](https://github.com/TheSuryaTeja/RTL-Design/tree/master/Bram)

## Author
* Surya Teja 
* Mail - **heysuryateja@gmail.com**
* Connect on [Linkedin](https://www.linkedin.com/in/suryateja2000/)
