s1(23Sep2022:16:25:41):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s2(23Sep2022:16:25:45):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog1 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog1 
s3(23Sep2022:16:25:49):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog2 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog2 
s4(23Sep2022:16:25:51):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog3 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog3 
s5(23Sep2022:16:26:03):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog4 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog4 +rdcycle=1 
s6(23Sep2022:16:26:39):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog1 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog1 
s7(23Sep2022:16:27:13):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog1 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog1 
s8(23Sep2022:16:27:15):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog2 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog2 
s9(23Sep2022:16:27:29):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog3 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog3 
s10(23Sep2022:16:31:01):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog2 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog2 
s11(23Sep2022:16:31:04):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog3 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog3 
s12(23Sep2022:16:32:40):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s13(23Sep2022:16:32:42):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog2 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog2 
s14(23Sep2022:16:32:45):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog1 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog1 
s15(23Sep2022:16:32:48):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog3 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog3 
