1
 
****************************************
Report : area
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Mon Nov 29 23:02:57 2021
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                           90
Number of nets:                          1872
Number of cells:                         1730
Number of combinational cells:           1379
Number of sequential cells:               351
Number of macros/black boxes:               0
Number of buf/inv:                        547
Number of references:                      46

Combinational area:              11321.280247
Buf/Inv area:                     2442.240097
Noncombinational area:            8487.359873
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 19808.640120
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Mon Nov 29 23:02:57 2021
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
FPALU                                  2.16e-03 2.24e-02 2.41e+04 2.46e-02 100.0
1
 
****************************************
Report : design
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Mon Nov 29 23:02:57 2021
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Mon Nov 29 23:02:57 2021
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
   mo - map_only
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
DP_OP_155J1_125_6824_U3   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U4   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U5   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U6   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U7   CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U11  CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U12  CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U13  CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U14  CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U28  CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U29  CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U30  CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U31  CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
DP_OP_155J1_125_6824_U32  ADDHXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 mo, r
U790                      CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U791                      CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U792                      CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U793                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U794                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U795                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U796                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U797                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U798                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U799                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U800                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U801                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U802                      NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U803                      NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U804                      NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U805                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U806                      OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U807                      AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U808                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U809                      OR3X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U810                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U811                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U812                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U813                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U814                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U815                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U816                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U817                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U818                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U819                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U820                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U821                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U822                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U823                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U824                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U825                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U826                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U827                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U828                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U829                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U830                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U831                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U832                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U833                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U834                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U835                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U836                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U837                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U838                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U839                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U840                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U841                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U842                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U843                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U844                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U845                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U846                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U847                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U848                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U849                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U850                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U851                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U852                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U853                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U854                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U855                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U856                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U857                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U858                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U859                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U860                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U861                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U862                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U863                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U864                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U865                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U866                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U867                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U868                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U869                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U870                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U871                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U872                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U873                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U874                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U875                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U876                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U877                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U878                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U879                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U880                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U881                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U882                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U883                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U884                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U885                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U886                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U887                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U888                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U889                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U890                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U891                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U892                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U893                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U894                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U895                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U896                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U897                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U898                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U899                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U900                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U901                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U902                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U903                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U904                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U905                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U906                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U907                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U908                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U909                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U910                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U911                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U912                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U913                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U914                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U915                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U916                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U917                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U918                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U919                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U920                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U921                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U922                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U923                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U924                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U925                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U926                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U927                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U928                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U929                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U930                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U931                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U932                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U933                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U934                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U935                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U936                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U937                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U938                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U939                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U940                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U941                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U942                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U943                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U944                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U945                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U946                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U947                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U948                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U949                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U950                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U951                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U952                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U953                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U954                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U955                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U956                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U957                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U958                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U959                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U960                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U961                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U962                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U963                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U964                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U965                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U966                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U967                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U968                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U969                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U970                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U971                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U972                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U973                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U974                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U975                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U976                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U977                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U978                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U979                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U980                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U981                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U982                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U983                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U984                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U985                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U986                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U987                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U988                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U989                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U990                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U991                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U992                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U993                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U994                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U995                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U996                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U997                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U998                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U999                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1000                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1001                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1002                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1003                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1004                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1005                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1006                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1007                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1008                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1009                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1010                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1011                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1012                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1013                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1014                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1015                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1016                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1017                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1018                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1019                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1020                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1021                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1022                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1023                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1024                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1025                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1026                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1027                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1028                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1029                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1030                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1031                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1032                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1033                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1034                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1035                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1036                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1037                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1038                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1039                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1040                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1041                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1042                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1043                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1044                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1045                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1046                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1047                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1048                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1049                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1050                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1051                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1052                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1053                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1054                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1055                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1056                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1057                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1058                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1059                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1060                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1061                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1062                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1063                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1064                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1065                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1066                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1067                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1068                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1069                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1070                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1071                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1072                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1073                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1074                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1075                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1076                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1077                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1078                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1079                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1080                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1081                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1082                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1083                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1084                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1085                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1086                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1087                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1088                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1089                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1090                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1091                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1092                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1093                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1094                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1095                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1096                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1097                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1098                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1099                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1100                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1101                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1102                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1103                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1104                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1105                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1106                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1107                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1108                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1109                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1110                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1111                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1112                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1113                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1114                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1115                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1116                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1117                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1118                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1119                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1120                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1121                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1122                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1123                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1124                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1125                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1126                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1127                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1128                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1129                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1130                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1131                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1132                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1133                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1134                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1135                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1136                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1137                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1138                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1139                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1140                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1141                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1142                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1143                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1144                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1145                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1146                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1147                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1148                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1149                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1150                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1151                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1152                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1153                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1154                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1155                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1156                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1157                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1158                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1159                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1160                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1161                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1162                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1163                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1164                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1165                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1166                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1167                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1168                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1169                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1170                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1171                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1172                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1173                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1174                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1175                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1176                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1177                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1178                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1179                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1180                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1181                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1182                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1183                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1184                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1185                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1186                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1187                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1188                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1189                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1190                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1191                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1192                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1193                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1194                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1195                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1196                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1197                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1198                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1199                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1200                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1201                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1202                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1203                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1204                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1205                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1206                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1207                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1208                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1209                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1210                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1211                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1212                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1213                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1214                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1215                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1216                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1217                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1218                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1219                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1220                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1221                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1222                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1223                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1224                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1225                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1226                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1227                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1228                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1229                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1230                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1231                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1232                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1233                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1234                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1235                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1236                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1237                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1238                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1239                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1240                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1241                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1242                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1243                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1244                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1245                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1246                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1247                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1248                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1249                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1250                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1251                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1252                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1253                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1254                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1255                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1256                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1257                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1258                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1259                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1260                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1261                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1262                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1263                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1264                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1265                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1266                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1267                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1268                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1269                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1270                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1271                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1272                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1273                     NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1274                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1275                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1276                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1277                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1278                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1279                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1280                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1281                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1282                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1283                     OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1284                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1285                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1286                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1287                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1288                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1289                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1290                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1291                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1292                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1293                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1294                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1295                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1296                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1297                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1298                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1299                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1300                     AND3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1301                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1302                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1303                     AND3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1304                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1305                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1306                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1307                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1308                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1309                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1310                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1311                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1312                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1313                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1314                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1315                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1316                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1317                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1318                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1319                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1320                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1321                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1322                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1323                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1324                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1325                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1326                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1327                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1328                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1329                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1330                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1331                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1332                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1333                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1334                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1335                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1336                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1337                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1338                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1339                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1340                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1341                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1342                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1343                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1344                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1345                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1346                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1347                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1348                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1349                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1350                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1351                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1352                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1353                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1354                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1355                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1356                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1357                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1358                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1359                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1360                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1361                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1362                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1363                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1364                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1365                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1366                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1367                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1368                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1369                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1370                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1371                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1372                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1373                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1374                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1375                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1376                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1377                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1378                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1379                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1380                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1381                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1382                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1383                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1384                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1385                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1386                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1387                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1388                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1389                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1390                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1391                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1392                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1393                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1394                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1395                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1396                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1397                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1398                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1399                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1400                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1401                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1402                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1403                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1404                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1405                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1406                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1407                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1408                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1409                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1410                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1411                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1412                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1413                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1414                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1415                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1416                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1417                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1418                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1419                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1420                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1421                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1422                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1423                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1424                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1425                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1426                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1427                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1428                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1429                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1430                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1431                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1432                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1433                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1434                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1435                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1436                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1437                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1438                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1439                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1440                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1441                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1442                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1443                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1444                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1445                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1446                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1447                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1448                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1449                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1450                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1451                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1452                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1453                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1454                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1455                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1456                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1457                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1458                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1459                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1460                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1461                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1462                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1463                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1464                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1465                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1466                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1467                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1468                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1469                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1470                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1471                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U1472                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1473                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1474                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1475                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1476                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1477                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1478                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1479                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1480                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1481                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1482                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1483                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1484                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1485                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1486                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1487                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1488                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1489                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1490                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1491                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1492                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1493                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1494                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1495                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1496                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1497                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1498                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1499                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1500                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1501                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1502                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1503                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1504                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1505                     AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1506                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1507                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1508                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1509                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1510                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1511                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1512                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1513                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1514                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1515                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1516                     AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1517                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1518                     OAI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1519                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1520                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1521                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1522                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1523                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1524                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1525                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1526                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1527                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1528                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1529                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1530                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1531                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1532                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1533                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1534                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1535                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1536                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1537                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1538                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1539                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1540                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1541                     AOI31XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1542                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1543                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1544                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1545                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1546                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1547                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1548                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1549                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1550                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1551                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1552                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1553                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1554                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1555                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1556                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1557                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1558                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1559                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1560                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1561                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1562                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1563                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1564                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1565                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1566                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1567                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1568                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1569                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1570                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1571                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1572                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1573                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1574                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1575                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1576                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1577                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1578                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1579                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1580                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1581                     OR4X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1582                     OR4X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1583                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1584                     NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1585                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1586                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1587                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1588                     NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1589                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1590                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1591                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1592                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1593                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1594                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1595                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1596                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1597                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1598                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1599                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1600                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1601                     NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1602                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1603                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1604                     NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1605                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1606                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1607                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1608                     OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1609                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1610                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1611                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1612                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1613                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1614                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1615                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1616                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1617                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1618                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1619                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1620                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1621                     OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1622                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1623                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1624                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1625                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1626                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1627                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1628                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1629                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1630                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1631                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1632                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1633                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1634                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1635                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1636                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1637                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1638                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1639                     OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1640                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1641                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1642                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1643                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1644                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1645                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1646                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1647                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1648                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1649                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1650                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1651                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1652                     OAI31X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1653                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1654                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1655                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1656                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1657                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1658                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1659                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1660                     NAND4BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1661                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1662                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1663                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1664                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1665                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1666                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1667                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1668                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1669                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1670                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1671                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1672                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1673                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1674                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1675                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1676                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1677                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1678                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1679                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1680                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1681                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1682                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1683                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1684                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1685                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1686                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1687                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1688                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1689                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1690                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1691                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1692                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1693                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1694                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1695                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1696                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1697                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1698                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1699                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1700                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1701                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1702                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1703                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1704                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1705                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1706                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1707                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1708                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1709                     OAI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1710                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1711                     OA22X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1712                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1713                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1714                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1715                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1716                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1717                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1718                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1719                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1720                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1721                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1722                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1723                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1724                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1725                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1726                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1727                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1728                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1729                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1730                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1731                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1732                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1733                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1734                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1735                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1736                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1737                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1738                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1739                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1740                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1741                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1742                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1743                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1744                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1745                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1746                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1747                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1748                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1749                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1750                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1751                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1752                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1753                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1754                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1755                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1756                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1757                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1758                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1759                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1760                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1761                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1762                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1763                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1764                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1765                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1766                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1767                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1768                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1769                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1770                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1771                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1772                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1773                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1774                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1775                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1776                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1777                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1778                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1779                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1780                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1781                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1782                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1783                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1784                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1785                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1786                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1787                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1788                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1789                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1790                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1791                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1792                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1793                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1794                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1795                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1796                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1797                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1798                     NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1799                     NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1800                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1801                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1802                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1803                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1804                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1805                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1806                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1807                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1808                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1809                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1810                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1811                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1812                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1813                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1814                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1815                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1816                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1817                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1818                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1819                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1820                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1821                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1822                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1823                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1824                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1825                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1826                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1827                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1828                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1829                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1830                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1831                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1832                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1833                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1834                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1835                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1836                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1837                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1838                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1839                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1840                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1841                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1842                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1843                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1844                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1845                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1846                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1847                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1848                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1849                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1850                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1851                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1852                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1853                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1854                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1855                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1856                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1857                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1858                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1859                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1860                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1861                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1862                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1863                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1864                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1865                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1866                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1867                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1868                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1869                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1870                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1871                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1872                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1873                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1874                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1875                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1876                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1877                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1878                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1879                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1880                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1881                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1882                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1883                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1884                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1885                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1886                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1887                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1888                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1889                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1890                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1891                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1892                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1893                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1894                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1895                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1896                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1897                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1898                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1899                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1900                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1901                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1902                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1903                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1904                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1905                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1906                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1907                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1908                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1909                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1910                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1911                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1912                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1913                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1914                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1915                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1916                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1917                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1918                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1919                     OA21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1920                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1921                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1922                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1923                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1924                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1925                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1926                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1927                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1928                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1929                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1930                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1931                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1932                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1933                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1934                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1935                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1936                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1937                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1938                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1939                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1940                     NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1941                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1942                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1943                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1944                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1945                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1946                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1947                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1948                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1949                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1950                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1951                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1952                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1953                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1954                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1955                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1956                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1957                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1958                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1959                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1960                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1961                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1962                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1963                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1964                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1965                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1966                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1967                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1968                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1969                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1970                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1971                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1972                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1973                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1974                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1975                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1976                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1977                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1978                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1979                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1980                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1981                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1982                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1983                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1984                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1985                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1986                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1987                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1988                     AOI211XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1989                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1990                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1991                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1992                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1993                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1994                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1995                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1996                     AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1997                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1998                     OAI222X1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1999                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2000                     OAI222X1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2001                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2002                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2003                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2004                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2005                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2006                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2007                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2008                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2009                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2010                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2011                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2012                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2013                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2014                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2015                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2016                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2017                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2018                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2019                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2020                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2021                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2022                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2023                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2024                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2025                     AO21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2026                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2027                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2028                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2029                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2030                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2031                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2032                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2033                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2034                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2035                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2036                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2037                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2038                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2039                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2040                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2041                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2042                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2043                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2044                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2045                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2046                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2047                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2048                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2049                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2050                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2051                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2052                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2053                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2054                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2055                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2056                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2057                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2058                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2059                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2060                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2061                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2062                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2063                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2064                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2065                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2066                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2067                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2068                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2069                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2070                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2071                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2072                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2073                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2074                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2075                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2076                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2077                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2078                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2079                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2080                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2081                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2082                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2083                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2084                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2085                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2086                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2087                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2088                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2089                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2090                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2091                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2092                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2093                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2094                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2095                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2096                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2097                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2098                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2099                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2100                     AOI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2101                     OAI221XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2102                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2103                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2104                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2105                     CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U2106                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2107                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2108                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2109                     AO22XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
intadd_0_U2               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U3               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U4               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U5               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U6               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U7               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U8               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U9               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U10              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U11              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U12              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U13              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U14              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U15              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_0_U16              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U2               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U3               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U4               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U5               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U6               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U7               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U8               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U9               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U10              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U11              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U12              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U13              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_1_U14              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U2               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U3               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U4               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U5               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U6               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U7               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U8               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U9               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U10              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U11              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U12              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U13              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_2_U14              CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_3_U2               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_3_U3               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_3_U4               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
intadd_3_U5               CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 mo, r
s2_addsubn_r_reg          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_0_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_1_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_2_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_3_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_4_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_5_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_6_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_7_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_8_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_9_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_10_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_11_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_12_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_13_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_14_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_15_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_16_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_17_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_18_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_19_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_20_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_21_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_22_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_23_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_24_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_25_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_26_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_27_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_28_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_29_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_30_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_31_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_32_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_33_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_34_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_35_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_36_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_37_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_38_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_39_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_40_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_41_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_42_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_43_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_44_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_45_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_46_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_47_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_48_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_49_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_50_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_51_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_52_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_53_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_54_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_55_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_56_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_57_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_58_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_59_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_60_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_61_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_62_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_63_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_64_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_65_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_66_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_67_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_68_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_69_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_70_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_pp_r_reg_71_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_s_r_reg_0_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_s_r_reg_1_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_s_r_reg_2_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_s_r_reg_3_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_br4_s_r_reg_4_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_gte_eb_r_reg        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_0_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_1_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_2_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_3_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_4_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_ea_sub_eb_abs_r_reg_5_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_expa_r_reg_0_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_expa_r_reg_1_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_expa_r_reg_2_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_expa_r_reg_3_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_expa_r_reg_4_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_expa_r_reg_5_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_expb_r_reg_0_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_expb_r_reg_1_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_expb_r_reg_2_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_expb_r_reg_3_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_expb_r_reg_4_          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
s2_expb_r_reg_5_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_0_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_1_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_2_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_3_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_4_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_5_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_6_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_7_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_8_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_9_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_10_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_11_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_12_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_13_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_14_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_15_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_16_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_17_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_18_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_19_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_20_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_lhs_r_reg_21_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_0_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_1_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_2_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_3_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_4_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_5_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_6_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_7_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_8_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_9_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_10_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_11_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_12_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_13_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_14_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_15_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_16_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_17_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_18_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_19_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_20_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_mmux_rhs_r_reg_21_     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_opcode_r_reg_0_        DFFXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 n
s2_opcode_r_reg_1_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s2_sa_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_addsubn_r_reg          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ea_gte_eb_r_reg        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expa_r_reg_0_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expa_r_reg_1_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expa_r_reg_2_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expa_r_reg_3_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expa_r_reg_4_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expa_r_reg_5_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expb_r_reg_0_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expb_r_reg_1_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expb_r_reg_2_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expb_r_reg_3_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expb_r_reg_4_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_expb_r_reg_5_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_0_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_1_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_2_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_3_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_4_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_5_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_6_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_7_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_8_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_9_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_10_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_11_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_12_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_13_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_14_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_15_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_16_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_17_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_18_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_19_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_20_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_lhs_r_reg_21_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_mmux_y_reg_0_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_1_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_2_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_3_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_4_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_5_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_6_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_7_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_8_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_9_          TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_10_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_11_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_12_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_13_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_14_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_15_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_16_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_17_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_18_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_19_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_20_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_21_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_mmux_y_reg_22_         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
s3_opcode_r_reg_0_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_opcode_r_reg_1_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_0_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_1_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_2_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_3_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_4_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_5_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_6_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_7_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_8_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_9_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_10_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_11_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_12_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_13_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_14_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_15_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_16_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_17_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps0_r_reg_18_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_0_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_1_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_2_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_3_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_4_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_5_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_6_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_7_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_8_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_9_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_10_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_11_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_12_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_13_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_14_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_ps1_r_reg_15_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_0_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_1_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_2_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_3_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_4_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_5_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_6_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_7_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_8_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_9_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_10_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_11_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_12_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_13_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_14_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_15_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_16_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_17_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_18_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_19_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_20_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_21_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_rhs_r_reg_22_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_s2_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s3_sa_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_addsubn_r_reg          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_gte_eb_r_reg        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_0_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_1_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_2_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_3_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_4_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_ea_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_0_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_1_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_2_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_3_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_4_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_eb_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_0_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_1_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_2_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_3_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_4_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_5_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_6_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_7_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_8_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_9_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_10_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_11_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_12_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_13_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_14_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_15_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_16_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_17_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_18_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_19_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_20_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_21_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_many_r_reg_22_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_opcode_r_reg_0_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_opcode_r_reg_1_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s4_sa_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_addsubn_r_reg          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_gte_eb_r_reg        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_0_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_1_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_2_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_3_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_4_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_ea_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_0_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_1_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_2_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_3_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_4_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_eb_r_reg_5_            DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_lzd_r_reg_0_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_lzd_r_reg_1_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_lzd_r_reg_2_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_lzd_r_reg_3_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_lzd_r_reg_4_           DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_0_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_1_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_2_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_3_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_4_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_5_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_6_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_7_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_8_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_9_          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_10_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_11_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_12_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_13_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_14_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_15_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_16_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_17_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_18_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_19_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_20_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_21_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_many_r_reg_22_         DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_opcode_r_reg_0_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_opcode_r_reg_1_        DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_sa_r_reg               DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
s5_sign_final_reg         TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
--------------------------------------------------------------------------------
Total 1730 cells                                          19808.640120
1
 
****************************************
Report : port
        -verbose
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Mon Nov 29 23:02:57 2021
****************************************



Attributes:
    d - dont_touch_network
    i - ideal_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000    1.02    0.00   --         d, i
din_uni_a_exp[0]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_exp[1]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_exp[2]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_exp[3]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_exp[4]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_exp[5]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[0]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[1]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[2]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[3]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[4]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[5]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[6]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[7]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[8]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[9]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[10]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[11]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[12]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[13]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[14]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[15]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[16]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[17]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[18]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[19]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[20]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_man_dn[21]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_a_sgn  in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[0]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[1]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[2]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[3]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[4]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_exp[5]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[0]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[1]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[2]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[3]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[4]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[5]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[6]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[7]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[8]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[9]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[10]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[11]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[12]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[13]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[14]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[15]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[16]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[17]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[18]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[19]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[20]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_man_dn[21]
               in      0.0000   0.0000    1.02    0.00   --         
din_uni_b_sgn  in      0.0000   0.0000    1.02    0.00   --         
opcode[0]      in      0.0000   0.0000    1.02    0.00   --         
opcode[1]      in      0.0000   0.0000    1.02    0.00   --         
dout_uni_y_exp[0]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_exp[1]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_exp[2]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_exp[3]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_exp[4]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_exp[5]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[0]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[1]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[2]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[3]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[4]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[5]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[6]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[7]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[8]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[9]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[10]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[11]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[12]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[13]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[14]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[15]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[16]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[17]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[18]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[19]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[20]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_man_dn[21]
               out     0.0100   0.0000   --      --      --         
dout_uni_y_sgn out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
din_uni_a_exp[0]
                   1      --              --              --        -- 
din_uni_a_exp[1]
                   1      --              --              --        -- 
din_uni_a_exp[2]
                   1      --              --              --        -- 
din_uni_a_exp[3]
                   1      --              --              --        -- 
din_uni_a_exp[4]
                   1      --              --              --        -- 
din_uni_a_exp[5]
                   1      --              --              --        -- 
din_uni_a_man_dn[0]
                   1      --              --              --        -- 
din_uni_a_man_dn[1]
                   1      --              --              --        -- 
din_uni_a_man_dn[2]
                   1      --              --              --        -- 
din_uni_a_man_dn[3]
                   1      --              --              --        -- 
din_uni_a_man_dn[4]
                   1      --              --              --        -- 
din_uni_a_man_dn[5]
                   1      --              --              --        -- 
din_uni_a_man_dn[6]
                   1      --              --              --        -- 
din_uni_a_man_dn[7]
                   1      --              --              --        -- 
din_uni_a_man_dn[8]
                   1      --              --              --        -- 
din_uni_a_man_dn[9]
                   1      --              --              --        -- 
din_uni_a_man_dn[10]
                   1      --              --              --        -- 
din_uni_a_man_dn[11]
                   1      --              --              --        -- 
din_uni_a_man_dn[12]
                   1      --              --              --        -- 
din_uni_a_man_dn[13]
                   1      --              --              --        -- 
din_uni_a_man_dn[14]
                   1      --              --              --        -- 
din_uni_a_man_dn[15]
                   1      --              --              --        -- 
din_uni_a_man_dn[16]
                   1      --              --              --        -- 
din_uni_a_man_dn[17]
                   1      --              --              --        -- 
din_uni_a_man_dn[18]
                   1      --              --              --        -- 
din_uni_a_man_dn[19]
                   1      --              --              --        -- 
din_uni_a_man_dn[20]
                   1      --              --              --        -- 
din_uni_a_man_dn[21]
                   1      --              --              --        -- 
din_uni_a_sgn      1      --              --              --        -- 
din_uni_b_exp[0]
                   1      --              --              --        -- 
din_uni_b_exp[1]
                   1      --              --              --        -- 
din_uni_b_exp[2]
                   1      --              --              --        -- 
din_uni_b_exp[3]
                   1      --              --              --        -- 
din_uni_b_exp[4]
                   1      --              --              --        -- 
din_uni_b_exp[5]
                   1      --              --              --        -- 
din_uni_b_man_dn[0]
                   1      --              --              --        -- 
din_uni_b_man_dn[1]
                   1      --              --              --        -- 
din_uni_b_man_dn[2]
                   1      --              --              --        -- 
din_uni_b_man_dn[3]
                   1      --              --              --        -- 
din_uni_b_man_dn[4]
                   1      --              --              --        -- 
din_uni_b_man_dn[5]
                   1      --              --              --        -- 
din_uni_b_man_dn[6]
                   1      --              --              --        -- 
din_uni_b_man_dn[7]
                   1      --              --              --        -- 
din_uni_b_man_dn[8]
                   1      --              --              --        -- 
din_uni_b_man_dn[9]
                   1      --              --              --        -- 
din_uni_b_man_dn[10]
                   1      --              --              --        -- 
din_uni_b_man_dn[11]
                   1      --              --              --        -- 
din_uni_b_man_dn[12]
                   1      --              --              --        -- 
din_uni_b_man_dn[13]
                   1      --              --              --        -- 
din_uni_b_man_dn[14]
                   1      --              --              --        -- 
din_uni_b_man_dn[15]
                   1      --              --              --        -- 
din_uni_b_man_dn[16]
                   1      --              --              --        -- 
din_uni_b_man_dn[17]
                   1      --              --              --        -- 
din_uni_b_man_dn[18]
                   1      --              --              --        -- 
din_uni_b_man_dn[19]
                   1      --              --              --        -- 
din_uni_b_man_dn[20]
                   1      --              --              --        -- 
din_uni_b_man_dn[21]
                   1      --              --              --        -- 
din_uni_b_sgn      1      --              --              --        -- 
opcode[0]          1      --              --              --        -- 
opcode[1]          1      --              --              --        -- 
dout_uni_y_exp[0]
                   1      --              --              --        -- 
dout_uni_y_exp[1]
                   1      --              --              --        -- 
dout_uni_y_exp[2]
                   1      --              --              --        -- 
dout_uni_y_exp[3]
                   1      --              --              --        -- 
dout_uni_y_exp[4]
                   1      --              --              --        -- 
dout_uni_y_exp[5]
                   1      --              --              --        -- 
dout_uni_y_man_dn[0]
                   1      --              --              --        -- 
dout_uni_y_man_dn[1]
                   1      --              --              --        -- 
dout_uni_y_man_dn[2]
                   1      --              --              --        -- 
dout_uni_y_man_dn[3]
                   1      --              --              --        -- 
dout_uni_y_man_dn[4]
                   1      --              --              --        -- 
dout_uni_y_man_dn[5]
                   1      --              --              --        -- 
dout_uni_y_man_dn[6]
                   1      --              --              --        -- 
dout_uni_y_man_dn[7]
                   1      --              --              --        -- 
dout_uni_y_man_dn[8]
                   1      --              --              --        -- 
dout_uni_y_man_dn[9]
                   1      --              --              --        -- 
dout_uni_y_man_dn[10]
                   1      --              --              --        -- 
dout_uni_y_man_dn[11]
                   1      --              --              --        -- 
dout_uni_y_man_dn[12]
                   1      --              --              --        -- 
dout_uni_y_man_dn[13]
                   1      --              --              --        -- 
dout_uni_y_man_dn[14]
                   1      --              --              --        -- 
dout_uni_y_man_dn[15]
                   1      --              --              --        -- 
dout_uni_y_man_dn[16]
                   1      --              --              --        -- 
dout_uni_y_man_dn[17]
                   1      --              --              --        -- 
dout_uni_y_man_dn[18]
                   1      --              --              --        -- 
dout_uni_y_man_dn[19]
                   1      --              --              --        -- 
dout_uni_y_man_dn[20]
                   1      --              --              --        -- 
dout_uni_y_man_dn[21]
                   1      --              --              --        -- 
dout_uni_y_sgn
                   1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      4.00
din_uni_a_exp[0]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_exp[1]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_exp[2]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_exp[3]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_exp[4]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_exp[5]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[0]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[1]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[2]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[3]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[4]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[5]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[6]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[7]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[8]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[9]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[10]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[11]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[12]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[13]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[14]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[15]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[16]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[17]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[18]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[19]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[20]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_man_dn[21]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_a_sgn
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[0]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[1]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[2]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[3]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[4]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_exp[5]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[0]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[1]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[2]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[3]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[4]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[5]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[6]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[7]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[8]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[9]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[10]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[11]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[12]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[13]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[14]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[15]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[16]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[17]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[18]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[19]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[20]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_man_dn[21]
              0.05    0.05    0.05    0.05  clk       4.00  
din_uni_b_sgn
              0.05    0.05    0.05    0.05  clk       4.00  
opcode[0]     0.05    0.05    0.05    0.05  clk       4.00  
opcode[1]     0.05    0.05    0.05    0.05  clk       4.00  


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[0]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[1]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[2]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[3]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[4]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_exp[5]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[0]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[1]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[2]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[3]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[4]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[5]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[6]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[7]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[8]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[9]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[10]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[11]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[12]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[13]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[14]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[15]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[16]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[17]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[18]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[19]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[20]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_man_dn[21]
             INVX1TS            INVX1TS              -- /  --     
din_uni_a_sgn
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[0]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[1]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[2]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[3]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[4]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_exp[5]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[0]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[1]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[2]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[3]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[4]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[5]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[6]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[7]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[8]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[9]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[10]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[11]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[12]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[13]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[14]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[15]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[16]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[17]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[18]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[19]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[20]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_man_dn[21]
             INVX1TS            INVX1TS              -- /  --     
din_uni_b_sgn
             INVX1TS            INVX1TS              -- /  --     
opcode[0]    INVX1TS            INVX1TS              -- /  --     
opcode[1]    INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[0]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[1]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[2]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[3]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[4]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_exp[5]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[0]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[1]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[2]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[3]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[4]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[5]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[6]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[7]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[8]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[9]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[10]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[11]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[12]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[13]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[14]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[15]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[16]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[17]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[18]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[19]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[20]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_man_dn[21]
              --      --     --      --     --      --     --     --        -- 
din_uni_a_sgn
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[0]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[1]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[2]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[3]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[4]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_exp[5]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[0]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[1]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[2]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[3]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[4]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[5]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[6]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[7]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[8]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[9]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[10]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[11]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[12]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[13]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[14]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[15]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[16]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[17]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[18]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[19]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[20]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_man_dn[21]
              --      --     --      --     --      --     --     --        -- 
din_uni_b_sgn
              --      --     --      --     --      --     --     --        -- 
opcode[0]     --      --     --      --     --      --     --     --        -- 
opcode[1]     --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
din_uni_a_exp[0]
              --      --      --      -- 
din_uni_a_exp[1]
              --      --      --      -- 
din_uni_a_exp[2]
              --      --      --      -- 
din_uni_a_exp[3]
              --      --      --      -- 
din_uni_a_exp[4]
              --      --      --      -- 
din_uni_a_exp[5]
              --      --      --      -- 
din_uni_a_man_dn[0]
              --      --      --      -- 
din_uni_a_man_dn[1]
              --      --      --      -- 
din_uni_a_man_dn[2]
              --      --      --      -- 
din_uni_a_man_dn[3]
              --      --      --      -- 
din_uni_a_man_dn[4]
              --      --      --      -- 
din_uni_a_man_dn[5]
              --      --      --      -- 
din_uni_a_man_dn[6]
              --      --      --      -- 
din_uni_a_man_dn[7]
              --      --      --      -- 
din_uni_a_man_dn[8]
              --      --      --      -- 
din_uni_a_man_dn[9]
              --      --      --      -- 
din_uni_a_man_dn[10]
              --      --      --      -- 
din_uni_a_man_dn[11]
              --      --      --      -- 
din_uni_a_man_dn[12]
              --      --      --      -- 
din_uni_a_man_dn[13]
              --      --      --      -- 
din_uni_a_man_dn[14]
              --      --      --      -- 
din_uni_a_man_dn[15]
              --      --      --      -- 
din_uni_a_man_dn[16]
              --      --      --      -- 
din_uni_a_man_dn[17]
              --      --      --      -- 
din_uni_a_man_dn[18]
              --      --      --      -- 
din_uni_a_man_dn[19]
              --      --      --      -- 
din_uni_a_man_dn[20]
              --      --      --      -- 
din_uni_a_man_dn[21]
              --      --      --      -- 
din_uni_a_sgn
              --      --      --      -- 
din_uni_b_exp[0]
              --      --      --      -- 
din_uni_b_exp[1]
              --      --      --      -- 
din_uni_b_exp[2]
              --      --      --      -- 
din_uni_b_exp[3]
              --      --      --      -- 
din_uni_b_exp[4]
              --      --      --      -- 
din_uni_b_exp[5]
              --      --      --      -- 
din_uni_b_man_dn[0]
              --      --      --      -- 
din_uni_b_man_dn[1]
              --      --      --      -- 
din_uni_b_man_dn[2]
              --      --      --      -- 
din_uni_b_man_dn[3]
              --      --      --      -- 
din_uni_b_man_dn[4]
              --      --      --      -- 
din_uni_b_man_dn[5]
              --      --      --      -- 
din_uni_b_man_dn[6]
              --      --      --      -- 
din_uni_b_man_dn[7]
              --      --      --      -- 
din_uni_b_man_dn[8]
              --      --      --      -- 
din_uni_b_man_dn[9]
              --      --      --      -- 
din_uni_b_man_dn[10]
              --      --      --      -- 
din_uni_b_man_dn[11]
              --      --      --      -- 
din_uni_b_man_dn[12]
              --      --      --      -- 
din_uni_b_man_dn[13]
              --      --      --      -- 
din_uni_b_man_dn[14]
              --      --      --      -- 
din_uni_b_man_dn[15]
              --      --      --      -- 
din_uni_b_man_dn[16]
              --      --      --      -- 
din_uni_b_man_dn[17]
              --      --      --      -- 
din_uni_b_man_dn[18]
              --      --      --      -- 
din_uni_b_man_dn[19]
              --      --      --      -- 
din_uni_b_man_dn[20]
              --      --      --      -- 
din_uni_b_man_dn[21]
              --      --      --      -- 
din_uni_b_sgn
              --      --      --      -- 
opcode[0]     --      --      --      -- 
opcode[1]     --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
dout_uni_y_exp[0]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_exp[1]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_exp[2]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_exp[3]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_exp[4]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_exp[5]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[0]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[1]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[2]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[3]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[4]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[5]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[6]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[7]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[8]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[9]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[10]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[11]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[12]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[13]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[14]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[15]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[16]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[17]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[18]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[19]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[20]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_man_dn[21]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_uni_y_sgn
              0.05    0.05    0.05    0.05  clk       0.00  

1
 
****************************************
Report : compile_options
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Mon Nov 29 23:02:57 2021
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
FPALU                                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Mon Nov 29 23:02:58 2021
****************************************


    Design: FPALU

    max_area               0.00
  - Current Area       19808.64
  ------------------------------
    Slack              -19808.64  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Mon Nov 29 23:02:58 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.98 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.46 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.46 f
  data arrival time                                   8.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.46
  -----------------------------------------------------------
  slack (MET)                                       381.20


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.98 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.46 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.46 f
  data arrival time                                   8.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.46
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.45 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.97 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.98 f
  intadd_0_U2/CO (CMPR32X2TS)              0.47       8.45 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.45 f
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.21


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.23 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.70 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.70 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.23 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.70 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.56 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.03 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.70 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.29 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.76 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.23 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.70 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.65 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.12 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.71 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.07 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.54 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.18 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.13 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.60 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.50 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (DFFQX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (DFFQX1TS)          0.70       0.70 f
  U1819/Y (AOI2BB1XLTS)                    0.44       1.14 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.82 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.30 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.77 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.24 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.72 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.19 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.66 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.14 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.61 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       6.08 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.55 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       7.02 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.49 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.96 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.44 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.44 f
  data arrival time                                   8.44

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.44
  -----------------------------------------------------------
  slack (MET)                                       381.22


1
