// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="adc_to_opfb,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.953000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.453000,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1291,HLS_SYN_LUT=3228,HLS_VERSION=2019_2_1}" *)

module adc_to_opfb (
        ap_clk,
        ap_rst_n,
        istream_data_TDATA,
        istream_data_TVALID,
        istream_data_TREADY,
        qstream_data_TDATA,
        qstream_data_TVALID,
        qstream_data_TREADY,
        lane_0_TDATA,
        lane_0_TVALID,
        lane_0_TREADY,
        lane_1_TDATA,
        lane_1_TVALID,
        lane_1_TREADY,
        lane_2_TDATA,
        lane_2_TVALID,
        lane_2_TREADY,
        lane_3_TDATA,
        lane_3_TVALID,
        lane_3_TREADY,
        lane_4_TDATA,
        lane_4_TVALID,
        lane_4_TREADY,
        lane_5_TDATA,
        lane_5_TVALID,
        lane_5_TREADY,
        lane_6_TDATA,
        lane_6_TVALID,
        lane_6_TREADY,
        lane_7_TDATA,
        lane_7_TVALID,
        lane_7_TREADY,
        lane_8_TDATA,
        lane_8_TVALID,
        lane_8_TREADY,
        lane_9_TDATA,
        lane_9_TVALID,
        lane_9_TREADY,
        lane_10_TDATA,
        lane_10_TVALID,
        lane_10_TREADY,
        lane_11_TDATA,
        lane_11_TVALID,
        lane_11_TREADY,
        lane_12_TDATA,
        lane_12_TVALID,
        lane_12_TREADY,
        lane_13_TDATA,
        lane_13_TVALID,
        lane_13_TREADY,
        lane_14_TDATA,
        lane_14_TVALID,
        lane_14_TREADY,
        lane_15_TDATA,
        lane_15_TVALID,
        lane_15_TREADY,
        lane_0_TLAST,
        lane_1_TLAST,
        lane_2_TLAST,
        lane_3_TLAST,
        lane_4_TLAST,
        lane_5_TLAST,
        lane_6_TLAST,
        lane_7_TLAST,
        lane_8_TLAST,
        lane_9_TLAST,
        lane_10_TLAST,
        lane_11_TLAST,
        lane_12_TLAST,
        lane_13_TLAST,
        lane_14_TLAST,
        lane_15_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst_n;
input  [127:0] istream_data_TDATA;
input   istream_data_TVALID;
output   istream_data_TREADY;
input  [127:0] qstream_data_TDATA;
input   qstream_data_TVALID;
output   qstream_data_TREADY;
output  [31:0] lane_0_TDATA;
output   lane_0_TVALID;
input   lane_0_TREADY;
output  [31:0] lane_1_TDATA;
output   lane_1_TVALID;
input   lane_1_TREADY;
output  [31:0] lane_2_TDATA;
output   lane_2_TVALID;
input   lane_2_TREADY;
output  [31:0] lane_3_TDATA;
output   lane_3_TVALID;
input   lane_3_TREADY;
output  [31:0] lane_4_TDATA;
output   lane_4_TVALID;
input   lane_4_TREADY;
output  [31:0] lane_5_TDATA;
output   lane_5_TVALID;
input   lane_5_TREADY;
output  [31:0] lane_6_TDATA;
output   lane_6_TVALID;
input   lane_6_TREADY;
output  [31:0] lane_7_TDATA;
output   lane_7_TVALID;
input   lane_7_TREADY;
output  [31:0] lane_8_TDATA;
output   lane_8_TVALID;
input   lane_8_TREADY;
output  [31:0] lane_9_TDATA;
output   lane_9_TVALID;
input   lane_9_TREADY;
output  [31:0] lane_10_TDATA;
output   lane_10_TVALID;
input   lane_10_TREADY;
output  [31:0] lane_11_TDATA;
output   lane_11_TVALID;
input   lane_11_TREADY;
output  [31:0] lane_12_TDATA;
output   lane_12_TVALID;
input   lane_12_TREADY;
output  [31:0] lane_13_TDATA;
output   lane_13_TVALID;
input   lane_13_TREADY;
output  [31:0] lane_14_TDATA;
output   lane_14_TVALID;
input   lane_14_TREADY;
output  [31:0] lane_15_TDATA;
output   lane_15_TVALID;
input   lane_15_TREADY;
output   lane_0_TLAST;
output   lane_1_TLAST;
output   lane_2_TLAST;
output   lane_3_TLAST;
output   lane_4_TLAST;
output   lane_5_TLAST;
output   lane_6_TLAST;
output   lane_7_TLAST;
output   lane_8_TLAST;
output   lane_9_TLAST;
output   lane_10_TLAST;
output   lane_11_TLAST;
output   lane_12_TLAST;
output   lane_13_TLAST;
output   lane_14_TLAST;
output   lane_15_TLAST;

reg istream_data_TREADY;
reg qstream_data_TREADY;

 reg    ap_rst_n_inv;
reg    istream_data_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    qstream_data_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_0_TDATA_blk_n;
reg    lane_0_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_1_TDATA_blk_n;
reg    lane_1_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_2_TDATA_blk_n;
reg    lane_2_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_3_TDATA_blk_n;
reg    lane_3_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_4_TDATA_blk_n;
reg    lane_4_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_5_TDATA_blk_n;
reg    lane_5_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_6_TDATA_blk_n;
reg    lane_6_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_7_TDATA_blk_n;
reg    lane_7_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_8_TDATA_blk_n;
reg    lane_8_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_9_TDATA_blk_n;
reg    lane_9_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_10_TDATA_blk_n;
reg    lane_10_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_11_TDATA_blk_n;
reg    lane_11_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_12_TDATA_blk_n;
reg    lane_12_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_13_TDATA_blk_n;
reg    lane_13_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_14_TDATA_blk_n;
reg    lane_14_TDATA_blk_n;
wire    call_ln85_process_lanes_fu_190_lane_15_TDATA_blk_n;
reg    lane_15_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    regslice_forward_lane_0_data_V_U_apdone_blk;
wire    regslice_forward_lane_1_data_V_U_apdone_blk;
wire    regslice_forward_lane_2_data_V_U_apdone_blk;
wire    regslice_forward_lane_3_data_V_U_apdone_blk;
wire    regslice_forward_lane_4_data_V_U_apdone_blk;
wire    regslice_forward_lane_5_data_V_U_apdone_blk;
wire    regslice_forward_lane_6_data_V_U_apdone_blk;
wire    regslice_forward_lane_7_data_V_U_apdone_blk;
wire    regslice_forward_lane_8_data_V_U_apdone_blk;
wire    regslice_forward_lane_9_data_V_U_apdone_blk;
wire    regslice_forward_lane_10_data_V_U_apdone_blk;
wire    regslice_forward_lane_11_data_V_U_apdone_blk;
wire    regslice_forward_lane_12_data_V_U_apdone_blk;
wire    regslice_forward_lane_13_data_V_U_apdone_blk;
wire    regslice_forward_lane_14_data_V_U_apdone_blk;
wire    regslice_forward_lane_15_data_V_U_apdone_blk;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    call_ln85_process_lanes_fu_190_ap_start;
wire    call_ln85_process_lanes_fu_190_ap_done;
wire    call_ln85_process_lanes_fu_190_ap_idle;
wire    call_ln85_process_lanes_fu_190_ap_ready;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_0_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_0_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_0_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_1_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_1_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_1_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_2_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_2_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_2_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_3_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_3_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_3_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_4_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_4_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_4_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_5_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_5_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_5_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_6_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_6_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_6_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_7_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_7_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_7_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_8_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_8_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_8_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_9_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_9_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_9_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_10_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_10_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_10_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_11_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_11_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_11_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_12_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_12_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_12_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_13_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_13_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_13_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_14_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_14_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_14_TREADY;
wire   [31:0] call_ln85_process_lanes_fu_190_lane_15_TDATA;
wire    call_ln85_process_lanes_fu_190_lane_15_TVALID;
wire    call_ln85_process_lanes_fu_190_lane_15_TREADY;
wire    call_ln85_process_lanes_fu_190_lane_0_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_1_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_2_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_3_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_4_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_5_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_6_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_7_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_8_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_9_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_10_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_11_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_12_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_13_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_14_TLAST;
wire    call_ln85_process_lanes_fu_190_lane_15_TLAST;
reg    call_ln85_process_lanes_fu_190_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call82;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call82;
reg    ap_block_pp0_stage0_11001_ignoreCallOp30;
wire    adc2iq_ret_adc2iq_fu_316_ap_ready;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read1;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read2;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read3;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read4;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read5;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read6;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read7;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read8;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read9;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read10;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read11;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read12;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read13;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read14;
wire   [15:0] adc2iq_ret_adc2iq_fu_316_p_read15;
wire   [31:0] adc2iq_ret_adc2iq_fu_316_ap_return_0;
wire   [31:0] adc2iq_ret_adc2iq_fu_316_ap_return_1;
wire   [31:0] adc2iq_ret_adc2iq_fu_316_ap_return_2;
wire   [31:0] adc2iq_ret_adc2iq_fu_316_ap_return_3;
wire   [31:0] adc2iq_ret_adc2iq_fu_316_ap_return_4;
wire   [31:0] adc2iq_ret_adc2iq_fu_316_ap_return_5;
wire   [31:0] adc2iq_ret_adc2iq_fu_316_ap_return_6;
wire   [31:0] adc2iq_ret_adc2iq_fu_316_ap_return_7;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_reverse_istream_data_U_apdone_blk;
wire   [127:0] istream_data_TDATA_int;
wire    istream_data_TVALID_int;
reg    istream_data_TREADY_int;
wire    regslice_reverse_istream_data_U_ack_in;
wire    regslice_reverse_qstream_data_U_apdone_blk;
wire   [127:0] qstream_data_TDATA_int;
wire    qstream_data_TVALID_int;
reg    qstream_data_TREADY_int;
wire    regslice_reverse_qstream_data_U_ack_in;
wire    lane_0_TREADY_int;
wire    regslice_forward_lane_0_data_V_U_vld_out;
wire    lane_1_TREADY_int;
wire    regslice_forward_lane_1_data_V_U_vld_out;
wire    lane_2_TREADY_int;
wire    regslice_forward_lane_2_data_V_U_vld_out;
wire    lane_3_TREADY_int;
wire    regslice_forward_lane_3_data_V_U_vld_out;
wire    lane_4_TREADY_int;
wire    regslice_forward_lane_4_data_V_U_vld_out;
wire    lane_5_TREADY_int;
wire    regslice_forward_lane_5_data_V_U_vld_out;
wire    lane_6_TREADY_int;
wire    regslice_forward_lane_6_data_V_U_vld_out;
wire    lane_7_TREADY_int;
wire    regslice_forward_lane_7_data_V_U_vld_out;
wire    lane_8_TREADY_int;
wire    regslice_forward_lane_8_data_V_U_vld_out;
wire    lane_9_TREADY_int;
wire    regslice_forward_lane_9_data_V_U_vld_out;
wire    lane_10_TREADY_int;
wire    regslice_forward_lane_10_data_V_U_vld_out;
wire    lane_11_TREADY_int;
wire    regslice_forward_lane_11_data_V_U_vld_out;
wire    lane_12_TREADY_int;
wire    regslice_forward_lane_12_data_V_U_vld_out;
wire    lane_13_TREADY_int;
wire    regslice_forward_lane_13_data_V_U_vld_out;
wire    lane_14_TREADY_int;
wire    regslice_forward_lane_14_data_V_U_vld_out;
wire    lane_15_TREADY_int;
wire    regslice_forward_lane_15_data_V_U_vld_out;
wire    regslice_forward_w1_lane_0_last_U_apdone_blk;
wire    regslice_forward_w1_lane_0_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_0_last_U_vld_out;
wire    regslice_forward_w1_lane_1_last_U_apdone_blk;
wire    regslice_forward_w1_lane_1_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_1_last_U_vld_out;
wire    regslice_forward_w1_lane_2_last_U_apdone_blk;
wire    regslice_forward_w1_lane_2_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_2_last_U_vld_out;
wire    regslice_forward_w1_lane_3_last_U_apdone_blk;
wire    regslice_forward_w1_lane_3_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_3_last_U_vld_out;
wire    regslice_forward_w1_lane_4_last_U_apdone_blk;
wire    regslice_forward_w1_lane_4_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_4_last_U_vld_out;
wire    regslice_forward_w1_lane_5_last_U_apdone_blk;
wire    regslice_forward_w1_lane_5_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_5_last_U_vld_out;
wire    regslice_forward_w1_lane_6_last_U_apdone_blk;
wire    regslice_forward_w1_lane_6_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_6_last_U_vld_out;
wire    regslice_forward_w1_lane_7_last_U_apdone_blk;
wire    regslice_forward_w1_lane_7_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_7_last_U_vld_out;
wire    regslice_forward_w1_lane_8_last_U_apdone_blk;
wire    regslice_forward_w1_lane_8_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_8_last_U_vld_out;
wire    regslice_forward_w1_lane_9_last_U_apdone_blk;
wire    regslice_forward_w1_lane_9_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_9_last_U_vld_out;
wire    regslice_forward_w1_lane_10_last_U_apdone_blk;
wire    regslice_forward_w1_lane_10_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_10_last_U_vld_out;
wire    regslice_forward_w1_lane_11_last_U_apdone_blk;
wire    regslice_forward_w1_lane_11_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_11_last_U_vld_out;
wire    regslice_forward_w1_lane_12_last_U_apdone_blk;
wire    regslice_forward_w1_lane_12_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_12_last_U_vld_out;
wire    regslice_forward_w1_lane_13_last_U_apdone_blk;
wire    regslice_forward_w1_lane_13_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_13_last_U_vld_out;
wire    regslice_forward_w1_lane_14_last_U_apdone_blk;
wire    regslice_forward_w1_lane_14_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_14_last_U_vld_out;
wire    regslice_forward_w1_lane_15_last_U_apdone_blk;
wire    regslice_forward_w1_lane_15_last_U_ack_in_dummy;
wire    regslice_forward_w1_lane_15_last_U_vld_out;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

process_lanes call_ln85_process_lanes_fu_190(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(call_ln85_process_lanes_fu_190_ap_start),
    .ap_done(call_ln85_process_lanes_fu_190_ap_done),
    .ap_idle(call_ln85_process_lanes_fu_190_ap_idle),
    .ap_ready(call_ln85_process_lanes_fu_190_ap_ready),
    .iqs_0_V_read(adc2iq_ret_adc2iq_fu_316_ap_return_0),
    .iqs_1_V_read(adc2iq_ret_adc2iq_fu_316_ap_return_1),
    .iqs_2_V_read(adc2iq_ret_adc2iq_fu_316_ap_return_2),
    .iqs_3_V_read(adc2iq_ret_adc2iq_fu_316_ap_return_3),
    .iqs_4_V_read(adc2iq_ret_adc2iq_fu_316_ap_return_4),
    .iqs_5_V_read(adc2iq_ret_adc2iq_fu_316_ap_return_5),
    .iqs_6_V_read(adc2iq_ret_adc2iq_fu_316_ap_return_6),
    .iqs_7_V_read(adc2iq_ret_adc2iq_fu_316_ap_return_7),
    .lane_0_TDATA(call_ln85_process_lanes_fu_190_lane_0_TDATA),
    .lane_0_TVALID(call_ln85_process_lanes_fu_190_lane_0_TVALID),
    .lane_0_TREADY(call_ln85_process_lanes_fu_190_lane_0_TREADY),
    .lane_1_TDATA(call_ln85_process_lanes_fu_190_lane_1_TDATA),
    .lane_1_TVALID(call_ln85_process_lanes_fu_190_lane_1_TVALID),
    .lane_1_TREADY(call_ln85_process_lanes_fu_190_lane_1_TREADY),
    .lane_2_TDATA(call_ln85_process_lanes_fu_190_lane_2_TDATA),
    .lane_2_TVALID(call_ln85_process_lanes_fu_190_lane_2_TVALID),
    .lane_2_TREADY(call_ln85_process_lanes_fu_190_lane_2_TREADY),
    .lane_3_TDATA(call_ln85_process_lanes_fu_190_lane_3_TDATA),
    .lane_3_TVALID(call_ln85_process_lanes_fu_190_lane_3_TVALID),
    .lane_3_TREADY(call_ln85_process_lanes_fu_190_lane_3_TREADY),
    .lane_4_TDATA(call_ln85_process_lanes_fu_190_lane_4_TDATA),
    .lane_4_TVALID(call_ln85_process_lanes_fu_190_lane_4_TVALID),
    .lane_4_TREADY(call_ln85_process_lanes_fu_190_lane_4_TREADY),
    .lane_5_TDATA(call_ln85_process_lanes_fu_190_lane_5_TDATA),
    .lane_5_TVALID(call_ln85_process_lanes_fu_190_lane_5_TVALID),
    .lane_5_TREADY(call_ln85_process_lanes_fu_190_lane_5_TREADY),
    .lane_6_TDATA(call_ln85_process_lanes_fu_190_lane_6_TDATA),
    .lane_6_TVALID(call_ln85_process_lanes_fu_190_lane_6_TVALID),
    .lane_6_TREADY(call_ln85_process_lanes_fu_190_lane_6_TREADY),
    .lane_7_TDATA(call_ln85_process_lanes_fu_190_lane_7_TDATA),
    .lane_7_TVALID(call_ln85_process_lanes_fu_190_lane_7_TVALID),
    .lane_7_TREADY(call_ln85_process_lanes_fu_190_lane_7_TREADY),
    .lane_8_TDATA(call_ln85_process_lanes_fu_190_lane_8_TDATA),
    .lane_8_TVALID(call_ln85_process_lanes_fu_190_lane_8_TVALID),
    .lane_8_TREADY(call_ln85_process_lanes_fu_190_lane_8_TREADY),
    .lane_9_TDATA(call_ln85_process_lanes_fu_190_lane_9_TDATA),
    .lane_9_TVALID(call_ln85_process_lanes_fu_190_lane_9_TVALID),
    .lane_9_TREADY(call_ln85_process_lanes_fu_190_lane_9_TREADY),
    .lane_10_TDATA(call_ln85_process_lanes_fu_190_lane_10_TDATA),
    .lane_10_TVALID(call_ln85_process_lanes_fu_190_lane_10_TVALID),
    .lane_10_TREADY(call_ln85_process_lanes_fu_190_lane_10_TREADY),
    .lane_11_TDATA(call_ln85_process_lanes_fu_190_lane_11_TDATA),
    .lane_11_TVALID(call_ln85_process_lanes_fu_190_lane_11_TVALID),
    .lane_11_TREADY(call_ln85_process_lanes_fu_190_lane_11_TREADY),
    .lane_12_TDATA(call_ln85_process_lanes_fu_190_lane_12_TDATA),
    .lane_12_TVALID(call_ln85_process_lanes_fu_190_lane_12_TVALID),
    .lane_12_TREADY(call_ln85_process_lanes_fu_190_lane_12_TREADY),
    .lane_13_TDATA(call_ln85_process_lanes_fu_190_lane_13_TDATA),
    .lane_13_TVALID(call_ln85_process_lanes_fu_190_lane_13_TVALID),
    .lane_13_TREADY(call_ln85_process_lanes_fu_190_lane_13_TREADY),
    .lane_14_TDATA(call_ln85_process_lanes_fu_190_lane_14_TDATA),
    .lane_14_TVALID(call_ln85_process_lanes_fu_190_lane_14_TVALID),
    .lane_14_TREADY(call_ln85_process_lanes_fu_190_lane_14_TREADY),
    .lane_15_TDATA(call_ln85_process_lanes_fu_190_lane_15_TDATA),
    .lane_15_TVALID(call_ln85_process_lanes_fu_190_lane_15_TVALID),
    .lane_15_TREADY(call_ln85_process_lanes_fu_190_lane_15_TREADY),
    .lane_0_TLAST(call_ln85_process_lanes_fu_190_lane_0_TLAST),
    .lane_1_TLAST(call_ln85_process_lanes_fu_190_lane_1_TLAST),
    .lane_2_TLAST(call_ln85_process_lanes_fu_190_lane_2_TLAST),
    .lane_3_TLAST(call_ln85_process_lanes_fu_190_lane_3_TLAST),
    .lane_4_TLAST(call_ln85_process_lanes_fu_190_lane_4_TLAST),
    .lane_5_TLAST(call_ln85_process_lanes_fu_190_lane_5_TLAST),
    .lane_6_TLAST(call_ln85_process_lanes_fu_190_lane_6_TLAST),
    .lane_7_TLAST(call_ln85_process_lanes_fu_190_lane_7_TLAST),
    .lane_8_TLAST(call_ln85_process_lanes_fu_190_lane_8_TLAST),
    .lane_9_TLAST(call_ln85_process_lanes_fu_190_lane_9_TLAST),
    .lane_10_TLAST(call_ln85_process_lanes_fu_190_lane_10_TLAST),
    .lane_11_TLAST(call_ln85_process_lanes_fu_190_lane_11_TLAST),
    .lane_12_TLAST(call_ln85_process_lanes_fu_190_lane_12_TLAST),
    .lane_13_TLAST(call_ln85_process_lanes_fu_190_lane_13_TLAST),
    .lane_14_TLAST(call_ln85_process_lanes_fu_190_lane_14_TLAST),
    .lane_15_TLAST(call_ln85_process_lanes_fu_190_lane_15_TLAST),
    .lane_0_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_0_TDATA_blk_n),
    .lane_1_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_1_TDATA_blk_n),
    .lane_2_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_2_TDATA_blk_n),
    .lane_3_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_3_TDATA_blk_n),
    .lane_4_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_4_TDATA_blk_n),
    .lane_5_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_5_TDATA_blk_n),
    .lane_6_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_6_TDATA_blk_n),
    .lane_7_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_7_TDATA_blk_n),
    .lane_8_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_8_TDATA_blk_n),
    .lane_9_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_9_TDATA_blk_n),
    .lane_10_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_10_TDATA_blk_n),
    .lane_11_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_11_TDATA_blk_n),
    .lane_12_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_12_TDATA_blk_n),
    .lane_13_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_13_TDATA_blk_n),
    .lane_14_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_14_TDATA_blk_n),
    .lane_15_TDATA_blk_n(call_ln85_process_lanes_fu_190_lane_15_TDATA_blk_n),
    .ap_ce(call_ln85_process_lanes_fu_190_ap_ce)
);

adc2iq adc2iq_ret_adc2iq_fu_316(
    .ap_ready(adc2iq_ret_adc2iq_fu_316_ap_ready),
    .p_read(adc2iq_ret_adc2iq_fu_316_p_read),
    .p_read1(adc2iq_ret_adc2iq_fu_316_p_read1),
    .p_read2(adc2iq_ret_adc2iq_fu_316_p_read2),
    .p_read3(adc2iq_ret_adc2iq_fu_316_p_read3),
    .p_read4(adc2iq_ret_adc2iq_fu_316_p_read4),
    .p_read5(adc2iq_ret_adc2iq_fu_316_p_read5),
    .p_read6(adc2iq_ret_adc2iq_fu_316_p_read6),
    .p_read7(adc2iq_ret_adc2iq_fu_316_p_read7),
    .p_read8(adc2iq_ret_adc2iq_fu_316_p_read8),
    .p_read9(adc2iq_ret_adc2iq_fu_316_p_read9),
    .p_read10(adc2iq_ret_adc2iq_fu_316_p_read10),
    .p_read11(adc2iq_ret_adc2iq_fu_316_p_read11),
    .p_read12(adc2iq_ret_adc2iq_fu_316_p_read12),
    .p_read13(adc2iq_ret_adc2iq_fu_316_p_read13),
    .p_read14(adc2iq_ret_adc2iq_fu_316_p_read14),
    .p_read15(adc2iq_ret_adc2iq_fu_316_p_read15),
    .ap_return_0(adc2iq_ret_adc2iq_fu_316_ap_return_0),
    .ap_return_1(adc2iq_ret_adc2iq_fu_316_ap_return_1),
    .ap_return_2(adc2iq_ret_adc2iq_fu_316_ap_return_2),
    .ap_return_3(adc2iq_ret_adc2iq_fu_316_ap_return_3),
    .ap_return_4(adc2iq_ret_adc2iq_fu_316_ap_return_4),
    .ap_return_5(adc2iq_ret_adc2iq_fu_316_ap_return_5),
    .ap_return_6(adc2iq_ret_adc2iq_fu_316_ap_return_6),
    .ap_return_7(adc2iq_ret_adc2iq_fu_316_ap_return_7)
);

regslice_reverse #(
    .DataWidth( 128 ))
regslice_reverse_istream_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(istream_data_TDATA),
    .vld_in(istream_data_TVALID),
    .ack_in(regslice_reverse_istream_data_U_ack_in),
    .data_out(istream_data_TDATA_int),
    .vld_out(istream_data_TVALID_int),
    .ack_out(istream_data_TREADY_int),
    .apdone_blk(regslice_reverse_istream_data_U_apdone_blk)
);

regslice_reverse #(
    .DataWidth( 128 ))
regslice_reverse_qstream_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(qstream_data_TDATA),
    .vld_in(qstream_data_TVALID),
    .ack_in(regslice_reverse_qstream_data_U_ack_in),
    .data_out(qstream_data_TDATA_int),
    .vld_out(qstream_data_TVALID_int),
    .ack_out(qstream_data_TREADY_int),
    .apdone_blk(regslice_reverse_qstream_data_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_0_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_0_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_0_TVALID),
    .ack_in(lane_0_TREADY_int),
    .data_out(lane_0_TDATA),
    .vld_out(regslice_forward_lane_0_data_V_U_vld_out),
    .ack_out(lane_0_TREADY),
    .apdone_blk(regslice_forward_lane_0_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_1_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_1_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_1_TVALID),
    .ack_in(lane_1_TREADY_int),
    .data_out(lane_1_TDATA),
    .vld_out(regslice_forward_lane_1_data_V_U_vld_out),
    .ack_out(lane_1_TREADY),
    .apdone_blk(regslice_forward_lane_1_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_2_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_2_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_2_TVALID),
    .ack_in(lane_2_TREADY_int),
    .data_out(lane_2_TDATA),
    .vld_out(regslice_forward_lane_2_data_V_U_vld_out),
    .ack_out(lane_2_TREADY),
    .apdone_blk(regslice_forward_lane_2_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_3_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_3_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_3_TVALID),
    .ack_in(lane_3_TREADY_int),
    .data_out(lane_3_TDATA),
    .vld_out(regslice_forward_lane_3_data_V_U_vld_out),
    .ack_out(lane_3_TREADY),
    .apdone_blk(regslice_forward_lane_3_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_4_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_4_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_4_TVALID),
    .ack_in(lane_4_TREADY_int),
    .data_out(lane_4_TDATA),
    .vld_out(regslice_forward_lane_4_data_V_U_vld_out),
    .ack_out(lane_4_TREADY),
    .apdone_blk(regslice_forward_lane_4_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_5_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_5_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_5_TVALID),
    .ack_in(lane_5_TREADY_int),
    .data_out(lane_5_TDATA),
    .vld_out(regslice_forward_lane_5_data_V_U_vld_out),
    .ack_out(lane_5_TREADY),
    .apdone_blk(regslice_forward_lane_5_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_6_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_6_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_6_TVALID),
    .ack_in(lane_6_TREADY_int),
    .data_out(lane_6_TDATA),
    .vld_out(regslice_forward_lane_6_data_V_U_vld_out),
    .ack_out(lane_6_TREADY),
    .apdone_blk(regslice_forward_lane_6_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_7_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_7_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_7_TVALID),
    .ack_in(lane_7_TREADY_int),
    .data_out(lane_7_TDATA),
    .vld_out(regslice_forward_lane_7_data_V_U_vld_out),
    .ack_out(lane_7_TREADY),
    .apdone_blk(regslice_forward_lane_7_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_8_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_8_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_8_TVALID),
    .ack_in(lane_8_TREADY_int),
    .data_out(lane_8_TDATA),
    .vld_out(regslice_forward_lane_8_data_V_U_vld_out),
    .ack_out(lane_8_TREADY),
    .apdone_blk(regslice_forward_lane_8_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_9_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_9_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_9_TVALID),
    .ack_in(lane_9_TREADY_int),
    .data_out(lane_9_TDATA),
    .vld_out(regslice_forward_lane_9_data_V_U_vld_out),
    .ack_out(lane_9_TREADY),
    .apdone_blk(regslice_forward_lane_9_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_10_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_10_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_10_TVALID),
    .ack_in(lane_10_TREADY_int),
    .data_out(lane_10_TDATA),
    .vld_out(regslice_forward_lane_10_data_V_U_vld_out),
    .ack_out(lane_10_TREADY),
    .apdone_blk(regslice_forward_lane_10_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_11_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_11_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_11_TVALID),
    .ack_in(lane_11_TREADY_int),
    .data_out(lane_11_TDATA),
    .vld_out(regslice_forward_lane_11_data_V_U_vld_out),
    .ack_out(lane_11_TREADY),
    .apdone_blk(regslice_forward_lane_11_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_12_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_12_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_12_TVALID),
    .ack_in(lane_12_TREADY_int),
    .data_out(lane_12_TDATA),
    .vld_out(regslice_forward_lane_12_data_V_U_vld_out),
    .ack_out(lane_12_TREADY),
    .apdone_blk(regslice_forward_lane_12_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_13_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_13_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_13_TVALID),
    .ack_in(lane_13_TREADY_int),
    .data_out(lane_13_TDATA),
    .vld_out(regslice_forward_lane_13_data_V_U_vld_out),
    .ack_out(lane_13_TREADY),
    .apdone_blk(regslice_forward_lane_13_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_14_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_14_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_14_TVALID),
    .ack_in(lane_14_TREADY_int),
    .data_out(lane_14_TDATA),
    .vld_out(regslice_forward_lane_14_data_V_U_vld_out),
    .ack_out(lane_14_TREADY),
    .apdone_blk(regslice_forward_lane_14_data_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 32 ))
regslice_forward_lane_15_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_15_TDATA),
    .vld_in(call_ln85_process_lanes_fu_190_lane_15_TVALID),
    .ack_in(lane_15_TREADY_int),
    .data_out(lane_15_TDATA),
    .vld_out(regslice_forward_lane_15_data_V_U_vld_out),
    .ack_out(lane_15_TREADY),
    .apdone_blk(regslice_forward_lane_15_data_V_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_0_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_0_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_0_TVALID),
    .ack_in(regslice_forward_w1_lane_0_last_U_ack_in_dummy),
    .data_out(lane_0_TLAST),
    .vld_out(regslice_forward_w1_lane_0_last_U_vld_out),
    .ack_out(lane_0_TREADY),
    .apdone_blk(regslice_forward_w1_lane_0_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_1_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_1_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_1_TVALID),
    .ack_in(regslice_forward_w1_lane_1_last_U_ack_in_dummy),
    .data_out(lane_1_TLAST),
    .vld_out(regslice_forward_w1_lane_1_last_U_vld_out),
    .ack_out(lane_1_TREADY),
    .apdone_blk(regslice_forward_w1_lane_1_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_2_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_2_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_2_TVALID),
    .ack_in(regslice_forward_w1_lane_2_last_U_ack_in_dummy),
    .data_out(lane_2_TLAST),
    .vld_out(regslice_forward_w1_lane_2_last_U_vld_out),
    .ack_out(lane_2_TREADY),
    .apdone_blk(regslice_forward_w1_lane_2_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_3_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_3_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_3_TVALID),
    .ack_in(regslice_forward_w1_lane_3_last_U_ack_in_dummy),
    .data_out(lane_3_TLAST),
    .vld_out(regslice_forward_w1_lane_3_last_U_vld_out),
    .ack_out(lane_3_TREADY),
    .apdone_blk(regslice_forward_w1_lane_3_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_4_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_4_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_4_TVALID),
    .ack_in(regslice_forward_w1_lane_4_last_U_ack_in_dummy),
    .data_out(lane_4_TLAST),
    .vld_out(regslice_forward_w1_lane_4_last_U_vld_out),
    .ack_out(lane_4_TREADY),
    .apdone_blk(regslice_forward_w1_lane_4_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_5_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_5_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_5_TVALID),
    .ack_in(regslice_forward_w1_lane_5_last_U_ack_in_dummy),
    .data_out(lane_5_TLAST),
    .vld_out(regslice_forward_w1_lane_5_last_U_vld_out),
    .ack_out(lane_5_TREADY),
    .apdone_blk(regslice_forward_w1_lane_5_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_6_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_6_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_6_TVALID),
    .ack_in(regslice_forward_w1_lane_6_last_U_ack_in_dummy),
    .data_out(lane_6_TLAST),
    .vld_out(regslice_forward_w1_lane_6_last_U_vld_out),
    .ack_out(lane_6_TREADY),
    .apdone_blk(regslice_forward_w1_lane_6_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_7_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_7_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_7_TVALID),
    .ack_in(regslice_forward_w1_lane_7_last_U_ack_in_dummy),
    .data_out(lane_7_TLAST),
    .vld_out(regslice_forward_w1_lane_7_last_U_vld_out),
    .ack_out(lane_7_TREADY),
    .apdone_blk(regslice_forward_w1_lane_7_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_8_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_8_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_8_TVALID),
    .ack_in(regslice_forward_w1_lane_8_last_U_ack_in_dummy),
    .data_out(lane_8_TLAST),
    .vld_out(regslice_forward_w1_lane_8_last_U_vld_out),
    .ack_out(lane_8_TREADY),
    .apdone_blk(regslice_forward_w1_lane_8_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_9_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_9_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_9_TVALID),
    .ack_in(regslice_forward_w1_lane_9_last_U_ack_in_dummy),
    .data_out(lane_9_TLAST),
    .vld_out(regslice_forward_w1_lane_9_last_U_vld_out),
    .ack_out(lane_9_TREADY),
    .apdone_blk(regslice_forward_w1_lane_9_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_10_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_10_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_10_TVALID),
    .ack_in(regslice_forward_w1_lane_10_last_U_ack_in_dummy),
    .data_out(lane_10_TLAST),
    .vld_out(regslice_forward_w1_lane_10_last_U_vld_out),
    .ack_out(lane_10_TREADY),
    .apdone_blk(regslice_forward_w1_lane_10_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_11_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_11_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_11_TVALID),
    .ack_in(regslice_forward_w1_lane_11_last_U_ack_in_dummy),
    .data_out(lane_11_TLAST),
    .vld_out(regslice_forward_w1_lane_11_last_U_vld_out),
    .ack_out(lane_11_TREADY),
    .apdone_blk(regslice_forward_w1_lane_11_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_12_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_12_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_12_TVALID),
    .ack_in(regslice_forward_w1_lane_12_last_U_ack_in_dummy),
    .data_out(lane_12_TLAST),
    .vld_out(regslice_forward_w1_lane_12_last_U_vld_out),
    .ack_out(lane_12_TREADY),
    .apdone_blk(regslice_forward_w1_lane_12_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_13_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_13_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_13_TVALID),
    .ack_in(regslice_forward_w1_lane_13_last_U_ack_in_dummy),
    .data_out(lane_13_TLAST),
    .vld_out(regslice_forward_w1_lane_13_last_U_vld_out),
    .ack_out(lane_13_TREADY),
    .apdone_blk(regslice_forward_w1_lane_13_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_14_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_14_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_14_TVALID),
    .ack_in(regslice_forward_w1_lane_14_last_U_ack_in_dummy),
    .data_out(lane_14_TLAST),
    .vld_out(regslice_forward_w1_lane_14_last_U_vld_out),
    .ack_out(lane_14_TREADY),
    .apdone_blk(regslice_forward_w1_lane_14_last_U_apdone_blk)
);

regslice_forward_w1 #(
    .DataWidth( 1 ))
regslice_forward_w1_lane_15_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(call_ln85_process_lanes_fu_190_lane_15_TLAST),
    .vld_in(call_ln85_process_lanes_fu_190_lane_15_TVALID),
    .ack_in(regslice_forward_w1_lane_15_last_U_ack_in_dummy),
    .data_out(lane_15_TLAST),
    .vld_out(regslice_forward_w1_lane_15_last_U_vld_out),
    .ack_out(lane_15_TREADY),
    .apdone_blk(regslice_forward_w1_lane_15_last_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (*) begin
    if (((1'b1 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp30) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ln85_process_lanes_fu_190_ap_ce = 1'b1;
    end else begin
        call_ln85_process_lanes_fu_190_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ln85_process_lanes_fu_190_ap_start = 1'b1;
    end else begin
        call_ln85_process_lanes_fu_190_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        istream_data_TDATA_blk_n = istream_data_TVALID_int;
    end else begin
        istream_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((istream_data_TVALID == 1'b1) & (regslice_reverse_istream_data_U_ack_in == 1'b1))) begin
        istream_data_TREADY = 1'b1;
    end else begin
        istream_data_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        istream_data_TREADY_int = 1'b1;
    end else begin
        istream_data_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_0_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_0_TDATA_blk_n;
    end else begin
        lane_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_10_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_10_TDATA_blk_n;
    end else begin
        lane_10_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_11_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_11_TDATA_blk_n;
    end else begin
        lane_11_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_12_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_12_TDATA_blk_n;
    end else begin
        lane_12_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_13_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_13_TDATA_blk_n;
    end else begin
        lane_13_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_14_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_14_TDATA_blk_n;
    end else begin
        lane_14_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_15_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_15_TDATA_blk_n;
    end else begin
        lane_15_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_1_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_1_TDATA_blk_n;
    end else begin
        lane_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_2_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_2_TDATA_blk_n;
    end else begin
        lane_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_3_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_3_TDATA_blk_n;
    end else begin
        lane_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_4_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_4_TDATA_blk_n;
    end else begin
        lane_4_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_5_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_5_TDATA_blk_n;
    end else begin
        lane_5_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_6_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_6_TDATA_blk_n;
    end else begin
        lane_6_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_7_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_7_TDATA_blk_n;
    end else begin
        lane_7_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_8_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_8_TDATA_blk_n;
    end else begin
        lane_8_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lane_9_TDATA_blk_n = call_ln85_process_lanes_fu_190_lane_9_TDATA_blk_n;
    end else begin
        lane_9_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        qstream_data_TDATA_blk_n = qstream_data_TVALID_int;
    end else begin
        qstream_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((regslice_reverse_qstream_data_U_ack_in == 1'b1) & (qstream_data_TVALID == 1'b1))) begin
        qstream_data_TREADY = 1'b1;
    end else begin
        qstream_data_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        qstream_data_TREADY_int = 1'b1;
    end else begin
        qstream_data_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign adc2iq_ret_adc2iq_fu_316_p_read = istream_data_TDATA_int[15:0];

assign adc2iq_ret_adc2iq_fu_316_p_read1 = {{istream_data_TDATA_int[31:16]}};

assign adc2iq_ret_adc2iq_fu_316_p_read10 = {{qstream_data_TDATA_int[47:32]}};

assign adc2iq_ret_adc2iq_fu_316_p_read11 = {{qstream_data_TDATA_int[63:48]}};

assign adc2iq_ret_adc2iq_fu_316_p_read12 = {{qstream_data_TDATA_int[79:64]}};

assign adc2iq_ret_adc2iq_fu_316_p_read13 = {{qstream_data_TDATA_int[95:80]}};

assign adc2iq_ret_adc2iq_fu_316_p_read14 = {{qstream_data_TDATA_int[111:96]}};

assign adc2iq_ret_adc2iq_fu_316_p_read15 = {{qstream_data_TDATA_int[127:112]}};

assign adc2iq_ret_adc2iq_fu_316_p_read2 = {{istream_data_TDATA_int[47:32]}};

assign adc2iq_ret_adc2iq_fu_316_p_read3 = {{istream_data_TDATA_int[63:48]}};

assign adc2iq_ret_adc2iq_fu_316_p_read4 = {{istream_data_TDATA_int[79:64]}};

assign adc2iq_ret_adc2iq_fu_316_p_read5 = {{istream_data_TDATA_int[95:80]}};

assign adc2iq_ret_adc2iq_fu_316_p_read6 = {{istream_data_TDATA_int[111:96]}};

assign adc2iq_ret_adc2iq_fu_316_p_read7 = {{istream_data_TDATA_int[127:112]}};

assign adc2iq_ret_adc2iq_fu_316_p_read8 = qstream_data_TDATA_int[15:0];

assign adc2iq_ret_adc2iq_fu_316_p_read9 = {{qstream_data_TDATA_int[31:16]}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == 1'b1) & ((call_ln85_process_lanes_fu_190_lane_1_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_0_TDATA_blk_n == 1'b0) | (qstream_data_TVALID_int == 1'b0) | (istream_data_TVALID_int == 1'b0) | (call_ln85_process_lanes_fu_190_lane_15_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_14_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_13_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_12_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_11_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_10_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_9_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_8_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_7_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_6_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_5_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_4_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_3_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_2_TDATA_blk_n == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_forward_lane_15_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_14_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_13_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_12_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_11_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_10_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_9_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_8_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_7_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_6_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_5_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_4_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_3_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_2_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_1_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_0_data_V_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp30 = (((1'b1 == 1'b1) & ((qstream_data_TVALID_int == 1'b0) | (istream_data_TVALID_int == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_forward_lane_15_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_14_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_13_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_12_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_11_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_10_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_9_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_8_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_7_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_6_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_5_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_4_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_3_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_2_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_1_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_0_data_V_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == 1'b1) & ((call_ln85_process_lanes_fu_190_lane_1_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_0_TDATA_blk_n == 1'b0) | (qstream_data_TVALID_int == 1'b0) | (istream_data_TVALID_int == 1'b0) | (call_ln85_process_lanes_fu_190_lane_15_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_14_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_13_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_12_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_11_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_10_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_9_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_8_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_7_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_6_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_5_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_4_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_3_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_2_TDATA_blk_n == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_forward_lane_15_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_14_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_13_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_12_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_11_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_10_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_9_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_8_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_7_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_6_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_5_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_4_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_3_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_2_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_1_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_0_data_V_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((call_ln85_process_lanes_fu_190_lane_1_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_0_TDATA_blk_n == 1'b0) | (qstream_data_TVALID_int == 1'b0) | (istream_data_TVALID_int == 1'b0) | (call_ln85_process_lanes_fu_190_lane_15_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_14_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_13_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_12_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_11_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_10_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_9_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_8_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_7_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_6_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_5_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_4_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_3_TDATA_blk_n == 1'b0) | (call_ln85_process_lanes_fu_190_lane_2_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call82 = ((qstream_data_TVALID_int == 1'b0) | (istream_data_TVALID_int == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((regslice_forward_lane_15_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_14_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_13_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_12_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_11_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_10_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_9_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_8_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_7_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_6_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_5_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_4_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_3_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_2_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_1_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_0_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call82 = ((regslice_forward_lane_15_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_14_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_13_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_12_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_11_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_10_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_9_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_8_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_7_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_6_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_5_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_4_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_3_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_2_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_1_data_V_U_apdone_blk == 1'b1) | (regslice_forward_lane_0_data_V_U_apdone_blk == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign call_ln85_process_lanes_fu_190_lane_0_TREADY = (lane_0_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_10_TREADY = (lane_10_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_11_TREADY = (lane_11_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_12_TREADY = (lane_12_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_13_TREADY = (lane_13_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_14_TREADY = (lane_14_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_15_TREADY = (lane_15_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_1_TREADY = (lane_1_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_2_TREADY = (lane_2_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_3_TREADY = (lane_3_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_4_TREADY = (lane_4_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_5_TREADY = (lane_5_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_6_TREADY = (lane_6_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_7_TREADY = (lane_7_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_8_TREADY = (lane_8_TREADY_int & ap_CS_fsm_pp0_stage0);

assign call_ln85_process_lanes_fu_190_lane_9_TREADY = (lane_9_TREADY_int & ap_CS_fsm_pp0_stage0);

assign lane_0_TVALID = regslice_forward_lane_0_data_V_U_vld_out;

assign lane_10_TVALID = regslice_forward_lane_10_data_V_U_vld_out;

assign lane_11_TVALID = regslice_forward_lane_11_data_V_U_vld_out;

assign lane_12_TVALID = regslice_forward_lane_12_data_V_U_vld_out;

assign lane_13_TVALID = regslice_forward_lane_13_data_V_U_vld_out;

assign lane_14_TVALID = regslice_forward_lane_14_data_V_U_vld_out;

assign lane_15_TVALID = regslice_forward_lane_15_data_V_U_vld_out;

assign lane_1_TVALID = regslice_forward_lane_1_data_V_U_vld_out;

assign lane_2_TVALID = regslice_forward_lane_2_data_V_U_vld_out;

assign lane_3_TVALID = regslice_forward_lane_3_data_V_U_vld_out;

assign lane_4_TVALID = regslice_forward_lane_4_data_V_U_vld_out;

assign lane_5_TVALID = regslice_forward_lane_5_data_V_U_vld_out;

assign lane_6_TVALID = regslice_forward_lane_6_data_V_U_vld_out;

assign lane_7_TVALID = regslice_forward_lane_7_data_V_U_vld_out;

assign lane_8_TVALID = regslice_forward_lane_8_data_V_U_vld_out;

assign lane_9_TVALID = regslice_forward_lane_9_data_V_U_vld_out;

endmodule //adc_to_opfb
