Welcome to Xilinx CORE Generator.
Help system initialized.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/Software/xilinx/13.2/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
The IP Catalog has been reloaded.
Opening project file
/home/asip04/WS17/Session8b/ASIPMeisterProjects/brownie/ISEUART5f4/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim - Generating component instance 'brom_im' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/Software/xilinx/13.2/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/b
   lk_mem_gen_v6_2/component.xml'.
WARNING:sim - A core named 'brom_im' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'brom_im'...
WARNING:sim - A core named 'brom_im' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'brom_im'...
Delivering associated files for 'brom_im'...
Delivering EJava files for 'brom_im'...
Generating implementation netlist for 'brom_im'...
INFO:sim - Pre-processing HDL files for 'brom_im'...
Running synthesis for 'brom_im'
Writing VHO instantiation template for 'brom_im'...
Writing VHDL behavioral simulation model for 'brom_im'...
Generating ASY schematic symbol...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim - Generating component instance 'bram_dm' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/Software/xilinx/13.2/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/b
   lk_mem_gen_v6_2/component.xml'.
WARNING:sim - A core named 'bram_dm' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'bram_dm'...
WARNING:sim - A core named 'bram_dm' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'bram_dm'...
Delivering associated files for 'bram_dm'...
Delivering EJava files for 'bram_dm'...
Generating implementation netlist for 'bram_dm'...
INFO:sim - Pre-processing HDL files for 'bram_dm'...
Running synthesis for 'bram_dm'
Writing VHO instantiation template for 'bram_dm'...
Writing VHDL behavioral simulation model for 'bram_dm'...
Generating ASY schematic symbol...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
Closed project file.
