;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #1, <1
	SPL @270, <0
	ADD 210, 30
	SPL <0, 83
	SUB 10, 200
	SUB @-127, -100
	SUB 401, 20
	JMP 100, 8
	MOV -7, <-20
	ADD #270, <0
	SUB 100, 203
	SUB 100, 203
	SUB 100, 203
	SLT 0, -0
	SUB @-127, -100
	JMP 100, 8
	ADD 10, @0
	SLT 221, 292
	SLT 0, -0
	JMN 0, -835
	MOV -7, <-20
	MOV -7, <-20
	DJN 0, -0
	ADD -30, 9
	SUB 10, 200
	SUB @125, 106
	SUB #72, @200
	MOV -7, <-20
	MOV -1, <-20
	MOV <300, 90
	ADD #1, <1
	ADD #1, <1
	ADD #1, <1
	ADD -30, 9
	SUB #72, @200
	JMN 0, -835
	ADD 10, 20
	SPL 0, -835
	SLT 221, 292
	SLT 221, 292
	SLT 221, 292
	JMP 100, 8
	SPL 0, <702
	MOV -7, <-20
	SUB 0, @1
	CMP -207, <-120
