;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 501
	SUB 0, 0
	CMP @121, 103
	SUB -100, 0
	SUB @0, @2
	ADD 210, 60
	DJN 7, <-1
	SLT -30, 9
	SUB 0, -100
	SLT -30, 9
	SUB 0, 0
	SUB 0, 310
	CMP @370, 80
	DJN -1, @-20
	JMN 0, <-0
	MOV @370, 880
	SUB 0, 0
	SUB 0, -100
	ADD #270, <5
	SUB 0, 0
	MOV 130, 8
	JMN 0, <-0
	SUB @370, 80
	SPL 0, <501
	SPL 0, <501
	MOV 0, @-60
	JMP 20, <12
	SUB 0, 0
	SUB 20, @12
	ADD #270, <5
	SLT 137, 408
	SLT -30, 9
	JMP 20, <12
	SUB -100, 0
	SUB 0, -100
	SUB -100, <-600
	SLT 137, 408
	SLT 137, 408
	JMP 20, <12
	DJN @73, #10
	JMP 20, <12
	JMP 20, <12
	ADD #270, <5
	SPL 0, <501
	CMP -207, <-120
