INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab3/lab3.srcs/sources_1/imports/lab folder/lab2/lab2.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDiv' is not allowed [C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab3/lab3.srcs/sources_1/imports/lab folder/lab2/lab2.srcs/sources_1/new/clockDiv.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab3/lab3.srcs/sources_1/imports/lab folder/lab2/lab2.srcs/sources_1/new/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab3/lab3.srcs/sources_1/imports/lab folder/lab2/lab2.srcs/sources_1/new/segmentDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segmentDecoder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segments' is not allowed [C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab3/lab3.srcs/sources_1/imports/lab folder/lab2/lab2.srcs/sources_1/new/segmentDecoder.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/HwnSynLab/lab folder/lab4/lab4.srcs/sources_1/new/fourBitCalculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitCalculator
