module G_A_B (clk, A, AB, B, BA, GAIN1, GAIN2, q_sig_KA, q_sig_KB, GA, GB);
input clk;
input A;
input AB;
input B;
input BA;
input [6:0] GAIN1, GAIN2;
input [7:0] q_sig_KA, q_sig_KB;
output[7:0] GA, GB;
reg   [6:0] GA, GB;

always @ (posedge clk)

begin
if(A == 1'b1)
	  GA <= q_sig_KA*GAIN1;
	  //GB = q_sig_KB*GAIN2;
	if(AB == 1'b1)
	  if(GAIN1 >= 7'd115)
	     GA <= q_sig_KA >> 1;
	  else if(GAIN1 >= 7'd99)
	     GA <= q_sig_KA >> 2;
	  else if(GAIN1 >= 7'd83)
	     GA <= q_sig_KA >> 3;
	  else if(GAIN1 >= 7'd67)
	     GA <= q_sig_KA >> 4;
	  else if(GAIN1 >= 7'd51)
	     GA <= q_sig_KA >> 5;
	  else if(GAIN1 >= 7'd35)
	     GA <= q_sig_KA >> 6;
	  else if(GAIN1 >= 7'd19)
	     GA <= q_sig_KA >> 7;
	  else if(GAIN1 >= 7'd3)
	     GA <= q_sig_KA >> 8;
   if(B == 1'b1)
	  GA <= q_sig_KA*GAIN1;
	if(BA == 1'b1)
	  if(GAIN1 >= 7'd115)
	     GA <= q_sig_KA >> 1;
	  else if(GAIN1 >= 7'd99)
	     GA <= q_sig_KA >> 2;
	  else if(GAIN1 >= 7'd83)
	     GA <= q_sig_KA >> 3;
	  else if(GAIN1 >= 7'd67)
	     GA <= q_sig_KA >> 4;
	  else if(GAIN1 >= 7'd51)
	     GA <= q_sig_KA >> 5;
	  else if(GAIN1 >= 7'd35)
	     GA = q_sig_KA >> 6;
	  else if(GAIN1 >= 7'd19)
	     GA <= q_sig_KA >> 7;
	  else if(GAIN1 >= 7'd3)
	     GA <= q_sig_KA >> 8;
		  
   //GAIN KB  
	if(B == 1'b1)
	  GB <= q_sig_KB*GAIN2;
	  //GB = q_sig_KB*GAIN2;
	if(AB == 1'b1)
	  if(GAIN1 >= 7'd115)
	     GB <= q_sig_KB >> 1;
	  else if(GAIN2 >= 7'd99)
	     GB <= q_sig_KB >> 2;
	  else if(GAIN2 >= 7'd83)
	     GB <= q_sig_KB >> 3;
	  else if(GAIN2 >= 7'd67)
	     GB <= q_sig_KB >> 4;
	  else if(GAIN2 >= 7'd51)
	     GB <= q_sig_KB >> 5;
	  else if(GAIN2 >= 7'd35)
	     GB <= q_sig_KB >> 6;
	  else if(GAIN2 >= 7'd19)
	     GB <= q_sig_KB >> 7;
	  else if(GAIN2 >= 7'd3)
	     GB <= q_sig_KB >> 8;
   if(A == 1'b1)
	  GB <= q_sig_KB*GAIN2;
	if(BA == 1'b1)
	  if(GAIN2 >= 7'd115)
	     GB <= q_sig_KB >> 1;
	  else if(GAIN2 >= 7'd99)
	     GB <= q_sig_KB >> 2;
	  else if(GAIN2 >= 7'd83)
	     GB <= q_sig_KB >> 3;
	  else if(GAIN2 >= 7'd67)
	     GB <= q_sig_KB >> 4;
	  else if(GAIN2 >= 7'd51)
	     GB <= q_sig_KB >> 5;
	  else if(GAIN2 >= 7'd35)
	     GB <= q_sig_KB >> 6;
	  else if(GAIN2 >= 7'd19)
	     GB <= q_sig_KB >> 7;
	  else if(GAIN2 >= 7'd3)
	     GB <= q_sig_KB >> 8;
end
endmodule
