0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/91890/Desktop/Cranes/VLSI/SPI/SPI.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/91890/Desktop/Cranes/VLSI/SPI/SPI.srcs/sim_1/new/spi_state_tb.v,1691342931,verilog,,,,spi_tb,,,,,,,,
C:/Users/91890/Desktop/Cranes/VLSI/SPI/SPI.srcs/sources_1/new/spi_master.v,1691342030,verilog,,C:/Users/91890/Desktop/Cranes/VLSI/SPI/SPI.srcs/sim_1/new/spi_state_tb.v,,spi_master,,,,,,,,
C:/Users/91890/Desktop/Cranes/VLSI/SPI/SPI.srcs/sources_1/new/spi_state.v,1691214298,verilog,,C:/Users/91890/Desktop/Cranes/VLSI/SPI/SPI.srcs/sim_1/new/spi_state_tb.v,,spi;spi_slave,,,,,,,,
