DECL|CLK_CAL_CNT1|member|__IOM uint32_t CLK_CAL_CNT1; /*!< 0x0000051C Clock Calibration Counter 1 */
DECL|CLK_CAL_CNT2|member|__IM uint32_t CLK_CAL_CNT2; /*!< 0x00000520 Clock Calibration Counter 2 */
DECL|CLK_DSI_SELECT|member|__IOM uint32_t CLK_DSI_SELECT[16]; /*!< 0x00000300 Clock DSI Select Register */
DECL|CLK_ECO_CONFIG|member|__IOM uint32_t CLK_ECO_CONFIG; /*!< 0x0000052C ECO Configuration Register */
DECL|CLK_ECO_STATUS|member|__IM uint32_t CLK_ECO_STATUS; /*!< 0x00000530 ECO Status Register */
DECL|CLK_FLL_CONFIG2|member|__IOM uint32_t CLK_FLL_CONFIG2; /*!< 0x00000584 FLL Configuration Register 2 */
DECL|CLK_FLL_CONFIG3|member|__IOM uint32_t CLK_FLL_CONFIG3; /*!< 0x00000588 FLL Configuration Register 3 */
DECL|CLK_FLL_CONFIG4|member|__IOM uint32_t CLK_FLL_CONFIG4; /*!< 0x0000058C FLL Configuration Register 4 */
DECL|CLK_FLL_CONFIG|member|__IOM uint32_t CLK_FLL_CONFIG; /*!< 0x00000580 FLL Configuration Register */
DECL|CLK_FLL_STATUS|member|__IOM uint32_t CLK_FLL_STATUS; /*!< 0x00000590 FLL Status Register */
DECL|CLK_ILO_CONFIG|member|__IOM uint32_t CLK_ILO_CONFIG; /*!< 0x0000050C ILO Configuration */
DECL|CLK_IMO_CONFIG|member|__IOM uint32_t CLK_IMO_CONFIG; /*!< 0x00000510 IMO Configuration */
DECL|CLK_OUTPUT_FAST|member|__IOM uint32_t CLK_OUTPUT_FAST; /*!< 0x00000514 Fast Clock Output Select Register */
DECL|CLK_OUTPUT_SLOW|member|__IOM uint32_t CLK_OUTPUT_SLOW; /*!< 0x00000518 Slow Clock Output Select Register */
DECL|CLK_PATH_SELECT|member|__IOM uint32_t CLK_PATH_SELECT[16]; /*!< 0x00000340 Clock Path Select Register */
DECL|CLK_PILO_CONFIG|member|__IOM uint32_t CLK_PILO_CONFIG; /*!< 0x0000053C Precision ILO Configuration Register */
DECL|CLK_PLL_CONFIG|member|__IOM uint32_t CLK_PLL_CONFIG[15]; /*!< 0x00000600 PLL Configuration Register */
DECL|CLK_PLL_STATUS|member|__IOM uint32_t CLK_PLL_STATUS[15]; /*!< 0x00000640 PLL Status Register */
DECL|CLK_ROOT_SELECT|member|__IOM uint32_t CLK_ROOT_SELECT[16]; /*!< 0x00000380 Clock Root Select Register */
DECL|CLK_SELECT|member|__IOM uint32_t CLK_SELECT; /*!< 0x00000500 Clock selection register */
DECL|CLK_TIMER_CTL|member|__IOM uint32_t CLK_TIMER_CTL; /*!< 0x00000504 Timer Clock Control Register */
DECL|CLK_TRIM_CCO_CTL2|member|__IOM uint32_t CLK_TRIM_CCO_CTL2; /*!< 0x00007F0C CCO Trim Register 2 */
DECL|CLK_TRIM_CCO_CTL|member|__IOM uint32_t CLK_TRIM_CCO_CTL; /*!< 0x00007F08 CCO Trim Register */
DECL|CLK_TRIM_ECO_CTL|member|__IOM uint32_t CLK_TRIM_ECO_CTL; /*!< 0x0000FF20 ECO Trim Register */
DECL|CLK_TRIM_ILO_CTL|member|__IOM uint32_t CLK_TRIM_ILO_CTL; /*!< 0x0000FF18 ILO Trim Register */
DECL|CLK_TRIM_PILO_CTL2|member|__IOM uint32_t CLK_TRIM_PILO_CTL2; /*!< 0x0000FF28 PILO Trim Register 2 */
DECL|CLK_TRIM_PILO_CTL3|member|__IOM uint32_t CLK_TRIM_PILO_CTL3; /*!< 0x0000FF2C PILO Trim Register 3 */
DECL|CLK_TRIM_PILO_CTL|member|__IOM uint32_t CLK_TRIM_PILO_CTL; /*!< 0x0000FF24 PILO Trim Register */
DECL|MCWDT_CNTHIGH|member|__IOM uint32_t MCWDT_CNTHIGH; /*!< 0x00000008 Multi-Counter Watchdog Sub-counter 2 */
DECL|MCWDT_CNTLOW|member|__IOM uint32_t MCWDT_CNTLOW; /*!< 0x00000004 Multi-Counter Watchdog Sub-counters 0/1 */
DECL|MCWDT_CONFIG|member|__IOM uint32_t MCWDT_CONFIG; /*!< 0x00000010 Multi-Counter Watchdog Counter Configuration */
DECL|MCWDT_CTL|member|__IOM uint32_t MCWDT_CTL; /*!< 0x00000014 Multi-Counter Watchdog Counter Control */
DECL|MCWDT_INTR_MASKED|member|__IM uint32_t MCWDT_INTR_MASKED; /*!< 0x00000024 Multi-Counter Watchdog Counter Interrupt Masked Register */
DECL|MCWDT_INTR_MASK|member|__IOM uint32_t MCWDT_INTR_MASK; /*!< 0x00000020 Multi-Counter Watchdog Counter Interrupt Mask Register */
DECL|MCWDT_INTR_SET|member|__IOM uint32_t MCWDT_INTR_SET; /*!< 0x0000001C Multi-Counter Watchdog Counter Interrupt Set Register */
DECL|MCWDT_INTR|member|__IOM uint32_t MCWDT_INTR; /*!< 0x00000018 Multi-Counter Watchdog Counter Interrupt Register */
DECL|MCWDT_LOCK|member|__IOM uint32_t MCWDT_LOCK; /*!< 0x00000028 Multi-Counter Watchdog Counter Lock Register */
DECL|MCWDT_MATCH|member|__IOM uint32_t MCWDT_MATCH; /*!< 0x0000000C Multi-Counter Watchdog Counter Match Register */
DECL|MCWDT_STRUCT_MCWDT_CNTHIGH_WDT_CTR2_Msk|macro|MCWDT_STRUCT_MCWDT_CNTHIGH_WDT_CTR2_Msk
DECL|MCWDT_STRUCT_MCWDT_CNTHIGH_WDT_CTR2_Pos|macro|MCWDT_STRUCT_MCWDT_CNTHIGH_WDT_CTR2_Pos
DECL|MCWDT_STRUCT_MCWDT_CNTLOW_WDT_CTR0_Msk|macro|MCWDT_STRUCT_MCWDT_CNTLOW_WDT_CTR0_Msk
DECL|MCWDT_STRUCT_MCWDT_CNTLOW_WDT_CTR0_Pos|macro|MCWDT_STRUCT_MCWDT_CNTLOW_WDT_CTR0_Pos
DECL|MCWDT_STRUCT_MCWDT_CNTLOW_WDT_CTR1_Msk|macro|MCWDT_STRUCT_MCWDT_CNTLOW_WDT_CTR1_Msk
DECL|MCWDT_STRUCT_MCWDT_CNTLOW_WDT_CTR1_Pos|macro|MCWDT_STRUCT_MCWDT_CNTLOW_WDT_CTR1_Pos
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_BITS2_Msk|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_BITS2_Msk
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_BITS2_Pos|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_BITS2_Pos
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE0_1_Msk|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE0_1_Msk
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE0_1_Pos|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE0_1_Pos
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE1_2_Msk|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE1_2_Msk
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE1_2_Pos|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CASCADE1_2_Pos
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR0_Msk|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR0_Msk
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR0_Pos|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR0_Pos
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR1_Msk|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR1_Msk
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR1_Pos|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_CLEAR1_Pos
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE0_Msk|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE0_Msk
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE0_Pos|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE0_Pos
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE1_Msk|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE1_Msk
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE1_Pos|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE1_Pos
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE2_Msk|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE2_Msk
DECL|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE2_Pos|macro|MCWDT_STRUCT_MCWDT_CONFIG_WDT_MODE2_Pos
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE0_Msk|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE0_Msk
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE0_Pos|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE0_Pos
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE1_Msk|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE1_Msk
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE1_Pos|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE1_Pos
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE2_Msk|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE2_Msk
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE2_Pos|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLE2_Pos
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED0_Msk|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED0_Msk
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED0_Pos|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED0_Pos
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED1_Msk|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED1_Msk
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED1_Pos|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED1_Pos
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED2_Msk|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED2_Msk
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED2_Pos|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_ENABLED2_Pos
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET0_Msk|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET0_Msk
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET0_Pos|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET0_Pos
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET1_Msk|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET1_Msk
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET1_Pos|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET1_Pos
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET2_Msk|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET2_Msk
DECL|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET2_Pos|macro|MCWDT_STRUCT_MCWDT_CTL_WDT_RESET2_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT0_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT0_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT0_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT0_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT1_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT1_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT1_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT1_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT2_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT2_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT2_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_MASKED_MCWDT_INT2_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT0_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT0_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT0_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT0_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT1_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT1_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT1_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT1_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT2_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT2_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT2_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_MASK_MCWDT_INT2_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT0_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT0_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT0_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT0_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT1_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT1_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT1_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT1_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT2_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT2_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT2_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_MCWDT_INT2_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT0_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT0_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT0_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT0_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT1_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT1_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT1_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT1_Pos
DECL|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT2_Msk|macro|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT2_Msk
DECL|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT2_Pos|macro|MCWDT_STRUCT_MCWDT_INTR_SET_MCWDT_INT2_Pos
DECL|MCWDT_STRUCT_MCWDT_LOCK_MCWDT_LOCK_Msk|macro|MCWDT_STRUCT_MCWDT_LOCK_MCWDT_LOCK_Msk
DECL|MCWDT_STRUCT_MCWDT_LOCK_MCWDT_LOCK_Pos|macro|MCWDT_STRUCT_MCWDT_LOCK_MCWDT_LOCK_Pos
DECL|MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH0_Msk|macro|MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH0_Msk
DECL|MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH0_Pos|macro|MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH0_Pos
DECL|MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH1_Msk|macro|MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH1_Msk
DECL|MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH1_Pos|macro|MCWDT_STRUCT_MCWDT_MATCH_WDT_MATCH1_Pos
DECL|MCWDT_STRUCT_SECTION_SIZE|macro|MCWDT_STRUCT_SECTION_SIZE
DECL|MCWDT_STRUCT_V1_Type|typedef|} MCWDT_STRUCT_V1_Type; /*!< Size = 64 (0x40) */
DECL|MCWDT_STRUCT|member|MCWDT_STRUCT_V1_Type MCWDT_STRUCT[4]; /*!< 0x00000200 Multi-Counter Watchdog Timer */
DECL|PWR_BUCK_CTL2|member|__IOM uint32_t PWR_BUCK_CTL2; /*!< 0x00000018 Buck Control Register 2 */
DECL|PWR_BUCK_CTL|member|__IOM uint32_t PWR_BUCK_CTL; /*!< 0x00000014 Buck Control Register */
DECL|PWR_CTL|member|__IOM uint32_t PWR_CTL; /*!< 0x00000000 Power Mode Control */
DECL|PWR_HIBERNATE|member|__IOM uint32_t PWR_HIBERNATE; /*!< 0x00000004 HIBERNATE Mode Register */
DECL|PWR_HIB_DATA|member|__IOM uint32_t PWR_HIB_DATA[16]; /*!< 0x00000080 HIBERNATE Data Register */
DECL|PWR_LVD_CTL|member|__IOM uint32_t PWR_LVD_CTL; /*!< 0x00000008 Low Voltage Detector (LVD) Configuration Register */
DECL|PWR_LVD_STATUS|member|__IM uint32_t PWR_LVD_STATUS; /*!< 0x0000001C Low Voltage Detector (LVD) Status Register */
DECL|PWR_TRIM_BODOVP_CTL|member|__IOM uint32_t PWR_TRIM_BODOVP_CTL; /*!< 0x00007F04 BOD/OVP Trim Register */
DECL|PWR_TRIM_LVD_CTL|member|__IOM uint32_t PWR_TRIM_LVD_CTL; /*!< 0x0000FF10 LVD Trim Register */
DECL|PWR_TRIM_PWRSYS_CTL|member|__IOM uint32_t PWR_TRIM_PWRSYS_CTL; /*!< 0x0000FF1C Power System Trim Register */
DECL|PWR_TRIM_REF_CTL|member|__IOM uint32_t PWR_TRIM_REF_CTL; /*!< 0x00007F00 Reference Trim Register */
DECL|PWR_TRIM_WAKE_CTL|member|__IOM uint32_t PWR_TRIM_WAKE_CTL; /*!< 0x00007F30 Wakeup Trim Register */
DECL|RESERVED10|member|__IM uint32_t RESERVED10;
DECL|RESERVED11|member|__IM uint32_t RESERVED11[33];
DECL|RESERVED12|member|__IM uint32_t RESERVED12[59];
DECL|RESERVED13|member|__IM uint32_t RESERVED13[7614];
DECL|RESERVED14|member|__IM uint32_t RESERVED14[8];
DECL|RESERVED15|member|__IM uint32_t RESERVED15[8183];
DECL|RESERVED16|member|__IM uint32_t RESERVED16;
DECL|RESERVED1|member|__IM uint32_t RESERVED1[24];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[5];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[48];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[29];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[80];
DECL|RESERVED5|member|__IM uint32_t RESERVED5;
DECL|RESERVED6|member|__IM uint32_t RESERVED6[2];
DECL|RESERVED7|member|__IM uint32_t RESERVED7[2];
DECL|RESERVED8|member|__IM uint32_t RESERVED8[16];
DECL|RESERVED9|member|__IM uint32_t RESERVED9[27];
DECL|RESERVED|member|__IM uint32_t RESERVED;
DECL|RESERVED|member|__IM uint32_t RESERVED[2];
DECL|RES_CAUSE2|member|__IOM uint32_t RES_CAUSE2; /*!< 0x00000804 Reset Cause Observation Register 2 */
DECL|RES_CAUSE|member|__IOM uint32_t RES_CAUSE; /*!< 0x00000800 Reset Cause Observation Register */
DECL|SRSS_CLK_CAL_CNT1_CAL_COUNTER1_Msk|macro|SRSS_CLK_CAL_CNT1_CAL_COUNTER1_Msk
DECL|SRSS_CLK_CAL_CNT1_CAL_COUNTER1_Pos|macro|SRSS_CLK_CAL_CNT1_CAL_COUNTER1_Pos
DECL|SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE_Msk|macro|SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE_Msk
DECL|SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE_Pos|macro|SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE_Pos
DECL|SRSS_CLK_CAL_CNT2_CAL_COUNTER2_Msk|macro|SRSS_CLK_CAL_CNT2_CAL_COUNTER2_Msk
DECL|SRSS_CLK_CAL_CNT2_CAL_COUNTER2_Pos|macro|SRSS_CLK_CAL_CNT2_CAL_COUNTER2_Pos
DECL|SRSS_CLK_DSI_SELECT_DSI_MUX_Msk|macro|SRSS_CLK_DSI_SELECT_DSI_MUX_Msk
DECL|SRSS_CLK_DSI_SELECT_DSI_MUX_Pos|macro|SRSS_CLK_DSI_SELECT_DSI_MUX_Pos
DECL|SRSS_CLK_ECO_CONFIG_AGC_EN_Msk|macro|SRSS_CLK_ECO_CONFIG_AGC_EN_Msk
DECL|SRSS_CLK_ECO_CONFIG_AGC_EN_Pos|macro|SRSS_CLK_ECO_CONFIG_AGC_EN_Pos
DECL|SRSS_CLK_ECO_CONFIG_ECO_EN_Msk|macro|SRSS_CLK_ECO_CONFIG_ECO_EN_Msk
DECL|SRSS_CLK_ECO_CONFIG_ECO_EN_Pos|macro|SRSS_CLK_ECO_CONFIG_ECO_EN_Pos
DECL|SRSS_CLK_ECO_STATUS_ECO_OK_Msk|macro|SRSS_CLK_ECO_STATUS_ECO_OK_Msk
DECL|SRSS_CLK_ECO_STATUS_ECO_OK_Pos|macro|SRSS_CLK_ECO_STATUS_ECO_OK_Pos
DECL|SRSS_CLK_ECO_STATUS_ECO_READY_Msk|macro|SRSS_CLK_ECO_STATUS_ECO_READY_Msk
DECL|SRSS_CLK_ECO_STATUS_ECO_READY_Pos|macro|SRSS_CLK_ECO_STATUS_ECO_READY_Pos
DECL|SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV_Msk|macro|SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV_Msk
DECL|SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV_Pos|macro|SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV_Pos
DECL|SRSS_CLK_FLL_CONFIG2_LOCK_TOL_Msk|macro|SRSS_CLK_FLL_CONFIG2_LOCK_TOL_Msk
DECL|SRSS_CLK_FLL_CONFIG2_LOCK_TOL_Pos|macro|SRSS_CLK_FLL_CONFIG2_LOCK_TOL_Pos
DECL|SRSS_CLK_FLL_CONFIG3_BYPASS_SEL_Msk|macro|SRSS_CLK_FLL_CONFIG3_BYPASS_SEL_Msk
DECL|SRSS_CLK_FLL_CONFIG3_BYPASS_SEL_Pos|macro|SRSS_CLK_FLL_CONFIG3_BYPASS_SEL_Pos
DECL|SRSS_CLK_FLL_CONFIG3_FLL_LF_IGAIN_Msk|macro|SRSS_CLK_FLL_CONFIG3_FLL_LF_IGAIN_Msk
DECL|SRSS_CLK_FLL_CONFIG3_FLL_LF_IGAIN_Pos|macro|SRSS_CLK_FLL_CONFIG3_FLL_LF_IGAIN_Pos
DECL|SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN_Msk|macro|SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN_Msk
DECL|SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN_Pos|macro|SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN_Pos
DECL|SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT_Msk|macro|SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT_Msk
DECL|SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT_Pos|macro|SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT_Pos
DECL|SRSS_CLK_FLL_CONFIG4_CCO_ENABLE_Msk|macro|SRSS_CLK_FLL_CONFIG4_CCO_ENABLE_Msk
DECL|SRSS_CLK_FLL_CONFIG4_CCO_ENABLE_Pos|macro|SRSS_CLK_FLL_CONFIG4_CCO_ENABLE_Pos
DECL|SRSS_CLK_FLL_CONFIG4_CCO_FREQ_Msk|macro|SRSS_CLK_FLL_CONFIG4_CCO_FREQ_Msk
DECL|SRSS_CLK_FLL_CONFIG4_CCO_FREQ_Pos|macro|SRSS_CLK_FLL_CONFIG4_CCO_FREQ_Pos
DECL|SRSS_CLK_FLL_CONFIG4_CCO_HW_UPDATE_DIS_Msk|macro|SRSS_CLK_FLL_CONFIG4_CCO_HW_UPDATE_DIS_Msk
DECL|SRSS_CLK_FLL_CONFIG4_CCO_HW_UPDATE_DIS_Pos|macro|SRSS_CLK_FLL_CONFIG4_CCO_HW_UPDATE_DIS_Pos
DECL|SRSS_CLK_FLL_CONFIG4_CCO_LIMIT_Msk|macro|SRSS_CLK_FLL_CONFIG4_CCO_LIMIT_Msk
DECL|SRSS_CLK_FLL_CONFIG4_CCO_LIMIT_Pos|macro|SRSS_CLK_FLL_CONFIG4_CCO_LIMIT_Pos
DECL|SRSS_CLK_FLL_CONFIG4_CCO_RANGE_Msk|macro|SRSS_CLK_FLL_CONFIG4_CCO_RANGE_Msk
DECL|SRSS_CLK_FLL_CONFIG4_CCO_RANGE_Pos|macro|SRSS_CLK_FLL_CONFIG4_CCO_RANGE_Pos
DECL|SRSS_CLK_FLL_CONFIG_FLL_ENABLE_Msk|macro|SRSS_CLK_FLL_CONFIG_FLL_ENABLE_Msk
DECL|SRSS_CLK_FLL_CONFIG_FLL_ENABLE_Pos|macro|SRSS_CLK_FLL_CONFIG_FLL_ENABLE_Pos
DECL|SRSS_CLK_FLL_CONFIG_FLL_MULT_Msk|macro|SRSS_CLK_FLL_CONFIG_FLL_MULT_Msk
DECL|SRSS_CLK_FLL_CONFIG_FLL_MULT_Pos|macro|SRSS_CLK_FLL_CONFIG_FLL_MULT_Pos
DECL|SRSS_CLK_FLL_CONFIG_FLL_OUTPUT_DIV_Msk|macro|SRSS_CLK_FLL_CONFIG_FLL_OUTPUT_DIV_Msk
DECL|SRSS_CLK_FLL_CONFIG_FLL_OUTPUT_DIV_Pos|macro|SRSS_CLK_FLL_CONFIG_FLL_OUTPUT_DIV_Pos
DECL|SRSS_CLK_FLL_STATUS_CCO_READY_Msk|macro|SRSS_CLK_FLL_STATUS_CCO_READY_Msk
DECL|SRSS_CLK_FLL_STATUS_CCO_READY_Pos|macro|SRSS_CLK_FLL_STATUS_CCO_READY_Pos
DECL|SRSS_CLK_FLL_STATUS_LOCKED_Msk|macro|SRSS_CLK_FLL_STATUS_LOCKED_Msk
DECL|SRSS_CLK_FLL_STATUS_LOCKED_Pos|macro|SRSS_CLK_FLL_STATUS_LOCKED_Pos
DECL|SRSS_CLK_FLL_STATUS_UNLOCK_OCCURRED_Msk|macro|SRSS_CLK_FLL_STATUS_UNLOCK_OCCURRED_Msk
DECL|SRSS_CLK_FLL_STATUS_UNLOCK_OCCURRED_Pos|macro|SRSS_CLK_FLL_STATUS_UNLOCK_OCCURRED_Pos
DECL|SRSS_CLK_ILO_CONFIG_ENABLE_Msk|macro|SRSS_CLK_ILO_CONFIG_ENABLE_Msk
DECL|SRSS_CLK_ILO_CONFIG_ENABLE_Pos|macro|SRSS_CLK_ILO_CONFIG_ENABLE_Pos
DECL|SRSS_CLK_ILO_CONFIG_ILO_BACKUP_Msk|macro|SRSS_CLK_ILO_CONFIG_ILO_BACKUP_Msk
DECL|SRSS_CLK_ILO_CONFIG_ILO_BACKUP_Pos|macro|SRSS_CLK_ILO_CONFIG_ILO_BACKUP_Pos
DECL|SRSS_CLK_IMO_CONFIG_ENABLE_Msk|macro|SRSS_CLK_IMO_CONFIG_ENABLE_Msk
DECL|SRSS_CLK_IMO_CONFIG_ENABLE_Pos|macro|SRSS_CLK_IMO_CONFIG_ENABLE_Pos
DECL|SRSS_CLK_OUTPUT_FAST_FAST_SEL0_Msk|macro|SRSS_CLK_OUTPUT_FAST_FAST_SEL0_Msk
DECL|SRSS_CLK_OUTPUT_FAST_FAST_SEL0_Pos|macro|SRSS_CLK_OUTPUT_FAST_FAST_SEL0_Pos
DECL|SRSS_CLK_OUTPUT_FAST_FAST_SEL1_Msk|macro|SRSS_CLK_OUTPUT_FAST_FAST_SEL1_Msk
DECL|SRSS_CLK_OUTPUT_FAST_FAST_SEL1_Pos|macro|SRSS_CLK_OUTPUT_FAST_FAST_SEL1_Pos
DECL|SRSS_CLK_OUTPUT_FAST_HFCLK_SEL0_Msk|macro|SRSS_CLK_OUTPUT_FAST_HFCLK_SEL0_Msk
DECL|SRSS_CLK_OUTPUT_FAST_HFCLK_SEL0_Pos|macro|SRSS_CLK_OUTPUT_FAST_HFCLK_SEL0_Pos
DECL|SRSS_CLK_OUTPUT_FAST_HFCLK_SEL1_Msk|macro|SRSS_CLK_OUTPUT_FAST_HFCLK_SEL1_Msk
DECL|SRSS_CLK_OUTPUT_FAST_HFCLK_SEL1_Pos|macro|SRSS_CLK_OUTPUT_FAST_HFCLK_SEL1_Pos
DECL|SRSS_CLK_OUTPUT_FAST_PATH_SEL0_Msk|macro|SRSS_CLK_OUTPUT_FAST_PATH_SEL0_Msk
DECL|SRSS_CLK_OUTPUT_FAST_PATH_SEL0_Pos|macro|SRSS_CLK_OUTPUT_FAST_PATH_SEL0_Pos
DECL|SRSS_CLK_OUTPUT_FAST_PATH_SEL1_Msk|macro|SRSS_CLK_OUTPUT_FAST_PATH_SEL1_Msk
DECL|SRSS_CLK_OUTPUT_FAST_PATH_SEL1_Pos|macro|SRSS_CLK_OUTPUT_FAST_PATH_SEL1_Pos
DECL|SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Msk|macro|SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Msk
DECL|SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos|macro|SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos
DECL|SRSS_CLK_OUTPUT_SLOW_SLOW_SEL1_Msk|macro|SRSS_CLK_OUTPUT_SLOW_SLOW_SEL1_Msk
DECL|SRSS_CLK_OUTPUT_SLOW_SLOW_SEL1_Pos|macro|SRSS_CLK_OUTPUT_SLOW_SLOW_SEL1_Pos
DECL|SRSS_CLK_PATH_SELECT_PATH_MUX_Msk|macro|SRSS_CLK_PATH_SELECT_PATH_MUX_Msk
DECL|SRSS_CLK_PATH_SELECT_PATH_MUX_Pos|macro|SRSS_CLK_PATH_SELECT_PATH_MUX_Pos
DECL|SRSS_CLK_PILO_CONFIG_PILO_CLK_EN_Msk|macro|SRSS_CLK_PILO_CONFIG_PILO_CLK_EN_Msk
DECL|SRSS_CLK_PILO_CONFIG_PILO_CLK_EN_Pos|macro|SRSS_CLK_PILO_CONFIG_PILO_CLK_EN_Pos
DECL|SRSS_CLK_PILO_CONFIG_PILO_EN_Msk|macro|SRSS_CLK_PILO_CONFIG_PILO_EN_Msk
DECL|SRSS_CLK_PILO_CONFIG_PILO_EN_Pos|macro|SRSS_CLK_PILO_CONFIG_PILO_EN_Pos
DECL|SRSS_CLK_PILO_CONFIG_PILO_FFREQ_Msk|macro|SRSS_CLK_PILO_CONFIG_PILO_FFREQ_Msk
DECL|SRSS_CLK_PILO_CONFIG_PILO_FFREQ_Pos|macro|SRSS_CLK_PILO_CONFIG_PILO_FFREQ_Pos
DECL|SRSS_CLK_PILO_CONFIG_PILO_RESET_N_Msk|macro|SRSS_CLK_PILO_CONFIG_PILO_RESET_N_Msk
DECL|SRSS_CLK_PILO_CONFIG_PILO_RESET_N_Pos|macro|SRSS_CLK_PILO_CONFIG_PILO_RESET_N_Pos
DECL|SRSS_CLK_PLL_CONFIG_BYPASS_SEL_Msk|macro|SRSS_CLK_PLL_CONFIG_BYPASS_SEL_Msk
DECL|SRSS_CLK_PLL_CONFIG_BYPASS_SEL_Pos|macro|SRSS_CLK_PLL_CONFIG_BYPASS_SEL_Pos
DECL|SRSS_CLK_PLL_CONFIG_ENABLE_Msk|macro|SRSS_CLK_PLL_CONFIG_ENABLE_Msk
DECL|SRSS_CLK_PLL_CONFIG_ENABLE_Pos|macro|SRSS_CLK_PLL_CONFIG_ENABLE_Pos
DECL|SRSS_CLK_PLL_CONFIG_FEEDBACK_DIV_Msk|macro|SRSS_CLK_PLL_CONFIG_FEEDBACK_DIV_Msk
DECL|SRSS_CLK_PLL_CONFIG_FEEDBACK_DIV_Pos|macro|SRSS_CLK_PLL_CONFIG_FEEDBACK_DIV_Pos
DECL|SRSS_CLK_PLL_CONFIG_OUTPUT_DIV_Msk|macro|SRSS_CLK_PLL_CONFIG_OUTPUT_DIV_Msk
DECL|SRSS_CLK_PLL_CONFIG_OUTPUT_DIV_Pos|macro|SRSS_CLK_PLL_CONFIG_OUTPUT_DIV_Pos
DECL|SRSS_CLK_PLL_CONFIG_PLL_LF_MODE_Msk|macro|SRSS_CLK_PLL_CONFIG_PLL_LF_MODE_Msk
DECL|SRSS_CLK_PLL_CONFIG_PLL_LF_MODE_Pos|macro|SRSS_CLK_PLL_CONFIG_PLL_LF_MODE_Pos
DECL|SRSS_CLK_PLL_CONFIG_REFERENCE_DIV_Msk|macro|SRSS_CLK_PLL_CONFIG_REFERENCE_DIV_Msk
DECL|SRSS_CLK_PLL_CONFIG_REFERENCE_DIV_Pos|macro|SRSS_CLK_PLL_CONFIG_REFERENCE_DIV_Pos
DECL|SRSS_CLK_PLL_STATUS_LOCKED_Msk|macro|SRSS_CLK_PLL_STATUS_LOCKED_Msk
DECL|SRSS_CLK_PLL_STATUS_LOCKED_Pos|macro|SRSS_CLK_PLL_STATUS_LOCKED_Pos
DECL|SRSS_CLK_PLL_STATUS_UNLOCK_OCCURRED_Msk|macro|SRSS_CLK_PLL_STATUS_UNLOCK_OCCURRED_Msk
DECL|SRSS_CLK_PLL_STATUS_UNLOCK_OCCURRED_Pos|macro|SRSS_CLK_PLL_STATUS_UNLOCK_OCCURRED_Pos
DECL|SRSS_CLK_ROOT_SELECT_ENABLE_Msk|macro|SRSS_CLK_ROOT_SELECT_ENABLE_Msk
DECL|SRSS_CLK_ROOT_SELECT_ENABLE_Pos|macro|SRSS_CLK_ROOT_SELECT_ENABLE_Pos
DECL|SRSS_CLK_ROOT_SELECT_ROOT_DIV_Msk|macro|SRSS_CLK_ROOT_SELECT_ROOT_DIV_Msk
DECL|SRSS_CLK_ROOT_SELECT_ROOT_DIV_Pos|macro|SRSS_CLK_ROOT_SELECT_ROOT_DIV_Pos
DECL|SRSS_CLK_ROOT_SELECT_ROOT_MUX_Msk|macro|SRSS_CLK_ROOT_SELECT_ROOT_MUX_Msk
DECL|SRSS_CLK_ROOT_SELECT_ROOT_MUX_Pos|macro|SRSS_CLK_ROOT_SELECT_ROOT_MUX_Pos
DECL|SRSS_CLK_SELECT_LFCLK_SEL_Msk|macro|SRSS_CLK_SELECT_LFCLK_SEL_Msk
DECL|SRSS_CLK_SELECT_LFCLK_SEL_Pos|macro|SRSS_CLK_SELECT_LFCLK_SEL_Pos
DECL|SRSS_CLK_SELECT_PUMP_DIV_Msk|macro|SRSS_CLK_SELECT_PUMP_DIV_Msk
DECL|SRSS_CLK_SELECT_PUMP_DIV_Pos|macro|SRSS_CLK_SELECT_PUMP_DIV_Pos
DECL|SRSS_CLK_SELECT_PUMP_ENABLE_Msk|macro|SRSS_CLK_SELECT_PUMP_ENABLE_Msk
DECL|SRSS_CLK_SELECT_PUMP_ENABLE_Pos|macro|SRSS_CLK_SELECT_PUMP_ENABLE_Pos
DECL|SRSS_CLK_SELECT_PUMP_SEL_Msk|macro|SRSS_CLK_SELECT_PUMP_SEL_Msk
DECL|SRSS_CLK_SELECT_PUMP_SEL_Pos|macro|SRSS_CLK_SELECT_PUMP_SEL_Pos
DECL|SRSS_CLK_TIMER_CTL_ENABLE_Msk|macro|SRSS_CLK_TIMER_CTL_ENABLE_Msk
DECL|SRSS_CLK_TIMER_CTL_ENABLE_Pos|macro|SRSS_CLK_TIMER_CTL_ENABLE_Pos
DECL|SRSS_CLK_TIMER_CTL_TIMER_DIV_Msk|macro|SRSS_CLK_TIMER_CTL_TIMER_DIV_Msk
DECL|SRSS_CLK_TIMER_CTL_TIMER_DIV_Pos|macro|SRSS_CLK_TIMER_CTL_TIMER_DIV_Pos
DECL|SRSS_CLK_TIMER_CTL_TIMER_HF0_DIV_Msk|macro|SRSS_CLK_TIMER_CTL_TIMER_HF0_DIV_Msk
DECL|SRSS_CLK_TIMER_CTL_TIMER_HF0_DIV_Pos|macro|SRSS_CLK_TIMER_CTL_TIMER_HF0_DIV_Pos
DECL|SRSS_CLK_TIMER_CTL_TIMER_SEL_Msk|macro|SRSS_CLK_TIMER_CTL_TIMER_SEL_Msk
DECL|SRSS_CLK_TIMER_CTL_TIMER_SEL_Pos|macro|SRSS_CLK_TIMER_CTL_TIMER_SEL_Pos
DECL|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM1_Msk|macro|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM1_Msk
DECL|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM1_Pos|macro|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM1_Pos
DECL|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM2_Msk|macro|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM2_Msk
DECL|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM2_Pos|macro|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM2_Pos
DECL|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM3_Msk|macro|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM3_Msk
DECL|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM3_Pos|macro|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM3_Pos
DECL|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM4_Msk|macro|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM4_Msk
DECL|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM4_Pos|macro|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM4_Pos
DECL|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM5_Msk|macro|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM5_Msk
DECL|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM5_Pos|macro|SRSS_CLK_TRIM_CCO_CTL2_CCO_FCTRIM5_Pos
DECL|SRSS_CLK_TRIM_CCO_CTL_CCO_RCSTRIM_Msk|macro|SRSS_CLK_TRIM_CCO_CTL_CCO_RCSTRIM_Msk
DECL|SRSS_CLK_TRIM_CCO_CTL_CCO_RCSTRIM_Pos|macro|SRSS_CLK_TRIM_CCO_CTL_CCO_RCSTRIM_Pos
DECL|SRSS_CLK_TRIM_CCO_CTL_CCO_STABLE_CNT_Msk|macro|SRSS_CLK_TRIM_CCO_CTL_CCO_STABLE_CNT_Msk
DECL|SRSS_CLK_TRIM_CCO_CTL_CCO_STABLE_CNT_Pos|macro|SRSS_CLK_TRIM_CCO_CTL_CCO_STABLE_CNT_Pos
DECL|SRSS_CLK_TRIM_CCO_CTL_ENABLE_CNT_Msk|macro|SRSS_CLK_TRIM_CCO_CTL_ENABLE_CNT_Msk
DECL|SRSS_CLK_TRIM_CCO_CTL_ENABLE_CNT_Pos|macro|SRSS_CLK_TRIM_CCO_CTL_ENABLE_CNT_Pos
DECL|SRSS_CLK_TRIM_ECO_CTL_ATRIM_Msk|macro|SRSS_CLK_TRIM_ECO_CTL_ATRIM_Msk
DECL|SRSS_CLK_TRIM_ECO_CTL_ATRIM_Pos|macro|SRSS_CLK_TRIM_ECO_CTL_ATRIM_Pos
DECL|SRSS_CLK_TRIM_ECO_CTL_FTRIM_Msk|macro|SRSS_CLK_TRIM_ECO_CTL_FTRIM_Msk
DECL|SRSS_CLK_TRIM_ECO_CTL_FTRIM_Pos|macro|SRSS_CLK_TRIM_ECO_CTL_FTRIM_Pos
DECL|SRSS_CLK_TRIM_ECO_CTL_GTRIM_Msk|macro|SRSS_CLK_TRIM_ECO_CTL_GTRIM_Msk
DECL|SRSS_CLK_TRIM_ECO_CTL_GTRIM_Pos|macro|SRSS_CLK_TRIM_ECO_CTL_GTRIM_Pos
DECL|SRSS_CLK_TRIM_ECO_CTL_ITRIM_Msk|macro|SRSS_CLK_TRIM_ECO_CTL_ITRIM_Msk
DECL|SRSS_CLK_TRIM_ECO_CTL_ITRIM_Pos|macro|SRSS_CLK_TRIM_ECO_CTL_ITRIM_Pos
DECL|SRSS_CLK_TRIM_ECO_CTL_RTRIM_Msk|macro|SRSS_CLK_TRIM_ECO_CTL_RTRIM_Msk
DECL|SRSS_CLK_TRIM_ECO_CTL_RTRIM_Pos|macro|SRSS_CLK_TRIM_ECO_CTL_RTRIM_Pos
DECL|SRSS_CLK_TRIM_ECO_CTL_WDTRIM_Msk|macro|SRSS_CLK_TRIM_ECO_CTL_WDTRIM_Msk
DECL|SRSS_CLK_TRIM_ECO_CTL_WDTRIM_Pos|macro|SRSS_CLK_TRIM_ECO_CTL_WDTRIM_Pos
DECL|SRSS_CLK_TRIM_ILO_CTL_ILO_FTRIM_Msk|macro|SRSS_CLK_TRIM_ILO_CTL_ILO_FTRIM_Msk
DECL|SRSS_CLK_TRIM_ILO_CTL_ILO_FTRIM_Pos|macro|SRSS_CLK_TRIM_ILO_CTL_ILO_FTRIM_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL2_PILO_IREFBM_TRIM_Msk|macro|SRSS_CLK_TRIM_PILO_CTL2_PILO_IREFBM_TRIM_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL2_PILO_IREFBM_TRIM_Pos|macro|SRSS_CLK_TRIM_PILO_CTL2_PILO_IREFBM_TRIM_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL2_PILO_IREF_TRIM_Msk|macro|SRSS_CLK_TRIM_PILO_CTL2_PILO_IREF_TRIM_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL2_PILO_IREF_TRIM_Pos|macro|SRSS_CLK_TRIM_PILO_CTL2_PILO_IREF_TRIM_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL2_PILO_VREF_TRIM_Msk|macro|SRSS_CLK_TRIM_PILO_CTL2_PILO_VREF_TRIM_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL2_PILO_VREF_TRIM_Pos|macro|SRSS_CLK_TRIM_PILO_CTL2_PILO_VREF_TRIM_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL3_PILO_ENGOPT_Msk|macro|SRSS_CLK_TRIM_PILO_CTL3_PILO_ENGOPT_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL3_PILO_ENGOPT_Pos|macro|SRSS_CLK_TRIM_PILO_CTL3_PILO_ENGOPT_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_CFREQ_Msk|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_CFREQ_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_CFREQ_Pos|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_CFREQ_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_COMP_TRIM_Msk|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_COMP_TRIM_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_COMP_TRIM_Pos|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_COMP_TRIM_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_ISLOPE_TRIM_Msk|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_ISLOPE_TRIM_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_ISLOPE_TRIM_Pos|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_ISLOPE_TRIM_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_NBIAS_TRIM_Msk|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_NBIAS_TRIM_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_NBIAS_TRIM_Pos|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_NBIAS_TRIM_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_OSC_TRIM_Msk|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_OSC_TRIM_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_OSC_TRIM_Pos|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_OSC_TRIM_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_RES_TRIM_Msk|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_RES_TRIM_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_RES_TRIM_Pos|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_RES_TRIM_Pos
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_VTDIFF_TRIM_Msk|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_VTDIFF_TRIM_Msk
DECL|SRSS_CLK_TRIM_PILO_CTL_PILO_VTDIFF_TRIM_Pos|macro|SRSS_CLK_TRIM_PILO_CTL_PILO_VTDIFF_TRIM_Pos
DECL|SRSS_INTR_CFG|member|__IOM uint32_t SRSS_INTR_CFG; /*!< 0x00000710 SRSS Interrupt Configuration Register */
DECL|SRSS_INTR_MASKED|member|__IM uint32_t SRSS_INTR_MASKED; /*!< 0x0000070C SRSS Interrupt Masked Register */
DECL|SRSS_INTR_MASK|member|__IOM uint32_t SRSS_INTR_MASK; /*!< 0x00000708 SRSS Interrupt Mask Register */
DECL|SRSS_INTR_SET|member|__IOM uint32_t SRSS_INTR_SET; /*!< 0x00000704 SRSS Interrupt Set Register */
DECL|SRSS_INTR|member|__IOM uint32_t SRSS_INTR; /*!< 0x00000700 SRSS Interrupt Register */
DECL|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_EN_Msk|macro|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_EN_Msk
DECL|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_EN_Pos|macro|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_EN_Pos
DECL|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_HW_SEL_Msk|macro|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_HW_SEL_Msk
DECL|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_HW_SEL_Pos|macro|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_HW_SEL_Pos
DECL|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_SEL_Msk|macro|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_SEL_Msk
DECL|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_SEL_Pos|macro|SRSS_PWR_BUCK_CTL2_BUCK_OUT2_SEL_Pos
DECL|SRSS_PWR_BUCK_CTL_BUCK_EN_Msk|macro|SRSS_PWR_BUCK_CTL_BUCK_EN_Msk
DECL|SRSS_PWR_BUCK_CTL_BUCK_EN_Pos|macro|SRSS_PWR_BUCK_CTL_BUCK_EN_Pos
DECL|SRSS_PWR_BUCK_CTL_BUCK_OUT1_EN_Msk|macro|SRSS_PWR_BUCK_CTL_BUCK_OUT1_EN_Msk
DECL|SRSS_PWR_BUCK_CTL_BUCK_OUT1_EN_Pos|macro|SRSS_PWR_BUCK_CTL_BUCK_OUT1_EN_Pos
DECL|SRSS_PWR_BUCK_CTL_BUCK_OUT1_SEL_Msk|macro|SRSS_PWR_BUCK_CTL_BUCK_OUT1_SEL_Msk
DECL|SRSS_PWR_BUCK_CTL_BUCK_OUT1_SEL_Pos|macro|SRSS_PWR_BUCK_CTL_BUCK_OUT1_SEL_Pos
DECL|SRSS_PWR_CTL_ACT_REF_DIS_Msk|macro|SRSS_PWR_CTL_ACT_REF_DIS_Msk
DECL|SRSS_PWR_CTL_ACT_REF_DIS_Pos|macro|SRSS_PWR_CTL_ACT_REF_DIS_Pos
DECL|SRSS_PWR_CTL_ACT_REF_OK_Msk|macro|SRSS_PWR_CTL_ACT_REF_OK_Msk
DECL|SRSS_PWR_CTL_ACT_REF_OK_Pos|macro|SRSS_PWR_CTL_ACT_REF_OK_Pos
DECL|SRSS_PWR_CTL_BGREF_LPMODE_Msk|macro|SRSS_PWR_CTL_BGREF_LPMODE_Msk
DECL|SRSS_PWR_CTL_BGREF_LPMODE_Pos|macro|SRSS_PWR_CTL_BGREF_LPMODE_Pos
DECL|SRSS_PWR_CTL_DEBUG_SESSION_Msk|macro|SRSS_PWR_CTL_DEBUG_SESSION_Msk
DECL|SRSS_PWR_CTL_DEBUG_SESSION_Pos|macro|SRSS_PWR_CTL_DEBUG_SESSION_Pos
DECL|SRSS_PWR_CTL_DPSLP_REG_DIS_Msk|macro|SRSS_PWR_CTL_DPSLP_REG_DIS_Msk
DECL|SRSS_PWR_CTL_DPSLP_REG_DIS_Pos|macro|SRSS_PWR_CTL_DPSLP_REG_DIS_Pos
DECL|SRSS_PWR_CTL_IREF_LPMODE_Msk|macro|SRSS_PWR_CTL_IREF_LPMODE_Msk
DECL|SRSS_PWR_CTL_IREF_LPMODE_Pos|macro|SRSS_PWR_CTL_IREF_LPMODE_Pos
DECL|SRSS_PWR_CTL_LINREG_DIS_Msk|macro|SRSS_PWR_CTL_LINREG_DIS_Msk
DECL|SRSS_PWR_CTL_LINREG_DIS_Pos|macro|SRSS_PWR_CTL_LINREG_DIS_Pos
DECL|SRSS_PWR_CTL_LINREG_LPMODE_Msk|macro|SRSS_PWR_CTL_LINREG_LPMODE_Msk
DECL|SRSS_PWR_CTL_LINREG_LPMODE_Pos|macro|SRSS_PWR_CTL_LINREG_LPMODE_Pos
DECL|SRSS_PWR_CTL_LPM_READY_Msk|macro|SRSS_PWR_CTL_LPM_READY_Msk
DECL|SRSS_PWR_CTL_LPM_READY_Pos|macro|SRSS_PWR_CTL_LPM_READY_Pos
DECL|SRSS_PWR_CTL_NWELL_REG_DIS_Msk|macro|SRSS_PWR_CTL_NWELL_REG_DIS_Msk
DECL|SRSS_PWR_CTL_NWELL_REG_DIS_Pos|macro|SRSS_PWR_CTL_NWELL_REG_DIS_Pos
DECL|SRSS_PWR_CTL_PLL_LS_BYPASS_Msk|macro|SRSS_PWR_CTL_PLL_LS_BYPASS_Msk
DECL|SRSS_PWR_CTL_PLL_LS_BYPASS_Pos|macro|SRSS_PWR_CTL_PLL_LS_BYPASS_Pos
DECL|SRSS_PWR_CTL_PORBOD_LPMODE_Msk|macro|SRSS_PWR_CTL_PORBOD_LPMODE_Msk
DECL|SRSS_PWR_CTL_PORBOD_LPMODE_Pos|macro|SRSS_PWR_CTL_PORBOD_LPMODE_Pos
DECL|SRSS_PWR_CTL_POWER_MODE_Msk|macro|SRSS_PWR_CTL_POWER_MODE_Msk
DECL|SRSS_PWR_CTL_POWER_MODE_Pos|macro|SRSS_PWR_CTL_POWER_MODE_Pos
DECL|SRSS_PWR_CTL_RET_REG_DIS_Msk|macro|SRSS_PWR_CTL_RET_REG_DIS_Msk
DECL|SRSS_PWR_CTL_RET_REG_DIS_Pos|macro|SRSS_PWR_CTL_RET_REG_DIS_Pos
DECL|SRSS_PWR_CTL_VREFBUF_DIS_Msk|macro|SRSS_PWR_CTL_VREFBUF_DIS_Msk
DECL|SRSS_PWR_CTL_VREFBUF_DIS_Pos|macro|SRSS_PWR_CTL_VREFBUF_DIS_Pos
DECL|SRSS_PWR_CTL_VREFBUF_LPMODE_Msk|macro|SRSS_PWR_CTL_VREFBUF_LPMODE_Msk
DECL|SRSS_PWR_CTL_VREFBUF_LPMODE_Pos|macro|SRSS_PWR_CTL_VREFBUF_LPMODE_Pos
DECL|SRSS_PWR_CTL_VREFBUF_OK_Msk|macro|SRSS_PWR_CTL_VREFBUF_OK_Msk
DECL|SRSS_PWR_CTL_VREFBUF_OK_Pos|macro|SRSS_PWR_CTL_VREFBUF_OK_Pos
DECL|SRSS_PWR_HIBERNATE_FREEZE_Msk|macro|SRSS_PWR_HIBERNATE_FREEZE_Msk
DECL|SRSS_PWR_HIBERNATE_FREEZE_Pos|macro|SRSS_PWR_HIBERNATE_FREEZE_Pos
DECL|SRSS_PWR_HIBERNATE_HIBERNATE_DISABLE_Msk|macro|SRSS_PWR_HIBERNATE_HIBERNATE_DISABLE_Msk
DECL|SRSS_PWR_HIBERNATE_HIBERNATE_DISABLE_Pos|macro|SRSS_PWR_HIBERNATE_HIBERNATE_DISABLE_Pos
DECL|SRSS_PWR_HIBERNATE_HIBERNATE_Msk|macro|SRSS_PWR_HIBERNATE_HIBERNATE_Msk
DECL|SRSS_PWR_HIBERNATE_HIBERNATE_Pos|macro|SRSS_PWR_HIBERNATE_HIBERNATE_Pos
DECL|SRSS_PWR_HIBERNATE_MASK_HIBALARM_Msk|macro|SRSS_PWR_HIBERNATE_MASK_HIBALARM_Msk
DECL|SRSS_PWR_HIBERNATE_MASK_HIBALARM_Pos|macro|SRSS_PWR_HIBERNATE_MASK_HIBALARM_Pos
DECL|SRSS_PWR_HIBERNATE_MASK_HIBPIN_Msk|macro|SRSS_PWR_HIBERNATE_MASK_HIBPIN_Msk
DECL|SRSS_PWR_HIBERNATE_MASK_HIBPIN_Pos|macro|SRSS_PWR_HIBERNATE_MASK_HIBPIN_Pos
DECL|SRSS_PWR_HIBERNATE_MASK_HIBWDT_Msk|macro|SRSS_PWR_HIBERNATE_MASK_HIBWDT_Msk
DECL|SRSS_PWR_HIBERNATE_MASK_HIBWDT_Pos|macro|SRSS_PWR_HIBERNATE_MASK_HIBWDT_Pos
DECL|SRSS_PWR_HIBERNATE_POLARITY_HIBPIN_Msk|macro|SRSS_PWR_HIBERNATE_POLARITY_HIBPIN_Msk
DECL|SRSS_PWR_HIBERNATE_POLARITY_HIBPIN_Pos|macro|SRSS_PWR_HIBERNATE_POLARITY_HIBPIN_Pos
DECL|SRSS_PWR_HIBERNATE_TOKEN_Msk|macro|SRSS_PWR_HIBERNATE_TOKEN_Msk
DECL|SRSS_PWR_HIBERNATE_TOKEN_Pos|macro|SRSS_PWR_HIBERNATE_TOKEN_Pos
DECL|SRSS_PWR_HIBERNATE_UNLOCK_Msk|macro|SRSS_PWR_HIBERNATE_UNLOCK_Msk
DECL|SRSS_PWR_HIBERNATE_UNLOCK_Pos|macro|SRSS_PWR_HIBERNATE_UNLOCK_Pos
DECL|SRSS_PWR_HIB_DATA_HIB_DATA_Msk|macro|SRSS_PWR_HIB_DATA_HIB_DATA_Msk
DECL|SRSS_PWR_HIB_DATA_HIB_DATA_Pos|macro|SRSS_PWR_HIB_DATA_HIB_DATA_Pos
DECL|SRSS_PWR_LVD_CTL_HVLVD1_EN_Msk|macro|SRSS_PWR_LVD_CTL_HVLVD1_EN_Msk
DECL|SRSS_PWR_LVD_CTL_HVLVD1_EN_Pos|macro|SRSS_PWR_LVD_CTL_HVLVD1_EN_Pos
DECL|SRSS_PWR_LVD_CTL_HVLVD1_SRCSEL_Msk|macro|SRSS_PWR_LVD_CTL_HVLVD1_SRCSEL_Msk
DECL|SRSS_PWR_LVD_CTL_HVLVD1_SRCSEL_Pos|macro|SRSS_PWR_LVD_CTL_HVLVD1_SRCSEL_Pos
DECL|SRSS_PWR_LVD_CTL_HVLVD1_TRIPSEL_Msk|macro|SRSS_PWR_LVD_CTL_HVLVD1_TRIPSEL_Msk
DECL|SRSS_PWR_LVD_CTL_HVLVD1_TRIPSEL_Pos|macro|SRSS_PWR_LVD_CTL_HVLVD1_TRIPSEL_Pos
DECL|SRSS_PWR_LVD_STATUS_HVLVD1_OK_Msk|macro|SRSS_PWR_LVD_STATUS_HVLVD1_OK_Msk
DECL|SRSS_PWR_LVD_STATUS_HVLVD1_OK_Pos|macro|SRSS_PWR_LVD_STATUS_HVLVD1_OK_Pos
DECL|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_ITRIM_Msk|macro|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_ITRIM_Msk
DECL|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_ITRIM_Pos|macro|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_ITRIM_Pos
DECL|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_OFSTRIM_Msk|macro|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_OFSTRIM_Msk
DECL|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_OFSTRIM_Pos|macro|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_OFSTRIM_Pos
DECL|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_TRIPSEL_Msk|macro|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_TRIPSEL_Msk
DECL|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_TRIPSEL_Pos|macro|SRSS_PWR_TRIM_BODOVP_CTL_HVPORBOD_TRIPSEL_Pos
DECL|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_ITRIM_Msk|macro|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_ITRIM_Msk
DECL|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_ITRIM_Pos|macro|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_ITRIM_Pos
DECL|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_OFSTRIM_Msk|macro|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_OFSTRIM_Msk
DECL|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_OFSTRIM_Pos|macro|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_OFSTRIM_Pos
DECL|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_TRIPSEL_Msk|macro|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_TRIPSEL_Msk
DECL|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_TRIPSEL_Pos|macro|SRSS_PWR_TRIM_BODOVP_CTL_LVPORBOD_TRIPSEL_Pos
DECL|SRSS_PWR_TRIM_LVD_CTL_HVLVD1_ITRIM_Msk|macro|SRSS_PWR_TRIM_LVD_CTL_HVLVD1_ITRIM_Msk
DECL|SRSS_PWR_TRIM_LVD_CTL_HVLVD1_ITRIM_Pos|macro|SRSS_PWR_TRIM_LVD_CTL_HVLVD1_ITRIM_Pos
DECL|SRSS_PWR_TRIM_LVD_CTL_HVLVD1_OFSTRIM_Msk|macro|SRSS_PWR_TRIM_LVD_CTL_HVLVD1_OFSTRIM_Msk
DECL|SRSS_PWR_TRIM_LVD_CTL_HVLVD1_OFSTRIM_Pos|macro|SRSS_PWR_TRIM_LVD_CTL_HVLVD1_OFSTRIM_Pos
DECL|SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_BOOST_Msk|macro|SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_BOOST_Msk
DECL|SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_BOOST_Pos|macro|SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_BOOST_Pos
DECL|SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_TRIM_Msk|macro|SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_TRIM_Msk
DECL|SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_TRIM_Pos|macro|SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_TRIM_Pos
DECL|SRSS_PWR_TRIM_REF_CTL_ACT_REF_ABSTRIM_Msk|macro|SRSS_PWR_TRIM_REF_CTL_ACT_REF_ABSTRIM_Msk
DECL|SRSS_PWR_TRIM_REF_CTL_ACT_REF_ABSTRIM_Pos|macro|SRSS_PWR_TRIM_REF_CTL_ACT_REF_ABSTRIM_Pos
DECL|SRSS_PWR_TRIM_REF_CTL_ACT_REF_IBOOST_Msk|macro|SRSS_PWR_TRIM_REF_CTL_ACT_REF_IBOOST_Msk
DECL|SRSS_PWR_TRIM_REF_CTL_ACT_REF_IBOOST_Pos|macro|SRSS_PWR_TRIM_REF_CTL_ACT_REF_IBOOST_Pos
DECL|SRSS_PWR_TRIM_REF_CTL_ACT_REF_ITRIM_Msk|macro|SRSS_PWR_TRIM_REF_CTL_ACT_REF_ITRIM_Msk
DECL|SRSS_PWR_TRIM_REF_CTL_ACT_REF_ITRIM_Pos|macro|SRSS_PWR_TRIM_REF_CTL_ACT_REF_ITRIM_Pos
DECL|SRSS_PWR_TRIM_REF_CTL_ACT_REF_TCTRIM_Msk|macro|SRSS_PWR_TRIM_REF_CTL_ACT_REF_TCTRIM_Msk
DECL|SRSS_PWR_TRIM_REF_CTL_ACT_REF_TCTRIM_Pos|macro|SRSS_PWR_TRIM_REF_CTL_ACT_REF_TCTRIM_Pos
DECL|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_ABSTRIM_Msk|macro|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_ABSTRIM_Msk
DECL|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_ABSTRIM_Pos|macro|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_ABSTRIM_Pos
DECL|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_ITRIM_Msk|macro|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_ITRIM_Msk
DECL|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_ITRIM_Pos|macro|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_ITRIM_Pos
DECL|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_TCTRIM_Msk|macro|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_TCTRIM_Msk
DECL|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_TCTRIM_Pos|macro|SRSS_PWR_TRIM_REF_CTL_DPSLP_REF_TCTRIM_Pos
DECL|SRSS_PWR_TRIM_WAKE_CTL_WAKE_DELAY_Msk|macro|SRSS_PWR_TRIM_WAKE_CTL_WAKE_DELAY_Msk
DECL|SRSS_PWR_TRIM_WAKE_CTL_WAKE_DELAY_Pos|macro|SRSS_PWR_TRIM_WAKE_CTL_WAKE_DELAY_Pos
DECL|SRSS_RES_CAUSE2_RESET_CSV_HF_FREQ_Msk|macro|SRSS_RES_CAUSE2_RESET_CSV_HF_FREQ_Msk
DECL|SRSS_RES_CAUSE2_RESET_CSV_HF_FREQ_Pos|macro|SRSS_RES_CAUSE2_RESET_CSV_HF_FREQ_Pos
DECL|SRSS_RES_CAUSE2_RESET_CSV_HF_LOSS_Msk|macro|SRSS_RES_CAUSE2_RESET_CSV_HF_LOSS_Msk
DECL|SRSS_RES_CAUSE2_RESET_CSV_HF_LOSS_Pos|macro|SRSS_RES_CAUSE2_RESET_CSV_HF_LOSS_Pos
DECL|SRSS_RES_CAUSE_RESET_ACT_FAULT_Msk|macro|SRSS_RES_CAUSE_RESET_ACT_FAULT_Msk
DECL|SRSS_RES_CAUSE_RESET_ACT_FAULT_Pos|macro|SRSS_RES_CAUSE_RESET_ACT_FAULT_Pos
DECL|SRSS_RES_CAUSE_RESET_CSV_WCO_LOSS_Msk|macro|SRSS_RES_CAUSE_RESET_CSV_WCO_LOSS_Msk
DECL|SRSS_RES_CAUSE_RESET_CSV_WCO_LOSS_Pos|macro|SRSS_RES_CAUSE_RESET_CSV_WCO_LOSS_Pos
DECL|SRSS_RES_CAUSE_RESET_DPSLP_FAULT_Msk|macro|SRSS_RES_CAUSE_RESET_DPSLP_FAULT_Msk
DECL|SRSS_RES_CAUSE_RESET_DPSLP_FAULT_Pos|macro|SRSS_RES_CAUSE_RESET_DPSLP_FAULT_Pos
DECL|SRSS_RES_CAUSE_RESET_MCWDT0_Msk|macro|SRSS_RES_CAUSE_RESET_MCWDT0_Msk
DECL|SRSS_RES_CAUSE_RESET_MCWDT0_Pos|macro|SRSS_RES_CAUSE_RESET_MCWDT0_Pos
DECL|SRSS_RES_CAUSE_RESET_MCWDT1_Msk|macro|SRSS_RES_CAUSE_RESET_MCWDT1_Msk
DECL|SRSS_RES_CAUSE_RESET_MCWDT1_Pos|macro|SRSS_RES_CAUSE_RESET_MCWDT1_Pos
DECL|SRSS_RES_CAUSE_RESET_MCWDT2_Msk|macro|SRSS_RES_CAUSE_RESET_MCWDT2_Msk
DECL|SRSS_RES_CAUSE_RESET_MCWDT2_Pos|macro|SRSS_RES_CAUSE_RESET_MCWDT2_Pos
DECL|SRSS_RES_CAUSE_RESET_MCWDT3_Msk|macro|SRSS_RES_CAUSE_RESET_MCWDT3_Msk
DECL|SRSS_RES_CAUSE_RESET_MCWDT3_Pos|macro|SRSS_RES_CAUSE_RESET_MCWDT3_Pos
DECL|SRSS_RES_CAUSE_RESET_SOFT_Msk|macro|SRSS_RES_CAUSE_RESET_SOFT_Msk
DECL|SRSS_RES_CAUSE_RESET_SOFT_Pos|macro|SRSS_RES_CAUSE_RESET_SOFT_Pos
DECL|SRSS_RES_CAUSE_RESET_WDT_Msk|macro|SRSS_RES_CAUSE_RESET_WDT_Msk
DECL|SRSS_RES_CAUSE_RESET_WDT_Pos|macro|SRSS_RES_CAUSE_RESET_WDT_Pos
DECL|SRSS_SECTION_SIZE|macro|SRSS_SECTION_SIZE
DECL|SRSS_SRSS_INTR_CFG_HVLVD1_EDGE_SEL_Msk|macro|SRSS_SRSS_INTR_CFG_HVLVD1_EDGE_SEL_Msk
DECL|SRSS_SRSS_INTR_CFG_HVLVD1_EDGE_SEL_Pos|macro|SRSS_SRSS_INTR_CFG_HVLVD1_EDGE_SEL_Pos
DECL|SRSS_SRSS_INTR_CLK_CAL_Msk|macro|SRSS_SRSS_INTR_CLK_CAL_Msk
DECL|SRSS_SRSS_INTR_CLK_CAL_Pos|macro|SRSS_SRSS_INTR_CLK_CAL_Pos
DECL|SRSS_SRSS_INTR_HVLVD1_Msk|macro|SRSS_SRSS_INTR_HVLVD1_Msk
DECL|SRSS_SRSS_INTR_HVLVD1_Pos|macro|SRSS_SRSS_INTR_HVLVD1_Pos
DECL|SRSS_SRSS_INTR_MASKED_CLK_CAL_Msk|macro|SRSS_SRSS_INTR_MASKED_CLK_CAL_Msk
DECL|SRSS_SRSS_INTR_MASKED_CLK_CAL_Pos|macro|SRSS_SRSS_INTR_MASKED_CLK_CAL_Pos
DECL|SRSS_SRSS_INTR_MASKED_HVLVD1_Msk|macro|SRSS_SRSS_INTR_MASKED_HVLVD1_Msk
DECL|SRSS_SRSS_INTR_MASKED_HVLVD1_Pos|macro|SRSS_SRSS_INTR_MASKED_HVLVD1_Pos
DECL|SRSS_SRSS_INTR_MASKED_WDT_MATCH_Msk|macro|SRSS_SRSS_INTR_MASKED_WDT_MATCH_Msk
DECL|SRSS_SRSS_INTR_MASKED_WDT_MATCH_Pos|macro|SRSS_SRSS_INTR_MASKED_WDT_MATCH_Pos
DECL|SRSS_SRSS_INTR_MASK_CLK_CAL_Msk|macro|SRSS_SRSS_INTR_MASK_CLK_CAL_Msk
DECL|SRSS_SRSS_INTR_MASK_CLK_CAL_Pos|macro|SRSS_SRSS_INTR_MASK_CLK_CAL_Pos
DECL|SRSS_SRSS_INTR_MASK_HVLVD1_Msk|macro|SRSS_SRSS_INTR_MASK_HVLVD1_Msk
DECL|SRSS_SRSS_INTR_MASK_HVLVD1_Pos|macro|SRSS_SRSS_INTR_MASK_HVLVD1_Pos
DECL|SRSS_SRSS_INTR_MASK_WDT_MATCH_Msk|macro|SRSS_SRSS_INTR_MASK_WDT_MATCH_Msk
DECL|SRSS_SRSS_INTR_MASK_WDT_MATCH_Pos|macro|SRSS_SRSS_INTR_MASK_WDT_MATCH_Pos
DECL|SRSS_SRSS_INTR_SET_CLK_CAL_Msk|macro|SRSS_SRSS_INTR_SET_CLK_CAL_Msk
DECL|SRSS_SRSS_INTR_SET_CLK_CAL_Pos|macro|SRSS_SRSS_INTR_SET_CLK_CAL_Pos
DECL|SRSS_SRSS_INTR_SET_HVLVD1_Msk|macro|SRSS_SRSS_INTR_SET_HVLVD1_Msk
DECL|SRSS_SRSS_INTR_SET_HVLVD1_Pos|macro|SRSS_SRSS_INTR_SET_HVLVD1_Pos
DECL|SRSS_SRSS_INTR_SET_WDT_MATCH_Msk|macro|SRSS_SRSS_INTR_SET_WDT_MATCH_Msk
DECL|SRSS_SRSS_INTR_SET_WDT_MATCH_Pos|macro|SRSS_SRSS_INTR_SET_WDT_MATCH_Pos
DECL|SRSS_SRSS_INTR_WDT_MATCH_Msk|macro|SRSS_SRSS_INTR_WDT_MATCH_Msk
DECL|SRSS_SRSS_INTR_WDT_MATCH_Pos|macro|SRSS_SRSS_INTR_WDT_MATCH_Pos
DECL|SRSS_V1_Type|typedef|} SRSS_V1_Type; /*!< Size = 65328 (0xFF30) */
DECL|SRSS_WDT_CNT_COUNTER_Msk|macro|SRSS_WDT_CNT_COUNTER_Msk
DECL|SRSS_WDT_CNT_COUNTER_Pos|macro|SRSS_WDT_CNT_COUNTER_Pos
DECL|SRSS_WDT_CTL_WDT_EN_Msk|macro|SRSS_WDT_CTL_WDT_EN_Msk
DECL|SRSS_WDT_CTL_WDT_EN_Pos|macro|SRSS_WDT_CTL_WDT_EN_Pos
DECL|SRSS_WDT_CTL_WDT_LOCK_Msk|macro|SRSS_WDT_CTL_WDT_LOCK_Msk
DECL|SRSS_WDT_CTL_WDT_LOCK_Pos|macro|SRSS_WDT_CTL_WDT_LOCK_Pos
DECL|SRSS_WDT_MATCH_IGNORE_BITS_Msk|macro|SRSS_WDT_MATCH_IGNORE_BITS_Msk
DECL|SRSS_WDT_MATCH_IGNORE_BITS_Pos|macro|SRSS_WDT_MATCH_IGNORE_BITS_Pos
DECL|SRSS_WDT_MATCH_MATCH_Msk|macro|SRSS_WDT_MATCH_MATCH_Msk
DECL|SRSS_WDT_MATCH_MATCH_Pos|macro|SRSS_WDT_MATCH_MATCH_Pos
DECL|WDT_CNT|member|__IOM uint32_t WDT_CNT; /*!< 0x00000184 Watchdog Counter Count Register */
DECL|WDT_CTL|member|__IOM uint32_t WDT_CTL; /*!< 0x00000180 Watchdog Counter Control Register */
DECL|WDT_MATCH|member|__IOM uint32_t WDT_MATCH; /*!< 0x00000188 Watchdog Counter Match Register */
DECL|_CYIP_SRSS_H_|macro|_CYIP_SRSS_H_
