{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734679969754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734679969758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 09:32:49 2024 " "Processing started: Fri Dec 20 09:32:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734679969758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679969758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUBarrel -c ALUBarrel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUBarrel -c ALUBarrel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679969758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734679969959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734679969959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alubarrel.sv 1 1 " "Found 1 design units, including 1 entities, in source file alubarrel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBarrel " "Found entity 1: ALUBarrel" {  } { { "ALUBarrel.sv" "" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734679975364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679975364 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barrel8Bit.sv(20) " "Verilog HDL warning at Barrel8Bit.sv(20): extended using \"x\" or \"z\"" {  } { { "Barrel8Bit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/Barrel8Bit.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734679975364 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barrel8Bit.sv(29) " "Verilog HDL warning at Barrel8Bit.sv(29): extended using \"x\" or \"z\"" {  } { { "Barrel8Bit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/Barrel8Bit.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734679975365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrel8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Barrel8bit " "Found entity 1: Barrel8bit" {  } { { "Barrel8Bit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/Barrel8Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734679975365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679975365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compflags.sv 1 1 " "Found 1 design units, including 1 entities, in source file compflags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompFlags " "Found entity 1: CompFlags" {  } { { "CompFlags.sv" "" { Text "D:/Quartus Projects/ALUBarrel/CompFlags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734679975365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679975365 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alunbit.sv(17) " "Verilog HDL warning at alunbit.sv(17): extended using \"x\" or \"z\"" {  } { { "alunbit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/alunbit.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734679975366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N alunbit.sv(1) " "Verilog HDL Declaration information at alunbit.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "alunbit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/alunbit.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734679975366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alunbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alunbit " "Found entity 1: alunbit" {  } { { "alunbit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/alunbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734679975366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679975366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z CompFlags.sv(9) " "Verilog HDL Implicit Net warning at CompFlags.sv(9): created implicit net for \"z\"" {  } { { "CompFlags.sv" "" { Text "D:/Quartus Projects/ALUBarrel/CompFlags.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734679975367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUBarrel " "Elaborating entity \"ALUBarrel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734679975382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel8bit Barrel8bit:barrel " "Elaborating entity \"Barrel8bit\" for hierarchy \"Barrel8bit:barrel\"" {  } { { "ALUBarrel.sv" "barrel" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734679975383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Barrel8Bit.sv(20) " "Verilog HDL assignment warning at Barrel8Bit.sv(20): truncated value with size 32 to match size of target (8)" {  } { { "Barrel8Bit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/Barrel8Bit.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734679975383 "|ALUBarrel|Barrel8bit:barrel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Barrel8Bit.sv(29) " "Verilog HDL assignment warning at Barrel8Bit.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "Barrel8Bit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/Barrel8Bit.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734679975383 "|ALUBarrel|Barrel8bit:barrel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alunbit alunbit:ALU " "Elaborating entity \"alunbit\" for hierarchy \"alunbit:ALU\"" {  } { { "ALUBarrel.sv" "ALU" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734679975384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 alunbit.sv(14) " "Verilog HDL assignment warning at alunbit.sv(14): truncated value with size 9 to match size of target (8)" {  } { { "alunbit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/alunbit.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734679975384 "|ALUBarrel|alunbit:ALU"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alunbit.sv(15) " "Verilog HDL Case Statement warning at alunbit.sv(15): case item expression never matches the case expression" {  } { { "alunbit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/alunbit.sv" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1734679975384 "|ALUBarrel|alunbit:ALU"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alunbit.sv(16) " "Verilog HDL Case Statement warning at alunbit.sv(16): case item expression never matches the case expression" {  } { { "alunbit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/alunbit.sv" 16 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1734679975384 "|ALUBarrel|alunbit:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alunbit.sv(17) " "Verilog HDL assignment warning at alunbit.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "alunbit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/alunbit.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734679975384 "|ALUBarrel|alunbit:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompFlags CompFlags:Flags " "Elaborating entity \"CompFlags\" for hierarchy \"CompFlags:Flags\"" {  } { { "ALUBarrel.sv" "Flags" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734679975390 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "z 0 CompFlags.sv(9) " "Net \"z\" at CompFlags.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "CompFlags.sv" "" { Text "D:/Quartus Projects/ALUBarrel/CompFlags.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734679975390 "|ALUBarrel|CompFlags:Flags"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUFlags\[3\] " "Net \"ALUFlags\[3\]\" is missing source, defaulting to GND" {  } { { "ALUBarrel.sv" "ALUFlags\[3\]" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734679975428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUFlags\[2\] " "Net \"ALUFlags\[2\]\" is missing source, defaulting to GND" {  } { { "ALUBarrel.sv" "ALUFlags\[2\]" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734679975428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUFlags\[1\] " "Net \"ALUFlags\[1\]\" is missing source, defaulting to GND" {  } { { "ALUBarrel.sv" "ALUFlags\[1\]" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734679975428 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734679975428 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUFlags\[3\] " "Net \"ALUFlags\[3\]\" is missing source, defaulting to GND" {  } { { "ALUBarrel.sv" "ALUFlags\[3\]" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734679975428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUFlags\[2\] " "Net \"ALUFlags\[2\]\" is missing source, defaulting to GND" {  } { { "ALUBarrel.sv" "ALUFlags\[2\]" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734679975428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUFlags\[1\] " "Net \"ALUFlags\[1\]\" is missing source, defaulting to GND" {  } { { "ALUBarrel.sv" "ALUFlags\[1\]" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734679975428 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734679975428 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734679975728 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "N GND " "Pin \"N\" is stuck at GND" {  } { { "ALUBarrel.sv" "" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734679975785 "|ALUBarrel|N"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z GND " "Pin \"Z\" is stuck at GND" {  } { { "ALUBarrel.sv" "" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734679975785 "|ALUBarrel|Z"} { "Warning" "WMLS_MLS_STUCK_PIN" "V GND " "Pin \"V\" is stuck at GND" {  } { { "ALUBarrel.sv" "" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734679975785 "|ALUBarrel|V"} { "Warning" "WMLS_MLS_STUCK_PIN" "GE VCC " "Pin \"GE\" is stuck at VCC" {  } { { "ALUBarrel.sv" "" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734679975785 "|ALUBarrel|GE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LE GND " "Pin \"LE\" is stuck at GND" {  } { { "ALUBarrel.sv" "" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734679975785 "|ALUBarrel|LE"} { "Warning" "WMLS_MLS_STUCK_PIN" "GT VCC " "Pin \"GT\" is stuck at VCC" {  } { { "ALUBarrel.sv" "" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734679975785 "|ALUBarrel|GT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT GND " "Pin \"LT\" is stuck at GND" {  } { { "ALUBarrel.sv" "" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734679975785 "|ALUBarrel|LT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734679975785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734679975823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus Projects/ALUBarrel/output_files/ALUBarrel.map.smsg " "Generated suppressed messages file D:/Quartus Projects/ALUBarrel/output_files/ALUBarrel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679976332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734679976403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734679976403 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUControl\[1\] " "No output dependent on input pin \"ALUControl\[1\]\"" {  } { { "ALUBarrel.sv" "" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734679976426 "|ALUBarrel|ALUControl[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734679976426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734679976427 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734679976427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734679976427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734679976427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734679976440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 09:32:56 2024 " "Processing ended: Fri Dec 20 09:32:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734679976440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734679976440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734679976440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679976440 ""}
