Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/adder.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/ALU.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/AT_decoder.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/comparator.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/controller.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/datapath.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/DM.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/EX.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/EX_MEMReg.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/EXT.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/forward_signal_generator.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/GRF.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/hazard_judge.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/hazard_solver.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/ID.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/ID_EXReg.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/IF.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/IF_IDReg.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/IM.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/instr_judge.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/MEM.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/MEM_WBReg.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/mips.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/mipstest.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/mux.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/Nadder.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/PC.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/signal_generator.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/splitter.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/stall_flush_signal_generator.v
Verilog work d:/VHDLfile/P5CPU/assembly_line_CPU/WB.v
