Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_tt_025C_5v00' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/53-openroad-rcx/nom/tiny_tonegen.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000321    0.550493 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.015079    0.199836    0.757934    1.308428 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.199836    0.000287    1.308714 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004815    0.289059    0.214763    1.523477 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.289059    0.000050    1.523527 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003479    0.165413    0.139040    1.662567 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.165413    0.000034    1.662602 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.662602   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000321    0.550493 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650493   clock uncertainty
                                  0.000000    0.650493   clock reconvergence pessimism
                                  0.122235    0.772728   library hold time
                                              0.772728   data required time
---------------------------------------------------------------------------------------------
                                              0.772728   data required time
                                             -1.662602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.889874   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000393    0.548548 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018380    0.227542    0.779547    1.328094 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.227544    0.000476    1.328570 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006758    0.292913    0.237106    1.565676 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.292913    0.000144    1.565819 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003708    0.217778    0.184651    1.750471 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.217778    0.000038    1.750509 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.750509   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000393    0.548548 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648548   clock uncertainty
                                  0.000000    0.648548   clock reconvergence pessimism
                                  0.110922    0.759470   library hold time
                                              0.759470   data required time
---------------------------------------------------------------------------------------------
                                              0.759470   data required time
                                             -1.750509   data arrival time
---------------------------------------------------------------------------------------------
                                              0.991039   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000152    0.550325 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024740    0.283293    0.819649    1.369974 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.283293    0.000161    1.370134 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006842    0.307585    0.317205    1.687339 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.307585    0.000146    1.687485 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004911    0.186907    0.157491    1.844976 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.186907    0.000100    1.845077 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.845077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000152    0.550325 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650325   clock uncertainty
                                  0.000000    0.650325   clock reconvergence pessimism
                                  0.117803    0.768128   library hold time
                                              0.768128   data required time
---------------------------------------------------------------------------------------------
                                              0.768128   data required time
                                             -1.845077   data arrival time
---------------------------------------------------------------------------------------------
                                              1.076949   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000328    0.550501 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.034049    0.608458    1.160315    1.710816 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.608458    0.000438    1.711254 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007194    0.251283    0.174228    1.885482 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.251283    0.000171    1.885653 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.885653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000328    0.550501 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650501   clock uncertainty
                                  0.000000    0.650501   clock reconvergence pessimism
                                  0.104529    0.755030   library hold time
                                              0.755030   data required time
---------------------------------------------------------------------------------------------
                                              0.755030   data required time
                                             -1.885653   data arrival time
---------------------------------------------------------------------------------------------
                                              1.130623   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000359    0.548514 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019178    0.234487    0.784839    1.333353 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.234487    0.000350    1.333704 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003163    0.147848    0.394543    1.728246 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.147848    0.000030    1.728277 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003348    0.115843    0.340524    2.068801 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.115843    0.000032    2.068833 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.068833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000359    0.548514 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648514   clock uncertainty
                                  0.000000    0.648514   clock reconvergence pessimism
                                  0.131998    0.780512   library hold time
                                              0.780512   data required time
---------------------------------------------------------------------------------------------
                                              0.780512   data required time
                                             -2.068833   data arrival time
---------------------------------------------------------------------------------------------
                                              1.288321   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000391    0.550564 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004571    0.168471    0.873287    1.423851 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.168471    0.000044    1.423896 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.008831    0.204715    0.176586    1.600482 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.204715    0.000229    1.600711 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015032    0.416572    0.308606    1.909317 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.416572    0.000131    1.909448 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003871    0.170818    0.118974    2.028422 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.170818    0.000042    2.028464 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004094    0.109848    0.273967    2.302431 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.109848    0.000045    2.302476 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.302476   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000162    0.548317 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648317   clock uncertainty
                                  0.000000    0.648317   clock reconvergence pessimism
                                  0.133237    0.781554   library hold time
                                              0.781554   data required time
---------------------------------------------------------------------------------------------
                                              0.781554   data required time
                                             -2.302476   data arrival time
---------------------------------------------------------------------------------------------
                                              1.520922   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536735    0.004452    4.714606 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.079583    0.360412    0.502689    5.217295 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.360418    0.002103    5.219398 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.219398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000416    0.550589 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650589   clock uncertainty
                                  0.000000    0.650589   clock reconvergence pessimism
                                  0.364305    1.014894   library removal time
                                              1.014894   data required time
---------------------------------------------------------------------------------------------
                                              1.014894   data required time
                                             -5.219398   data arrival time
---------------------------------------------------------------------------------------------
                                              4.204504   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401502    0.003924    5.239876 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.239876   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000328    0.550501 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650501   clock uncertainty
                                  0.000000    0.650501   clock reconvergence pessimism
                                  0.367668    1.018170   library removal time
                                              1.018170   data required time
---------------------------------------------------------------------------------------------
                                              1.018170   data required time
                                             -5.239876   data arrival time
---------------------------------------------------------------------------------------------
                                              4.221706   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401525    0.004370    5.240322 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240322   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000152    0.550325 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650325   clock uncertainty
                                  0.000000    0.650325   clock reconvergence pessimism
                                  0.367670    1.017995   library removal time
                                              1.017995   data required time
---------------------------------------------------------------------------------------------
                                              1.017995   data required time
                                             -5.240322   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222327   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401547    0.004786    5.240737 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240737   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000415    0.550587 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650587   clock uncertainty
                                  0.000000    0.650587   clock reconvergence pessimism
                                  0.367672    1.018260   library removal time
                                              1.018260   data required time
---------------------------------------------------------------------------------------------
                                              1.018260   data required time
                                             -5.240737   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222477   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401546    0.004759    5.240711 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000391    0.550564 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650564   clock uncertainty
                                  0.000000    0.650564   clock reconvergence pessimism
                                  0.367672    1.018236   library removal time
                                              1.018236   data required time
---------------------------------------------------------------------------------------------
                                              1.018236   data required time
                                             -5.240711   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222475   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401542    0.004698    5.240650 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000321    0.550493 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650493   clock uncertainty
                                  0.000000    0.650493   clock reconvergence pessimism
                                  0.367672    1.018165   library removal time
                                              1.018165   data required time
---------------------------------------------------------------------------------------------
                                              1.018165   data required time
                                             -5.240650   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222485   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536616    0.000301    4.710456 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039555    0.684219    0.580630    5.291086 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.684228    0.001376    5.292462 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085863    0.385318    0.536125    5.828587 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.385361    0.003179    5.831766 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.831766   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000359    0.548514 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648514   clock uncertainty
                                  0.000000    0.648514   clock reconvergence pessimism
                                  0.365937    1.014451   library removal time
                                              1.014451   data required time
---------------------------------------------------------------------------------------------
                                              1.014451   data required time
                                             -5.831766   data arrival time
---------------------------------------------------------------------------------------------
                                              4.817316   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536616    0.000301    4.710456 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039555    0.684219    0.580630    5.291086 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.684228    0.001376    5.292462 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085863    0.385318    0.536125    5.828587 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.385364    0.003282    5.831869 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.831869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000393    0.548548 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648548   clock uncertainty
                                  0.000000    0.648548   clock reconvergence pessimism
                                  0.365937    1.014485   library removal time
                                              1.014485   data required time
---------------------------------------------------------------------------------------------
                                              1.014485   data required time
                                             -5.831869   data arrival time
---------------------------------------------------------------------------------------------
                                              4.817384   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536616    0.000301    4.710456 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039555    0.684219    0.580630    5.291086 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.684228    0.001376    5.292462 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085863    0.385318    0.536125    5.828587 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.385363    0.003259    5.831845 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.831845   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000162    0.548317 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648317   clock uncertainty
                                  0.000000    0.648317   clock reconvergence pessimism
                                  0.365937    1.014254   library removal time
                                              1.014254   data required time
---------------------------------------------------------------------------------------------
                                              1.014254   data required time
                                             -5.831845   data arrival time
---------------------------------------------------------------------------------------------
                                              4.817592   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536616    0.000301    4.710456 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039555    0.684219    0.580630    5.291086 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.684228    0.001376    5.292462 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085863    0.385318    0.536125    5.828587 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.385363    0.003259    5.831845 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.831845   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687   20.317282 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875   20.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000162   20.548317 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448317   clock uncertainty
                                  0.000000   20.448317   clock reconvergence pessimism
                                  0.200866   20.649183   library recovery time
                                             20.649183   data required time
---------------------------------------------------------------------------------------------
                                             20.649183   data required time
                                             -5.831845   data arrival time
---------------------------------------------------------------------------------------------
                                             14.817337   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536616    0.000301    4.710456 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039555    0.684219    0.580630    5.291086 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.684228    0.001376    5.292462 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085863    0.385318    0.536125    5.828587 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.385364    0.003282    5.831869 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.831869   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687   20.317282 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875   20.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000393   20.548548 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448549   clock uncertainty
                                  0.000000   20.448549   clock reconvergence pessimism
                                  0.200865   20.649414   library recovery time
                                             20.649414   data required time
---------------------------------------------------------------------------------------------
                                             20.649414   data required time
                                             -5.831869   data arrival time
---------------------------------------------------------------------------------------------
                                             14.817545   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536616    0.000301    4.710456 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039555    0.684219    0.580630    5.291086 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.684228    0.001376    5.292462 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085863    0.385318    0.536125    5.828587 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.385361    0.003179    5.831766 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.831766   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687   20.317282 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875   20.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000359   20.548515 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448515   clock uncertainty
                                  0.000000   20.448515   clock reconvergence pessimism
                                  0.200866   20.649380   library recovery time
                                             20.649380   data required time
---------------------------------------------------------------------------------------------
                                             20.649380   data required time
                                             -5.831766   data arrival time
---------------------------------------------------------------------------------------------
                                             14.817615   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005043    0.130363    0.049833    4.049833 ^ ena (in)
                                                         ena (net)
                      0.130363    0.000000    4.049833 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015479    0.295396    0.311466    4.361299 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.295396    0.000224    4.361522 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.029963    0.485244    0.358122    4.719645 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.485247    0.000643    4.720288 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003708    0.394670    0.324189    5.044477 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.394670    0.000038    5.044514 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.044514   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687   20.317282 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875   20.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000393   20.548548 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448549   clock uncertainty
                                  0.000000   20.448549   clock reconvergence pessimism
                                 -0.353100   20.095449   library setup time
                                             20.095449   data required time
---------------------------------------------------------------------------------------------
                                             20.095449   data required time
                                             -5.044514   data arrival time
---------------------------------------------------------------------------------------------
                                             15.050935   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005043    0.130363    0.049833    4.049833 ^ ena (in)
                                                         ena (net)
                      0.130363    0.000000    4.049833 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015479    0.295396    0.311466    4.361299 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.295396    0.000224    4.361522 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.029963    0.485244    0.358122    4.719645 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.485251    0.001042    4.720686 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007194    0.362871    0.301417    5.022103 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.362871    0.000171    5.022274 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.022274   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000743   20.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838   20.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000329   20.550503 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450502   clock uncertainty
                                  0.000000   20.450502   clock reconvergence pessimism
                                 -0.347770   20.102732   library setup time
                                             20.102732   data required time
---------------------------------------------------------------------------------------------
                                             20.102732   data required time
                                             -5.022274   data arrival time
---------------------------------------------------------------------------------------------
                                             15.080459   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005043    0.130363    0.049833    4.049833 ^ ena (in)
                                                         ena (net)
                      0.130363    0.000000    4.049833 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015479    0.295396    0.311466    4.361299 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.295396    0.000224    4.361522 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.029963    0.485244    0.358122    4.719645 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.485251    0.001006    4.720651 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004911    0.301203    0.283226    5.003877 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.301203    0.000100    5.003977 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.003977   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000743   20.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838   20.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000151   20.550325 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450325   clock uncertainty
                                  0.000000   20.450325   clock reconvergence pessimism
                                 -0.337332   20.112993   library setup time
                                             20.112993   data required time
---------------------------------------------------------------------------------------------
                                             20.112993   data required time
                                             -5.003977   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109016   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005043    0.130363    0.049833    4.049833 ^ ena (in)
                                                         ena (net)
                      0.130363    0.000000    4.049833 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015479    0.295396    0.311466    4.361299 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.295396    0.000224    4.361522 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.029963    0.485244    0.358122    4.719645 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.485252    0.001056    4.720701 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003479    0.267309    0.256262    4.976963 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.267309    0.000035    4.976997 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.976997   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000743   20.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838   20.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000320   20.550493 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450493   clock uncertainty
                                  0.000000   20.450493   clock reconvergence pessimism
                                 -0.330960   20.119534   library setup time
                                             20.119534   data required time
---------------------------------------------------------------------------------------------
                                             20.119534   data required time
                                             -4.976997   data arrival time
---------------------------------------------------------------------------------------------
                                             15.142536   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005043    0.130363    0.049833    4.049833 ^ ena (in)
                                                         ena (net)
                      0.130363    0.000000    4.049833 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015479    0.295396    0.311466    4.361299 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.295396    0.000197    4.361495 ^ _369_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003348    0.177079    0.455830    4.817326 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.177079    0.000032    4.817358 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.817358   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687   20.317282 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875   20.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000359   20.548515 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448515   clock uncertainty
                                  0.000000   20.448515   clock reconvergence pessimism
                                 -0.314607   20.133907   library setup time
                                             20.133907   data required time
---------------------------------------------------------------------------------------------
                                             20.133907   data required time
                                             -4.817358   data arrival time
---------------------------------------------------------------------------------------------
                                             15.316548   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401542    0.004698    5.240650 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240650   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000743   20.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838   20.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000320   20.550493 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450493   clock uncertainty
                                  0.000000   20.450493   clock reconvergence pessimism
                                  0.198726   20.649220   library recovery time
                                             20.649220   data required time
---------------------------------------------------------------------------------------------
                                             20.649220   data required time
                                             -5.240650   data arrival time
---------------------------------------------------------------------------------------------
                                             15.408569   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401547    0.004786    5.240737 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240737   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000743   20.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838   20.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000414   20.550587 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450588   clock uncertainty
                                  0.000000   20.450588   clock reconvergence pessimism
                                  0.198725   20.649313   library recovery time
                                             20.649313   data required time
---------------------------------------------------------------------------------------------
                                             20.649313   data required time
                                             -5.240737   data arrival time
---------------------------------------------------------------------------------------------
                                             15.408574   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401546    0.004759    5.240711 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240711   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000743   20.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838   20.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000391   20.550564 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450565   clock uncertainty
                                  0.000000   20.450565   clock reconvergence pessimism
                                  0.198725   20.649288   library recovery time
                                             20.649288   data required time
---------------------------------------------------------------------------------------------
                                             20.649288   data required time
                                             -5.240711   data arrival time
---------------------------------------------------------------------------------------------
                                             15.408578   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401525    0.004370    5.240322 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240322   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000743   20.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838   20.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000151   20.550325 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450325   clock uncertainty
                                  0.000000   20.450325   clock reconvergence pessimism
                                  0.198729   20.649054   library recovery time
                                             20.649054   data required time
---------------------------------------------------------------------------------------------
                                             20.649054   data required time
                                             -5.240322   data arrival time
---------------------------------------------------------------------------------------------
                                             15.408731   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401502    0.003924    5.239876 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.239876   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000743   20.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838   20.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000329   20.550503 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450502   clock uncertainty
                                  0.000000   20.450502   clock reconvergence pessimism
                                  0.198732   20.649235   library recovery time
                                             20.649235   data required time
---------------------------------------------------------------------------------------------
                                             20.649235   data required time
                                             -5.239876   data arrival time
---------------------------------------------------------------------------------------------
                                             15.409358   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536735    0.004452    4.714606 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.079583    0.360412    0.502689    5.217295 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.360418    0.002103    5.219398 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.219398   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000743   20.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838   20.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000416   20.550589 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.450590   clock uncertainty
                                  0.000000   20.450590   clock reconvergence pessimism
                                  0.205109   20.655699   library recovery time
                                             20.655699   data required time
---------------------------------------------------------------------------------------------
                                             20.655699   data required time
                                             -5.219398   data arrival time
---------------------------------------------------------------------------------------------
                                             15.436299   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005043    0.130363    0.049833    4.049833 ^ ena (in)
                                                         ena (net)
                      0.130363    0.000000    4.049833 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015479    0.295396    0.311466    4.361299 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.295396    0.000197    4.361495 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004094    0.143293    0.304386    4.665882 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.143293    0.000045    4.665927 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.665927   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687   20.317282 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875   20.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000162   20.548317 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448317   clock uncertainty
                                  0.000000   20.448317   clock reconvergence pessimism
                                 -0.308307   20.140009   library setup time
                                             20.140009   data required time
---------------------------------------------------------------------------------------------
                                             20.140009   data required time
                                             -4.665927   data arrival time
---------------------------------------------------------------------------------------------
                                             15.474083   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536616    0.000301    4.710456 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039555    0.684219    0.580630    5.291086 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.684228    0.001376    5.292462 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085863    0.385318    0.536125    5.828587 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.385363    0.003259    5.831845 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.831845   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687   20.317282 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875   20.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000162   20.548317 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448317   clock uncertainty
                                  0.000000   20.448317   clock reconvergence pessimism
                                  0.200866   20.649183   library recovery time
                                             20.649183   data required time
---------------------------------------------------------------------------------------------
                                             20.649183   data required time
                                             -5.831845   data arrival time
---------------------------------------------------------------------------------------------
                                             14.817337   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005043    0.130363    0.049833    4.049833 ^ ena (in)
                                                         ena (net)
                      0.130363    0.000000    4.049833 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015479    0.295396    0.311466    4.361299 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.295396    0.000224    4.361522 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.029963    0.485244    0.358122    4.719645 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.485247    0.000643    4.720288 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003708    0.394670    0.324189    5.044477 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.394670    0.000038    5.044514 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.044514   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026308    0.140843    0.065791   20.065792 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000   20.065792 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802   20.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687   20.317282 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875   20.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000393   20.548548 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.448549   clock uncertainty
                                  0.000000   20.448549   clock reconvergence pessimism
                                 -0.353100   20.095449   library setup time
                                             20.095449   data required time
---------------------------------------------------------------------------------------------
                                             20.095449   data required time
                                             -5.044514   data arrival time
---------------------------------------------------------------------------------------------
                                             15.050935   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _625_/CLK
  _626_/CLK
  _627_/CLK
  _628_/CLK
  _629_/CLK
  _630_/CLK
  _631_/CLK
  _632_/CLK
  _633_/CLK
  _634_/CLK
  _635_/CLK
  _636_/CLK
  _637_/CLK
  _638_/CLK
  _639_/CLK
  _640_/CLK
  _641_/CLK
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _664_/CLK
  _665_/CLK
  _666_/CLK
  _667_/CLK
  _668_/CLK
  _669_/CLK
  _670_/CLK
  _671_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _625_/D
  _626_/D
  _627_/D
  _628_/D
  _629_/D
  _630_/D
  _631_/D
  _632_/D
  _633_/D
  _634_/D
  _635_/D
  _636_/D
  _637_/D
  _638_/D
  _639_/D
  _640_/D
  _641_/D
  _643_/D
  _644_/D
  _645_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _664_/D
  _665_/D
  _666_/D
  _667_/D
  _668_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.017530e-03 4.314649e-04 3.594789e-08 1.449031e-03  59.7%
Combinational        2.132394e-04 1.297268e-04 4.255962e-08 3.430087e-04  14.1%
Clock                5.074897e-04 1.276076e-04 4.975698e-08 6.351470e-04  26.2%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.738259e-03 6.887992e-04 1.282645e-07 2.427187e-03 100.0%
                            71.6%        28.4%         0.0%
%OL_METRIC_F power__internal__total 0.0017382589867338538
%OL_METRIC_F power__switching__total 0.0006887992494739592
%OL_METRIC_F power__leakage__total 1.2826453144043626e-7
%OL_METRIC_F power__total 0.0024271865841001272

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 -0.10198707445011485
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.548514 source latency _649_/CLK ^
-0.550501 target latency _646_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.101987 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 0.1022718466639851
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.550589 source latency _651_/CLK ^
-0.548317 target latency _642_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.102272 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.8898736999149236
nom_tt_025C_5v00: 0.8898736999149236
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 14.81733711001611
nom_tt_025C_5v00: 14.81733711001611
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.889874
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.548317         network latency _642_/CLK
        3.280605 network latency _689_/CLK
---------------
0.548317 3.280605 latency
        2.732287 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.907544         network latency _667_/CLK
        2.914877 network latency _689_/CLK
---------------
1.907544 2.914877 latency
        1.007333 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.505159         network latency _642_/CLK
        0.507599 network latency _651_/CLK
---------------
0.505159 0.507599 latency
        0.002441 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.83 fmax = 260.79
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_tt_025C_5v00 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/54-openroad-stapostpnr/nom_tt_025C_5v00/tiny_tonegen__nom_tt_025C_5v00.lib…
