Loading plugins phase: Elapsed time ==> 0s.161ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -d CY8C5888LTI-LP097 -s H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.221ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.104ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CS301_Class.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -dcpsoc3 CS301_Class.v -verilog
======================================================================

======================================================================
Compiling:  CS301_Class.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -dcpsoc3 CS301_Class.v -verilog
======================================================================

======================================================================
Compiling:  CS301_Class.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -dcpsoc3 -verilog CS301_Class.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 06 13:00:25 2023


======================================================================
Compiling:  CS301_Class.v
Program  :   vpp
Options  :    -yv2 -q10 CS301_Class.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 06 13:00:25 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CS301_Class.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CS301_Class.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -dcpsoc3 -verilog CS301_Class.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 06 13:00:25 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\codegentemp\CS301_Class.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\codegentemp\CS301_Class.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  CS301_Class.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -dcpsoc3 -verilog CS301_Class.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 06 13:00:26 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\codegentemp\CS301_Class.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\codegentemp\CS301_Class.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\QuadDec_M1:Net_1129\
	\QuadDec_M1:Cnt16:Net_82\
	\QuadDec_M1:Cnt16:Net_95\
	\QuadDec_M1:Cnt16:Net_91\
	\QuadDec_M1:Cnt16:Net_102\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_M2:Net_1129\
	\QuadDec_M2:Cnt16:Net_82\
	\QuadDec_M2:Cnt16:Net_95\
	\QuadDec_M2:Cnt16:Net_91\
	\QuadDec_M2:Cnt16:Net_102\
	\QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_0\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	Net_3229
	Net_3230
	Net_3231
	Net_1834
	Net_1835
	Net_1836
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3393
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	Net_4373
	Net_4370
	\PWM_1:Net_114\
	Net_3221
	Net_3218
	\PWM_2:Net_114\
	Net_3485
	Net_3486
	Net_3487
	Net_3488
	Net_3489
	Net_3490
	Net_3491
	Net_5665
	Net_5396


Deleted 78 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_2183
Aliasing one to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M1_IN2_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M2_IN1_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M2_IN2_net_0 to tmpOE__M1_IN1_net_0
Aliasing \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_2183
Aliasing \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_2183
Aliasing \QuadDec_M1:Cnt16:CounterUDB:capt_rising\ to Net_2183
Aliasing \QuadDec_M1:Cnt16:CounterUDB:underflow\ to \QuadDec_M1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_M1:Cnt16:CounterUDB:tc_i\ to \QuadDec_M1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_M1:bQuadDec:status_4\ to Net_2183
Aliasing \QuadDec_M1:bQuadDec:status_5\ to Net_2183
Aliasing \QuadDec_M1:bQuadDec:status_6\ to Net_2183
Aliasing \QuadDec_M1:Net_1229\ to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M2_D1_net_0 to tmpOE__M1_IN1_net_0
Aliasing \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_2183
Aliasing \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_2183
Aliasing \QuadDec_M2:Cnt16:CounterUDB:capt_rising\ to Net_2183
Aliasing \QuadDec_M2:Cnt16:CounterUDB:underflow\ to \QuadDec_M2:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_M2:Cnt16:CounterUDB:tc_i\ to \QuadDec_M2:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_M2:bQuadDec:status_4\ to Net_2183
Aliasing \QuadDec_M2:bQuadDec:status_5\ to Net_2183
Aliasing \QuadDec_M2:bQuadDec:status_6\ to Net_2183
Aliasing \QuadDec_M2:Net_1229\ to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M1_QA_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M1_QB_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M2_QA_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M2_QB_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__S6_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__S5_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__S4_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__S3_net_0 to tmpOE__M1_IN1_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__M1_IN1_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M1_D1_net_0 to tmpOE__M1_IN1_net_0
Aliasing \CONTROL:clk\ to Net_2183
Aliasing \CONTROL:rst\ to Net_2183
Aliasing \UART:BUART:tx_hd_send_break\ to Net_2183
Aliasing \UART:BUART:HalfDuplexSend\ to Net_2183
Aliasing \UART:BUART:FinalParityType_1\ to Net_2183
Aliasing \UART:BUART:FinalParityType_0\ to Net_2183
Aliasing \UART:BUART:FinalAddrMode_2\ to Net_2183
Aliasing \UART:BUART:FinalAddrMode_1\ to Net_2183
Aliasing \UART:BUART:FinalAddrMode_0\ to Net_2183
Aliasing \UART:BUART:tx_ctrl_mark\ to Net_2183
Aliasing \UART:BUART:tx_status_6\ to Net_2183
Aliasing \UART:BUART:tx_status_5\ to Net_2183
Aliasing \UART:BUART:tx_status_4\ to Net_2183
Aliasing \UART:BUART:rx_count7_bit8_wire\ to Net_2183
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_2183
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_2183
Aliasing \UART:BUART:rx_status_1\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__M1_IN1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__M1_IN1_net_0
Aliasing \PWM_1:Net_113\ to tmpOE__M1_IN1_net_0
Aliasing \PWM_2:Net_107\ to \PWM_1:Net_107\
Aliasing \PWM_2:Net_113\ to tmpOE__M1_IN1_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__DB0_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__DB1_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__DB2_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__Rx_2_net_0 to tmpOE__M1_IN1_net_0
Aliasing \RF_BT_SELECT:clk\ to Net_2183
Aliasing \RF_BT_SELECT:rst\ to Net_2183
Aliasing Net_4412 to Net_2183
Aliasing \SpeedTimer:Net_260\ to Net_2183
Aliasing \SpeedTimer:Net_102\ to tmpOE__M1_IN1_net_0
Aliasing Net_5391 to Net_2183
Aliasing \Timer_LED:Net_260\ to Net_2183
Aliasing \Timer_LED:Net_102\ to tmpOE__M1_IN1_net_0
Aliasing \QuadDec_M1:Cnt16:CounterUDB:prevCapture\\D\ to Net_2183
Aliasing \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_M1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_M2:Cnt16:CounterUDB:prevCapture\\D\ to Net_2183
Aliasing \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_M2:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \UART:BUART:reset_reg\\D\ to Net_2183
Aliasing \UART:BUART:rx_break_status\\D\ to Net_2183
Removing Rhs of wire Net_2404[5] = \PWM_1:Net_57\[870]
Removing Lhs of wire zero[9] = Net_2183[0]
Removing Lhs of wire one[10] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M1_IN2_net_0[13] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M2_IN1_net_0[20] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire Net_2460[21] = \PWM_2:Net_57\[879]
Removing Lhs of wire tmpOE__M2_IN2_net_0[27] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire \QuadDec_M1:Net_1275\[35] = \QuadDec_M1:Cnt16:Net_49\[36]
Removing Rhs of wire \QuadDec_M1:Net_1275\[35] = \QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\[93]
Removing Lhs of wire \QuadDec_M1:Cnt16:Net_89\[38] = \QuadDec_M1:Net_1251\[39]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_1\[49] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_0\[50] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_enable\[62] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[54]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:capt_rising\[64] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:capt_falling\[65] = \QuadDec_M1:Cnt16:CounterUDB:prevCapture\[63]
Removing Rhs of wire \QuadDec_M1:Net_1260\[69] = \QuadDec_M1:bQuadDec:state_2\[207]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:final_enable\[71] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[54]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:counter_enable\[72] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[54]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_0\[73] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_status\[74]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_1\[75] = \QuadDec_M1:Cnt16:CounterUDB:per_zero\[76]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_2\[77] = \QuadDec_M1:Cnt16:CounterUDB:overflow_status\[78]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_3\[79] = \QuadDec_M1:Cnt16:CounterUDB:underflow_status\[80]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_4\[81] = \QuadDec_M1:Cnt16:CounterUDB:hwCapture\[67]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_5\[82] = \QuadDec_M1:Cnt16:CounterUDB:fifo_full\[83]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_6\[84] = \QuadDec_M1:Cnt16:CounterUDB:fifo_nempty\[85]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:overflow\[87] = \QuadDec_M1:Cnt16:CounterUDB:per_FF\[88]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:underflow\[89] = \QuadDec_M1:Cnt16:CounterUDB:status_1\[75]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:tc_i\[92] = \QuadDec_M1:Cnt16:CounterUDB:reload_tc\[70]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[94] = \QuadDec_M1:Cnt16:CounterUDB:cmp_equal\[95]
Removing Rhs of wire \QuadDec_M1:Net_1264\[98] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\[97]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:dp_dir\[102] = \QuadDec_M1:Net_1251\[39]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_2\[103] = \QuadDec_M1:Net_1251\[39]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_1\[104] = \QuadDec_M1:Cnt16:CounterUDB:count_enable\[101]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_0\[105] = \QuadDec_M1:Cnt16:CounterUDB:reload\[68]
Removing Lhs of wire \QuadDec_M1:Net_1290\[182] = \QuadDec_M1:Net_1275\[35]
Removing Lhs of wire \QuadDec_M1:bQuadDec:index_filt\[205] = \QuadDec_M1:Net_1232\[206]
Removing Lhs of wire \QuadDec_M1:Net_1232\[206] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire \QuadDec_M1:bQuadDec:error\[208] = \QuadDec_M1:bQuadDec:state_3\[209]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_0\[212] = \QuadDec_M1:Net_530\[213]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_1\[214] = \QuadDec_M1:Net_611\[215]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_2\[216] = \QuadDec_M1:Net_1260\[69]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_3\[217] = \QuadDec_M1:bQuadDec:error\[208]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_4\[218] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_5\[219] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_6\[220] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:Net_1229\[225] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \QuadDec_M1:Net_1272\[226] = \QuadDec_M1:Net_1264\[98]
Removing Lhs of wire tmpOE__M2_D1_net_0[229] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire Net_3236[230] = \CONTROL:control_out_1\[546]
Removing Rhs of wire Net_3236[230] = \CONTROL:control_1\[566]
Removing Rhs of wire \QuadDec_M2:Net_1275\[237] = \QuadDec_M2:Cnt16:Net_49\[238]
Removing Rhs of wire \QuadDec_M2:Net_1275\[237] = \QuadDec_M2:Cnt16:CounterUDB:tc_reg_i\[294]
Removing Lhs of wire \QuadDec_M2:Cnt16:Net_89\[240] = \QuadDec_M2:Net_1251\[241]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_1\[250] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_0\[251] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:ctrl_enable\[263] = \QuadDec_M2:Cnt16:CounterUDB:control_7\[255]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:capt_rising\[265] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:capt_falling\[266] = \QuadDec_M2:Cnt16:CounterUDB:prevCapture\[264]
Removing Rhs of wire \QuadDec_M2:Net_1260\[270] = \QuadDec_M2:bQuadDec:state_2\[408]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:final_enable\[272] = \QuadDec_M2:Cnt16:CounterUDB:control_7\[255]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:counter_enable\[273] = \QuadDec_M2:Cnt16:CounterUDB:control_7\[255]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_0\[274] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_status\[275]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_1\[276] = \QuadDec_M2:Cnt16:CounterUDB:per_zero\[277]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_2\[278] = \QuadDec_M2:Cnt16:CounterUDB:overflow_status\[279]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_3\[280] = \QuadDec_M2:Cnt16:CounterUDB:underflow_status\[281]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_4\[282] = \QuadDec_M2:Cnt16:CounterUDB:hwCapture\[268]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_5\[283] = \QuadDec_M2:Cnt16:CounterUDB:fifo_full\[284]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_6\[285] = \QuadDec_M2:Cnt16:CounterUDB:fifo_nempty\[286]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:overflow\[288] = \QuadDec_M2:Cnt16:CounterUDB:per_FF\[289]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:underflow\[290] = \QuadDec_M2:Cnt16:CounterUDB:status_1\[276]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:tc_i\[293] = \QuadDec_M2:Cnt16:CounterUDB:reload_tc\[271]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\[295] = \QuadDec_M2:Cnt16:CounterUDB:cmp_equal\[296]
Removing Rhs of wire \QuadDec_M2:Net_1264\[299] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\[298]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:dp_dir\[303] = \QuadDec_M2:Net_1251\[241]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cs_addr_2\[304] = \QuadDec_M2:Net_1251\[241]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cs_addr_1\[305] = \QuadDec_M2:Cnt16:CounterUDB:count_enable\[302]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cs_addr_0\[306] = \QuadDec_M2:Cnt16:CounterUDB:reload\[269]
Removing Lhs of wire \QuadDec_M2:Net_1290\[383] = \QuadDec_M2:Net_1275\[237]
Removing Lhs of wire \QuadDec_M2:bQuadDec:index_filt\[406] = \QuadDec_M2:Net_1232\[407]
Removing Lhs of wire \QuadDec_M2:Net_1232\[407] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire \QuadDec_M2:bQuadDec:error\[409] = \QuadDec_M2:bQuadDec:state_3\[410]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_0\[413] = \QuadDec_M2:Net_530\[414]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_1\[415] = \QuadDec_M2:Net_611\[416]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_2\[417] = \QuadDec_M2:Net_1260\[270]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_3\[418] = \QuadDec_M2:bQuadDec:error\[409]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_4\[419] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_5\[420] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_6\[421] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Net_1229\[426] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \QuadDec_M2:Net_1272\[427] = \QuadDec_M2:Net_1264\[299]
Removing Lhs of wire tmpOE__M1_QA_net_0[430] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M1_QB_net_0[435] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M2_QA_net_0[440] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M2_QB_net_0[445] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__S6_net_0[450] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__S5_net_0[456] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__S4_net_0[462] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__S3_net_0[468] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire Net_1898[474] = \UART:BUART:rx_interrupt_out\[588]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[478] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[485] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M1_D1_net_0[537] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire Net_1832[538] = \CONTROL:control_out_0\[545]
Removing Rhs of wire Net_1832[538] = \CONTROL:control_0\[567]
Removing Lhs of wire \CONTROL:clk\[543] = Net_2183[0]
Removing Lhs of wire \CONTROL:rst\[544] = Net_2183[0]
Removing Lhs of wire \UART:Net_61\[570] = \UART:Net_9\[569]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[574] = Net_2183[0]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[575] = Net_2183[0]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[576] = Net_2183[0]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[577] = Net_2183[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[578] = Net_2183[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[579] = Net_2183[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[580] = Net_2183[0]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[581] = Net_2183[0]
Removing Rhs of wire Net_3406[586] = \UART:BUART:tx_interrupt_out\[587]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[592] = \UART:BUART:tx_bitclk_dp\[628]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[638] = \UART:BUART:tx_counter_dp\[629]
Removing Lhs of wire \UART:BUART:tx_status_6\[639] = Net_2183[0]
Removing Lhs of wire \UART:BUART:tx_status_5\[640] = Net_2183[0]
Removing Lhs of wire \UART:BUART:tx_status_4\[641] = Net_2183[0]
Removing Lhs of wire \UART:BUART:tx_status_1\[643] = \UART:BUART:tx_fifo_empty\[606]
Removing Lhs of wire \UART:BUART:tx_status_3\[645] = \UART:BUART:tx_fifo_notfull\[605]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[705] = Net_2183[0]
Removing Rhs of wire Net_3349[712] = \RX_Mux:tmp__RX_Mux_reg\[916]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[713] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[724]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[715] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[725]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[716] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[717] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[755]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[718] = \UART:BUART:sRX:s23Poll:MODIN1_1\[719]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[719] = \UART:BUART:pollcount_1\[711]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[720] = \UART:BUART:sRX:s23Poll:MODIN1_0\[721]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[721] = \UART:BUART:pollcount_0\[714]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[727] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[728] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[729] = \UART:BUART:pollcount_1\[711]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[730] = \UART:BUART:pollcount_1\[711]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[731] = \UART:BUART:pollcount_0\[714]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[732] = \UART:BUART:pollcount_0\[714]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[733] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[734] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[735] = \UART:BUART:pollcount_1\[711]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[736] = \UART:BUART:pollcount_0\[714]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[737] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[738] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[743] = \UART:BUART:pollcount_1\[711]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[744] = \UART:BUART:pollcount_1\[711]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[745] = \UART:BUART:pollcount_0\[714]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[746] = \UART:BUART:pollcount_0\[714]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[747] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[748] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[749] = \UART:BUART:pollcount_1\[711]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[750] = \UART:BUART:pollcount_0\[714]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[751] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[752] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_status_1\[759] = Net_2183[0]
Removing Rhs of wire \UART:BUART:rx_status_2\[760] = \UART:BUART:rx_parity_error_status\[761]
Removing Rhs of wire \UART:BUART:rx_status_3\[762] = \UART:BUART:rx_stop_bit_error\[763]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[773] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[822]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[777] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[844]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[778] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[779] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[780] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[781] = \UART:BUART:sRX:MODIN4_6\[782]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[782] = \UART:BUART:rx_count_6\[700]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[783] = \UART:BUART:sRX:MODIN4_5\[784]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[784] = \UART:BUART:rx_count_5\[701]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[785] = \UART:BUART:sRX:MODIN4_4\[786]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[786] = \UART:BUART:rx_count_4\[702]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[787] = \UART:BUART:sRX:MODIN4_3\[788]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[788] = \UART:BUART:rx_count_3\[703]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[789] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[790] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[791] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[792] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[793] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[794] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[795] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[796] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[797] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[798] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[799] = \UART:BUART:rx_count_6\[700]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[800] = \UART:BUART:rx_count_5\[701]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[801] = \UART:BUART:rx_count_4\[702]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[802] = \UART:BUART:rx_count_3\[703]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[803] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[804] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[805] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[806] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[807] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[808] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[809] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[824] = \UART:BUART:rx_postpoll\[659]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[825] = \UART:BUART:rx_parity_bit\[776]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[826] = \UART:BUART:rx_postpoll\[659]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[827] = \UART:BUART:rx_parity_bit\[776]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[828] = \UART:BUART:rx_postpoll\[659]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[829] = \UART:BUART:rx_parity_bit\[776]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[831] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[832] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[830]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[833] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[830]
Removing Lhs of wire tmpOE__Rx_1_net_0[855] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[861] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \PWM_1:Net_107\[867] = Net_2183[0]
Removing Lhs of wire \PWM_1:Net_113\[868] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \PWM_2:Net_107\[876] = Net_2183[0]
Removing Lhs of wire \PWM_2:Net_113\[877] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__LED_net_0[886] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__DB0_net_0[892] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__DB1_net_0[898] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__DB2_net_0[904] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__Rx_2_net_0[910] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire Net_3437[917] = \RF_BT_SELECT:control_out_0\[920]
Removing Rhs of wire Net_3437[917] = \RF_BT_SELECT:control_0\[943]
Removing Lhs of wire \RF_BT_SELECT:clk\[918] = Net_2183[0]
Removing Lhs of wire \RF_BT_SELECT:rst\[919] = Net_2183[0]
Removing Lhs of wire Net_4412[944] = Net_2183[0]
Removing Lhs of wire \SpeedTimer:Net_260\[947] = Net_2183[0]
Removing Lhs of wire \SpeedTimer:Net_266\[948] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire Net_4413[952] = \SpeedTimer:Net_57\[951]
Removing Lhs of wire \SpeedTimer:Net_102\[954] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire Net_5391[963] = Net_2183[0]
Removing Lhs of wire \Timer_LED:Net_260\[965] = Net_2183[0]
Removing Lhs of wire \Timer_LED:Net_266\[966] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire Net_5372[970] = \Timer_LED:Net_57\[969]
Removing Lhs of wire \Timer_LED:Net_102\[972] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:prevCapture\\D\[985] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\\D\[986] = \QuadDec_M1:Cnt16:CounterUDB:overflow\[87]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\\D\[987] = \QuadDec_M1:Cnt16:CounterUDB:status_1\[75]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\\D\[988] = \QuadDec_M1:Cnt16:CounterUDB:reload_tc\[70]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:prevCompare\\D\[989] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[94]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[990] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[94]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\\D\[991] = \QuadDec_M1:Net_1203\[100]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:prevCapture\\D\[1000] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\\D\[1001] = \QuadDec_M2:Cnt16:CounterUDB:overflow\[288]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\\D\[1002] = \QuadDec_M2:Cnt16:CounterUDB:status_1\[276]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:tc_reg_i\\D\[1003] = \QuadDec_M2:Cnt16:CounterUDB:reload_tc\[271]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:prevCompare\\D\[1004] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\[295]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1005] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\[295]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\\D\[1006] = \QuadDec_M2:Net_1203\[301]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1014] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1029] = \UART:BUART:rx_bitclk_pre\[694]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1038] = \UART:BUART:rx_parity_error_pre\[771]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1039] = Net_2183[0]
Removing Lhs of wire \EdgeDetect_3:last\\D\[1043] = Net_5434[469]
Removing Lhs of wire \EdgeDetect_4:last\\D\[1044] = Net_5437[463]
Removing Lhs of wire \EdgeDetect_5:last\\D\[1045] = Net_5440[457]
Removing Lhs of wire \EdgeDetect_6:last\\D\[1046] = Net_5443[451]

------------------------------------------------------
Aliased 0 equations, 248 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_2183' (cost = 0):
Net_2183 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__M1_IN1_net_0' (cost = 0):
tmpOE__M1_IN1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\QuadDec_M1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_M1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_M1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_M1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_M1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_M1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:A_j\' (cost = 1):
\QuadDec_M1:bQuadDec:A_j\ <= ((\QuadDec_M1:bQuadDec:quad_A_delayed_0\ and \QuadDec_M1:bQuadDec:quad_A_delayed_1\ and \QuadDec_M1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:A_k\' (cost = 3):
\QuadDec_M1:bQuadDec:A_k\ <= ((not \QuadDec_M1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_M1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_M1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:B_j\' (cost = 1):
\QuadDec_M1:bQuadDec:B_j\ <= ((\QuadDec_M1:bQuadDec:quad_B_delayed_0\ and \QuadDec_M1:bQuadDec:quad_B_delayed_1\ and \QuadDec_M1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:B_k\' (cost = 3):
\QuadDec_M1:bQuadDec:B_k\ <= ((not \QuadDec_M1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_M1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_M1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1151\' (cost = 0):
\QuadDec_M1:Net_1151\ <= (not \QuadDec_M1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1287\' (cost = 0):
\QuadDec_M1:Net_1287\ <= (not \QuadDec_M1:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_M2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_M2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_M2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_M2:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_M2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_M2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M2:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:A_j\' (cost = 1):
\QuadDec_M2:bQuadDec:A_j\ <= ((\QuadDec_M2:bQuadDec:quad_A_delayed_0\ and \QuadDec_M2:bQuadDec:quad_A_delayed_1\ and \QuadDec_M2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:A_k\' (cost = 3):
\QuadDec_M2:bQuadDec:A_k\ <= ((not \QuadDec_M2:bQuadDec:quad_A_delayed_0\ and not \QuadDec_M2:bQuadDec:quad_A_delayed_1\ and not \QuadDec_M2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:B_j\' (cost = 1):
\QuadDec_M2:bQuadDec:B_j\ <= ((\QuadDec_M2:bQuadDec:quad_B_delayed_0\ and \QuadDec_M2:bQuadDec:quad_B_delayed_1\ and \QuadDec_M2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:B_k\' (cost = 3):
\QuadDec_M2:bQuadDec:B_k\ <= ((not \QuadDec_M2:bQuadDec:quad_B_delayed_0\ and not \QuadDec_M2:bQuadDec:quad_B_delayed_1\ and not \QuadDec_M2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:Net_1151\' (cost = 0):
\QuadDec_M2:Net_1151\ <= (not \QuadDec_M2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_M2:Net_1287\' (cost = 0):
\QuadDec_M2:Net_1287\ <= (not \QuadDec_M2:Net_1264\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for 'Net_3349' (cost = 70):
Net_3349 <= ((not Net_3437 and Net_3438)
	OR (Net_3405 and Net_3437));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 8):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1248\' (cost = 2):
\QuadDec_M1:Net_1248\ <= ((not \QuadDec_M1:Net_1264\ and \QuadDec_M1:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_M2:Net_1248\' (cost = 2):
\QuadDec_M2:Net_1248\ <= ((not \QuadDec_M2:Net_1264\ and \QuadDec_M2:Net_1275\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 6):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \UART:BUART:rx_postpoll\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 3 > 102 has been made a (soft) node.
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (not Net_3437 and \UART:BUART:pollcount_0\ and Net_3438)
	OR (\UART:BUART:pollcount_0\ and Net_3405 and Net_3437));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 51 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_M1:Cnt16:CounterUDB:hwCapture\ to Net_2183
Aliasing \QuadDec_M2:Cnt16:CounterUDB:hwCapture\ to Net_2183
Aliasing \UART:BUART:rx_status_0\ to Net_2183
Aliasing \UART:BUART:rx_status_6\ to Net_2183
Aliasing \UART:BUART:rx_markspace_status\\D\ to Net_2183
Aliasing \UART:BUART:rx_parity_error_status\\D\ to Net_2183
Aliasing \UART:BUART:rx_addr_match_status\\D\ to Net_2183
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:hwCapture\[67] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:hwCapture\[268] = Net_2183[0]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[658] = \UART:BUART:rx_bitclk\[706]
Removing Lhs of wire \UART:BUART:rx_status_0\[757] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_status_6\[766] = Net_2183[0]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1021] = \UART:BUART:tx_ctrl_mark_last\[649]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1033] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1034] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1036] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1037] = \UART:BUART:rx_markspace_pre\[770]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj" -dcpsoc3 CS301_Class.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.365ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 06 October 2023 13:00:27
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\GitHub\301-Robot\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -d CY8C5888LTI-LP097 CS301_Class.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QuadDec_M1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_M2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock Clock_1 to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_5389
    Digital Clock 1: Automatic-assigning  clock 'Clock_PWM'. Fanout=2, Signal=CLK24M
    Digital Clock 2: Automatic-assigning  clock 'Clock_QENC'. Fanout=6, Signal=Net_1850
    Digital Clock 3: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'SpeedClock'. Fanout=1, Signal=Net_4410
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_M1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: ILO
        Effective Clock: ILO
        Enable Signal: True
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_M2:Net_1264\, Duplicate of \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_M2:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M2:Net_1264\ (fanout=2)

    Removing \QuadDec_M1:Net_1264\, Duplicate of \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_M1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = M1_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_IN1(0)__PA ,
            pin_input => Net_2404 ,
            pad => M1_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_IN2(0)__PA ,
            pin_input => Net_362 ,
            pad => M1_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_IN1(0)__PA ,
            pin_input => Net_2460 ,
            pad => M2_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_IN2(0)__PA ,
            pin_input => Net_368 ,
            pad => M2_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_D1(0)__PA ,
            pin_input => Net_3236 ,
            pad => M2_D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_QA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_QA(0)__PA ,
            fb => Net_724 ,
            pad => M1_QA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_QB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_QB(0)__PA ,
            fb => Net_725 ,
            pad => M1_QB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_QA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_QA(0)__PA ,
            fb => Net_729 ,
            pad => M2_QA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_QB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_QB(0)__PA ,
            fb => Net_730 ,
            pad => M2_QB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S6(0)__PA ,
            fb => Net_5443 ,
            pad => S6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S5(0)__PA ,
            fb => Net_5440 ,
            pad => S5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S4(0)__PA ,
            fb => Net_5437 ,
            pad => S4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            fb => Net_5434 ,
            pad => S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = M1_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_D1(0)__PA ,
            pin_input => Net_1832 ,
            pad => M1_D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_3438 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_1880 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DB0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB0(0)__PA ,
            pad => DB0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DB1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB1(0)__PA ,
            pad => DB1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DB2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB2(0)__PA ,
            pad => DB2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_3405 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_M2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * \QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * !\QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_611\ (fanout=1)

    MacroCell: Name=Net_368, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2460
        );
        Output = Net_368 (fanout=1)

    MacroCell: Name=Net_362, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2404
        );
        Output = Net_362 (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * \QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * !\QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_611\ (fanout=1)

    MacroCell: Name=Net_1880, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1880 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + \UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_5435, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5434 * !\EdgeDetect_3:last\
        );
        Output = Net_5435 (fanout=1)

    MacroCell: Name=Net_5438, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5437 * !\EdgeDetect_4:last\
        );
        Output = Net_5438 (fanout=1)

    MacroCell: Name=Net_5441, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5440 * !\EdgeDetect_5:last\
        );
        Output = Net_5441 (fanout=1)

    MacroCell: Name=Net_5444, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5443 * !\EdgeDetect_6:last\
        );
        Output = Net_5444 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_725_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_729_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_730_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251_split\
        );
        Output = \QuadDec_M1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_M1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1203_split\
        );
        Output = \QuadDec_M1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\
            + \QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\
            + \QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:error\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_M1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_M1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251_split\
        );
        Output = \QuadDec_M2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_M1:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:Net_1203\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1203_split\
        );
        Output = \QuadDec_M2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\
            + \QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\
            + \QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:error\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_M2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_M2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_3437 * !Net_3438_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * Net_3437 * !Net_3405_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
            + \UART:BUART:rx_count_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_3437 * !Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_3437 * !Net_3405_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\QuadDec_M2:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:Net_1203\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1203_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3437 * Net_3438_SYNCOUT
            + Net_3437 * Net_3405_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\EdgeDetect_3:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5434
        );
        Output = \EdgeDetect_3:last\ (fanout=1)

    MacroCell: Name=\EdgeDetect_4:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5437
        );
        Output = \EdgeDetect_4:last\ (fanout=1)

    MacroCell: Name=\EdgeDetect_5:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5440
        );
        Output = \EdgeDetect_5:last\ (fanout=1)

    MacroCell: Name=\EdgeDetect_6:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5443
        );
        Output = \EdgeDetect_6:last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M1:Net_1251\ ,
            cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M1:Net_1251\ ,
            cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_M1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M2:Net_1251\ ,
            cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M2:Net_1251\ ,
            cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_M2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_M1:Net_1260\ ,
            clock => Net_1850 ,
            status_6 => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_M1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_M1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_M1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_M1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1850 ,
            status_3 => \QuadDec_M1:bQuadDec:error\ ,
            status_2 => \QuadDec_M1:Net_1260\ ,
            status_1 => \QuadDec_M1:Net_611\ ,
            status_0 => \QuadDec_M1:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_M2:Net_1260\ ,
            clock => Net_1850 ,
            status_6 => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_M2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_M2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_M2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_M2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1850 ,
            status_3 => \QuadDec_M2:bQuadDec:error\ ,
            status_2 => \QuadDec_M2:Net_1260\ ,
            status_1 => \QuadDec_M2:Net_611\ ,
            status_0 => \QuadDec_M2:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_3406 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_1898 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =M1_QA(0)_SYNC
        PORT MAP (
            in => Net_724 ,
            out => Net_724_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_2(0)_SYNC
        PORT MAP (
            in => Net_3405 ,
            out => Net_3405_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_3438 ,
            out => Net_3438_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =M2_QB(0)_SYNC
        PORT MAP (
            in => Net_730 ,
            out => Net_730_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =M2_QA(0)_SYNC
        PORT MAP (
            in => Net_729 ,
            out => Net_729_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =M1_QB(0)_SYNC
        PORT MAP (
            in => Net_725 ,
            out => Net_725_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1850 ,
            control_7 => \QuadDec_M1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_M1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_M1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_M1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_M1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_M1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_M1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_M1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1850 ,
            control_7 => \QuadDec_M2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_M2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_M2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_M2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_M2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_M2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_M2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_M2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CONTROL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CONTROL:control_7\ ,
            control_6 => \CONTROL:control_6\ ,
            control_5 => \CONTROL:control_5\ ,
            control_4 => \CONTROL:control_4\ ,
            control_3 => \CONTROL:control_3\ ,
            control_2 => \CONTROL:control_2\ ,
            control_1 => Net_3236 ,
            control_0 => Net_1832 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RF_BT_SELECT:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RF_BT_SELECT:control_7\ ,
            control_6 => \RF_BT_SELECT:control_6\ ,
            control_5 => \RF_BT_SELECT:control_5\ ,
            control_4 => \RF_BT_SELECT:control_4\ ,
            control_3 => \RF_BT_SELECT:control_3\ ,
            control_2 => \RF_BT_SELECT:control_2\ ,
            control_1 => \RF_BT_SELECT:control_1\ ,
            control_0 => Net_3437 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_RX
        PORT MAP (
            interrupt => Net_1898 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_4334 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_TX
        PORT MAP (
            interrupt => Net_3406 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_speed
        PORT MAP (
            interrupt => Net_4413 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =S3_detected
        PORT MAP (
            interrupt => Net_5435 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =S4_detected
        PORT MAP (
            interrupt => Net_5438 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =S5_detected
        PORT MAP (
            interrupt => Net_5441 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =S6_detected
        PORT MAP (
            interrupt => Net_5444 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timer_LED
        PORT MAP (
            interrupt => Net_5372 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   16 :   16 :   32 : 50.00 %
IO                            :   26 :   22 :   48 : 54.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   91 :  101 :  192 : 47.40 %
  Unique P-terms              :  164 :  220 :  384 : 42.71 %
  Total P-terms               :  185 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x6)           :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 31s.254ms
Tech Mapping phase: Elapsed time ==> 31s.344ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : DB0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : DB1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DB2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : M1_D1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : M1_IN1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : M1_IN2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : M1_QA(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : M1_QB(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : M2_D1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : M2_IN1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : M2_IN2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : M2_QA(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : M2_QB(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Rx_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Rx_2(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : S3(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : S4(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : S5(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : S6(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Tx_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.167ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   39 :    9 :   48 :  81.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.15
                   Pterms :            4.64
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      10.45 :       4.55
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_5444, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5443 * !\EdgeDetect_6:last\
        );
        Output = Net_5444 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_1898 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CONTROL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CONTROL:control_7\ ,
        control_6 => \CONTROL:control_6\ ,
        control_5 => \CONTROL:control_5\ ,
        control_4 => \CONTROL:control_4\ ,
        control_3 => \CONTROL:control_3\ ,
        control_2 => \CONTROL:control_2\ ,
        control_1 => Net_3236 ,
        control_0 => Net_1832 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_3437 * !Net_3438_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * Net_3437 * !Net_3405_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect_6:last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5443
        );
        Output = \EdgeDetect_6:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
            + \UART:BUART:rx_count_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3437 * Net_3438_SYNCOUT
            + Net_3437 * Net_3405_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_3437 * !Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_3437 * !Net_3405_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + \UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_3406 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RF_BT_SELECT:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RF_BT_SELECT:control_7\ ,
        control_6 => \RF_BT_SELECT:control_6\ ,
        control_5 => \RF_BT_SELECT:control_5\ ,
        control_4 => \RF_BT_SELECT:control_4\ ,
        control_3 => \RF_BT_SELECT:control_3\ ,
        control_2 => \RF_BT_SELECT:control_2\ ,
        control_1 => \RF_BT_SELECT:control_1\ ,
        control_0 => Net_3437 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect_5:last\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5440
        );
        Output = \EdgeDetect_5:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1880, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1880 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_5441, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5440 * !\EdgeDetect_5:last\
        );
        Output = Net_5441 (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_3438 ,
        out => Net_3438_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_2(0)_SYNC
    PORT MAP (
        in => Net_3405 ,
        out => Net_3405_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\
            + \QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_5435, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5434 * !\EdgeDetect_3:last\
        );
        Output = Net_5435 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect_3:last\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5434
        );
        Output = \EdgeDetect_3:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:Net_1203\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1203_split\
        );
        Output = \QuadDec_M1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_729_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M1:Net_1251\ ,
        cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\

synccell: Name =M2_QA(0)_SYNC
    PORT MAP (
        in => Net_729 ,
        out => Net_729_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_730_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:Net_1203\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1850 ,
        control_7 => \QuadDec_M1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_M1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_M1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_M1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_M1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_M1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_M1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_M1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Net_1260\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:error\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:Net_611\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * !\QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_530\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * \QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_M1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1850 ,
        status_3 => \QuadDec_M1:bQuadDec:error\ ,
        status_2 => \QuadDec_M1:Net_1260\ ,
        status_1 => \QuadDec_M1:Net_611\ ,
        status_0 => \QuadDec_M1:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect_4:last\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_100k)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5437
        );
        Output = \EdgeDetect_4:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5438, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5437 * !\EdgeDetect_4:last\
        );
        Output = Net_5438 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Net_1251\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251_split\
        );
        Output = \QuadDec_M2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:error\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\
            + \QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M2:Net_1251\ ,
        cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_362, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2404
        );
        Output = Net_362 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M1:Net_1251\ ,
        cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_M1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_M1:Net_1260\ ,
        clock => Net_1850 ,
        status_6 => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_M1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_M1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_M1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\
            + \QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\
            + \QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }
}

synccell: Name =M1_QA(0)_SYNC
    PORT MAP (
        in => Net_724 ,
        out => Net_724_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =M2_QB(0)_SYNC
    PORT MAP (
        in => Net_730 ,
        out => Net_730_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_725_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Net_1251\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251_split\
        );
        Output = \QuadDec_M1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =M1_QB(0)_SYNC
    PORT MAP (
        in => Net_725 ,
        out => Net_725_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_368, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2460
        );
        Output = Net_368 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1850 ,
        control_7 => \QuadDec_M2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_M2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_M2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_M2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_M2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_M2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_M2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_M2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:Net_1203\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_611\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * !\QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:Net_1203\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1203_split\
        );
        Output = \QuadDec_M2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_M2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1850 ,
        status_3 => \QuadDec_M2:bQuadDec:error\ ,
        status_2 => \QuadDec_M2:Net_1260\ ,
        status_1 => \QuadDec_M2:Net_611\ ,
        status_0 => \QuadDec_M2:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Net_1275\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Net_530\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * \QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M2:Net_1251\ ,
        cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_M2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_M2:Net_1260\ ,
        clock => Net_1850 ,
        status_6 => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_M2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_M2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_M2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =S3_detected
        PORT MAP (
            interrupt => Net_5435 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =S4_detected
        PORT MAP (
            interrupt => Net_5438 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =S5_detected
        PORT MAP (
            interrupt => Net_5441 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =S6_detected
        PORT MAP (
            interrupt => Net_5444 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_RX
        PORT MAP (
            interrupt => Net_1898 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_TX
        PORT MAP (
            interrupt => Net_3406 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =isr_speed
        PORT MAP (
            interrupt => Net_4413 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(20)] 
    interrupt: Name =isr_Timer_LED
        PORT MAP (
            interrupt => Net_5372 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_4334 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = M2_QA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_QA(0)__PA ,
        fb => Net_729 ,
        pad => M2_QA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = M2_QB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_QB(0)__PA ,
        fb => Net_730 ,
        pad => M2_QB(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        fb => Net_5434 ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = S4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S4(0)__PA ,
        fb => Net_5437 ,
        pad => S4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S5(0)__PA ,
        fb => Net_5440 ,
        pad => S5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S6(0)__PA ,
        fb => Net_5443 ,
        pad => S6(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_3438 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_1880 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_3405 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = DB0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB0(0)__PA ,
        pad => DB0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DB1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB1(0)__PA ,
        pad => DB1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = M1_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_D1(0)__PA ,
        pin_input => Net_1832 ,
        pad => M1_D1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = M1_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_IN2(0)__PA ,
        pin_input => Net_362 ,
        pad => M1_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M1_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_IN1(0)__PA ,
        pin_input => Net_2404 ,
        pad => M1_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DB2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB2(0)__PA ,
        pad => DB2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = M2_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_IN1(0)__PA ,
        pin_input => Net_2460 ,
        pad => M2_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = M2_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_IN2(0)__PA ,
        pin_input => Net_368 ,
        pad => M2_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = M2_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_D1(0)__PA ,
        pin_input => Net_3236 ,
        pad => M2_D1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__M1_IN1_net_0 ,
            in_reset => Net_2183 ,
            out_clock_en => tmpOE__M1_IN1_net_0 ,
            out_reset => Net_2183 ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = M1_QA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_QA(0)__PA ,
        fb => Net_724 ,
        pad => M1_QA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = M1_QB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_QB(0)__PA ,
        fb => Net_725 ,
        pad => M1_QB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_5389 ,
            dclk_0 => Net_5389_local ,
            dclk_glb_1 => CLK24M ,
            dclk_1 => CLK24M_local ,
            dclk_glb_2 => Net_1850 ,
            dclk_2 => Net_1850_local ,
            dclk_glb_3 => \UART:Net_9\ ,
            dclk_3 => \UART:Net_9_local\ ,
            dclk_glb_4 => Net_4410 ,
            dclk_4 => Net_4410_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => CLK24M ,
            enable => __ONE__ ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_2404 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_2:PWMHW\
        PORT MAP (
            clock => CLK24M ,
            enable => __ONE__ ,
            tc => \PWM_2:Net_63\ ,
            cmp => Net_2460 ,
            irq => \PWM_2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\SpeedTimer:TimerHW\
        PORT MAP (
            clock => Net_4410 ,
            enable => __ONE__ ,
            tc => \SpeedTimer:Net_51\ ,
            cmp => \SpeedTimer:Net_261\ ,
            irq => Net_4413 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\Timer_LED:TimerHW\
        PORT MAP (
            clock => Net_5389 ,
            enable => __ONE__ ,
            tc => \Timer_LED:Net_51\ ,
            cmp => \Timer_LED:Net_261\ ,
            irq => Net_5372 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_4334 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |        M2_QA(0) | FB(Net_729)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |        M2_QB(0) | FB(Net_730)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           S3(0) | FB(Net_5434)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |           S4(0) | FB(Net_5437)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           S5(0) | FB(Net_5440)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           S6(0) | FB(Net_5443)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |          LED(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_3438)
     |   3 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_1880)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |         Rx_2(0) | FB(Net_3405)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |          DB0(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |          DB1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        M1_D1(0) | In(Net_1832)
     |   4 |     * |      NONE |         CMOS_OUT |       M1_IN2(0) | In(Net_362)
     |   5 |     * |      NONE |         CMOS_OUT |       M1_IN1(0) | In(Net_2404)
     |   6 |     * |      NONE |         CMOS_OUT |          DB2(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |       M2_IN1(0) | In(Net_2460)
     |   3 |     * |      NONE |         CMOS_OUT |       M2_IN2(0) | In(Net_368)
     |   4 |     * |      NONE |         CMOS_OUT |        M2_D1(0) | In(Net_3236)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   1 |     * |      NONE |     HI_Z_DIGITAL |        M1_QA(0) | FB(Net_724)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        M1_QB(0) | FB(Net_725)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 30s.770ms
Digital Placement phase: Elapsed time ==> 32s.809ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\ikui753\OneDrive - The University of Auckland\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CS301_Class_r.vh2" --pcf-path "CS301_Class.pco" --des-name "CS301_Class" --dsf-path "CS301_Class.dsf" --sdc-path "CS301_Class.sdc" --lib-path "CS301_Class_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.076ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.828ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CS301_Class_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.823ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.129ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 71s.481ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 71s.488ms
API generation phase: Elapsed time ==> 4s.567ms
Dependency generation phase: Elapsed time ==> 0s.066ms
Cleanup phase: Elapsed time ==> 0s.018ms
