// Seed: 3408284385
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    output wand id_6,
    output uwire id_7,
    output tri1 id_8,
    inout supply1 id_9,
    input tri1 id_10,
    input supply0 id_11,
    output supply1 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input uwire id_15,
    input tri id_16,
    output wor id_17,
    input tri0 id_18,
    input tri1 id_19
    , id_23,
    input wand id_20
    , id_24,
    input tri0 id_21
);
  assign id_9  = id_11;
  assign id_24 = id_10;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24
  );
  wire id_25;
  ;
  id_26 :
  assert property (@(posedge 1 or -1) id_19)
  else;
endmodule
