/*
 * Copyright (c) 2025 BayLibre, SAS
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 */

#ifndef ZEPHYR_SOC_ARM_RENESAS_RCAR_GEN5_PINCTRL_SOC_H_
#define ZEPHYR_SOC_ARM_RENESAS_RCAR_GEN5_PINCTRL_SOC_H_

// TODO
/* Define CMSIS configurations */
//#define __CR_REV      1U

/* Do not let CMSIS to handle GIC and Timer */
//#define __GIC_PRESENT 0
//#define __TIM_PRESENT 0

#endif /* ZEPHYR_SOC_ARM_RENESAS_RCAR_GEN5_PINCTRL_SOC_H_ */
