--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3303 paths analyzed, 1334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.368ns.
--------------------------------------------------------------------------------
Slack:                  12.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.354ns (1.376 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y66.SR      net (fanout=9)        1.769   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y66.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[18]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_18
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (1.414ns logic, 5.565ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  12.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.354ns (1.376 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y66.SR      net (fanout=9)        1.769   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y66.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[18]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_17
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (1.414ns logic, 5.565ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  12.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.354ns (1.376 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y66.SR      net (fanout=9)        1.769   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y66.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[18]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_16
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (1.414ns logic, 5.565ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  12.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.358ns (1.376 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y66.SR      net (fanout=9)        1.769   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y66.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[18]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_18
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (1.414ns logic, 5.472ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  12.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.358ns (1.376 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y66.SR      net (fanout=9)        1.769   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y66.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[18]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_16
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (1.414ns logic, 5.472ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  12.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.358ns (1.376 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y66.SR      net (fanout=9)        1.769   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y66.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[18]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_17
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (1.414ns logic, 5.472ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  12.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.351ns (1.379 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X29Y67.SR      net (fanout=9)        1.766   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X29Y67.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[29]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.319ns logic, 5.562ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  12.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.351ns (1.379 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X29Y67.SR      net (fanout=9)        1.766   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X29Y67.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[29]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.319ns logic, 5.562ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  12.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.351ns (1.379 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X29Y67.SR      net (fanout=9)        1.766   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X29Y67.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[29]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.319ns logic, 5.562ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  12.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.351ns (1.379 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X29Y67.SR      net (fanout=9)        1.766   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X29Y67.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[29]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.319ns logic, 5.562ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  12.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.357ns (1.373 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y68.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[25]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_25
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (1.414ns logic, 5.418ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  12.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.357ns (1.373 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y68.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[25]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (1.414ns logic, 5.418ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  12.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.357ns (1.373 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y68.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[25]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (1.414ns logic, 5.418ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  12.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.357ns (1.373 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y68.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[25]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_22
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (1.414ns logic, 5.418ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  12.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.355ns (1.379 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X29Y67.SR      net (fanout=9)        1.766   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X29Y67.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[29]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    -------------------------------------------------  ---------------------------
    Total                                      6.788ns (1.319ns logic, 5.469ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  12.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.355ns (1.379 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X29Y67.SR      net (fanout=9)        1.766   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X29Y67.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[29]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26
    -------------------------------------------------  ---------------------------
    Total                                      6.788ns (1.319ns logic, 5.469ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  12.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.355ns (1.379 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X29Y67.SR      net (fanout=9)        1.766   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X29Y67.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[29]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      6.788ns (1.319ns logic, 5.469ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  12.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.355ns (1.379 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X29Y67.SR      net (fanout=9)        1.766   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X29Y67.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[29]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29
    -------------------------------------------------  ---------------------------
    Total                                      6.788ns (1.319ns logic, 5.469ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  12.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.813 - 0.868)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X26Y122.B2     net (fanout=68)       1.772   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X26Y122.BMUX   Tilo                  0.376   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X26Y103.CE     net (fanout=4)        1.315   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X26Y103.CLK    Tceck                 0.169   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (1.311ns logic, 5.763ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  12.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.813 - 0.868)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X26Y122.B2     net (fanout=68)       1.772   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X26Y122.BMUX   Tilo                  0.376   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X27Y104.CE     net (fanout=4)        1.254   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X27Y104.CLK    Tceck                 0.205   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    -------------------------------------------------  ---------------------------
    Total                                      7.049ns (1.347ns logic, 5.702ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  12.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 3)
  Clock Path Skew:      -0.361ns (1.373 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y68.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[25]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.414ns logic, 5.325ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  12.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 3)
  Clock Path Skew:      -0.361ns (1.373 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y68.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[25]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.414ns logic, 5.325ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  12.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 3)
  Clock Path Skew:      -0.361ns (1.373 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y68.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[25]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_25
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.414ns logic, 5.325ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  12.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 3)
  Clock Path Skew:      -0.361ns (1.373 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X26Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X26Y68.CLK     Tsrck                 0.524   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[25]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_22
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.414ns logic, 5.325ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  12.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.357ns (1.373 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X27Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X27Y68.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[21]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_21
    -------------------------------------------------  ---------------------------
    Total                                      6.737ns (1.319ns logic, 5.418ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  12.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.357ns (1.373 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X27Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X27Y68.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[21]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_20
    -------------------------------------------------  ---------------------------
    Total                                      6.737ns (1.319ns logic, 5.418ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  12.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.357ns (1.373 - 1.730)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.CQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C2     net (fanout=25)       1.263   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X27Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X27Y68.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[21]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_19
    -------------------------------------------------  ---------------------------
    Total                                      6.737ns (1.319ns logic, 5.418ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  12.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.981ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.813 - 0.872)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X26Y122.B2     net (fanout=68)       1.772   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X26Y122.BMUX   Tilo                  0.376   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X26Y103.CE     net (fanout=4)        1.315   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X26Y103.CLK    Tceck                 0.169   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1
    -------------------------------------------------  ---------------------------
    Total                                      6.981ns (1.311ns logic, 5.670ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  12.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.813 - 0.872)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X26Y122.B2     net (fanout=68)       1.772   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X26Y122.BMUX   Tilo                  0.376   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X27Y104.CE     net (fanout=4)        1.254   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X27Y104.CLK    Tceck                 0.205   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.956ns (1.347ns logic, 5.609ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  12.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.644ns (Levels of Logic = 3)
  Clock Path Skew:      -0.361ns (1.373 - 1.734)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y142.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    SLICE_X27Y130.C4     net (fanout=7)        1.170   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
    SLICE_X27Y130.C      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X26Y98.B6      net (fanout=2)        1.413   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X26Y98.B       Tilo                  0.124   LED_DutyCycle[22]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X27Y93.A2      net (fanout=68)       1.120   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X27Y93.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X27Y68.SR      net (fanout=9)        1.622   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X27Y68.CLK     Tsrck                 0.429   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i[21]
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_21
    -------------------------------------------------  ---------------------------
    Total                                      6.644ns (1.319ns logic, 5.325ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK
  Location pin: SLICE_X26Y62.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK
  Location pin: SLICE_X26Y62.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK
  Location pin: SLICE_X26Y62.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK
  Location pin: SLICE_X26Y62.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK
  Location pin: SLICE_X26Y62.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK
  Location pin: SLICE_X26Y62.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK
  Location pin: SLICE_X26Y62.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK
  Location pin: SLICE_X26Y62.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_20/CLK
  Location pin: SLICE_X26Y64.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_20/CLK
  Location pin: SLICE_X26Y64.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_21/CLK
  Location pin: SLICE_X26Y64.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_21/CLK
  Location pin: SLICE_X26Y64.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_22/CLK
  Location pin: SLICE_X26Y64.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_22/CLK
  Location pin: SLICE_X26Y64.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_23/CLK
  Location pin: SLICE_X26Y64.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_23/CLK
  Location pin: SLICE_X26Y64.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_10/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_10/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_11/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_11/CLK
  Location pin: SLICE_X26Y72.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_14/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_14/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.096ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y100.AMUX   Tshcko                0.649   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X38Y100.BX     net (fanout=1)        0.382   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X38Y100.CLK    Tdick                 0.030   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.679ns logic, 0.382ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Delay:                  1.086ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y100.BMUX   Tshcko                0.655   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X38Y100.CX     net (fanout=1)        0.383   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X38Y100.CLK    Tdick                 0.013   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.668ns logic, 0.383ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3305 paths, 0 nets, and 1488 connections

Design statistics:
   Minimum period:   7.368ns{1}   (Maximum frequency: 135.722MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 12 22:01:46 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 789 MB



