#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x576d08c8bb60 .scope module, "axi_slave_tb" "axi_slave_tb" 2 3;
 .timescale -9 -12;
v0x576d08c80470_0 .var "araddr", 31 0;
v0x576d08cc7bf0_0 .net "arready", 0 0, v0x576d08cc6840_0;  1 drivers
v0x576d08cc7cc0_0 .var "arvalid", 0 0;
v0x576d08cc7dc0_0 .var "awaddr", 31 0;
v0x576d08cc7e90_0 .net "awready", 0 0, v0x576d08cc6a80_0;  1 drivers
v0x576d08cc7f30_0 .var "awvalid", 0 0;
o0x74698d8933d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x576d08cc8000_0 .net "bready", 0 0, o0x74698d8933d8;  0 drivers
v0x576d08cc80d0_0 .net "bresp", 1 0, v0x576d08cc6d10_0;  1 drivers
v0x576d08cc81a0_0 .net "bvalid", 0 0, v0x576d08cc6df0_0;  1 drivers
v0x576d08cc8270_0 .var "clk", 0 0;
v0x576d08cc8310_0 .net "rdata", 31 0, v0x576d08c83a00_0;  1 drivers
v0x576d08cc8400_0 .var "rready", 0 0;
v0x576d08cc84a0_0 .net "rresp", 1 0, v0x576d08cc7210_0;  1 drivers
v0x576d08cc8540_0 .var "rst_n", 0 0;
v0x576d08cc8630_0 .net "rvalid", 0 0, v0x576d08cc7390_0;  1 drivers
v0x576d08cc86d0_0 .var "wdata", 31 0;
v0x576d08cc87c0_0 .net "wready", 0 0, v0x576d08cc74f0_0;  1 drivers
v0x576d08cc8860_0 .var "wstrb", 3 0;
v0x576d08cc8930_0 .var "wvalid", 0 0;
E_0x576d08c9bee0 .event anyedge, v0x576d08cc7390_0;
E_0x576d08c9bbe0 .event anyedge, v0x576d08cc6840_0;
E_0x576d08c98a70 .event anyedge, v0x576d08cc6df0_0;
E_0x576d08c98d20 .event anyedge, v0x576d08cc6a80_0, v0x576d08cc74f0_0;
S_0x576d08c55490 .scope module, "u_axi_slave" "axi_slave" 2 29, 3 1 0, S_0x576d08c8bb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x576d08c55620 .param/l "IDLE" 1 3 34, C4<00>;
P_0x576d08c55660 .param/l "R_IDLE" 1 3 94, C4<00>;
P_0x576d08c556a0 .param/l "R_READ" 1 3 94, C4<01>;
P_0x576d08c556e0 .param/l "WRITE" 1 3 34, C4<01>;
P_0x576d08c55720 .param/l "WRITE_RESP" 1 3 34, C4<10>;
L_0x576d08c87e00 .functor AND 1, v0x576d08cc8930_0, v0x576d08cc74f0_0, C4<1>, C4<1>;
v0x576d08cc6740_0 .net "araddr", 31 0, v0x576d08c80470_0;  1 drivers
v0x576d08cc6840_0 .var "arready", 0 0;
v0x576d08cc6900_0 .net "arvalid", 0 0, v0x576d08cc7cc0_0;  1 drivers
v0x576d08cc69a0_0 .net "awaddr", 31 0, v0x576d08cc7dc0_0;  1 drivers
v0x576d08cc6a80_0 .var "awready", 0 0;
v0x576d08cc6b90_0 .net "awvalid", 0 0, v0x576d08cc7f30_0;  1 drivers
v0x576d08cc6c50_0 .net "bready", 0 0, o0x74698d8933d8;  alias, 0 drivers
v0x576d08cc6d10_0 .var "bresp", 1 0;
v0x576d08cc6df0_0 .var "bvalid", 0 0;
v0x576d08cc6eb0_0 .net "clk", 0 0, v0x576d08cc8270_0;  1 drivers
v0x576d08cc6f50_0 .net "rdata", 31 0, v0x576d08c83a00_0;  alias, 1 drivers
v0x576d08cc6ff0_0 .net "read_reg_addr", 2 0, L_0x576d08cc8c10;  1 drivers
v0x576d08cc7090_0 .var "read_state", 1 0;
v0x576d08cc7150_0 .net "rready", 0 0, v0x576d08cc8400_0;  1 drivers
v0x576d08cc7210_0 .var "rresp", 1 0;
v0x576d08cc72f0_0 .net "rst_n", 0 0, v0x576d08cc8540_0;  1 drivers
v0x576d08cc7390_0 .var "rvalid", 0 0;
v0x576d08cc7430_0 .net "wdata", 31 0, v0x576d08cc86d0_0;  1 drivers
v0x576d08cc74f0_0 .var "wready", 0 0;
v0x576d08cc7590_0 .net "write_reg_addr", 2 0, L_0x576d08cc8ad0;  1 drivers
v0x576d08cc7650_0 .var "write_state", 1 0;
v0x576d08cc7710_0 .net "wstrb", 3 0, v0x576d08cc8860_0;  1 drivers
v0x576d08cc77f0_0 .net "wvalid", 0 0, v0x576d08cc8930_0;  1 drivers
E_0x576d08c79330/0 .event negedge, v0x576d08c80ca0_0;
E_0x576d08c79330/1 .event posedge, v0x576d08c897b0_0;
E_0x576d08c79330 .event/or E_0x576d08c79330/0, E_0x576d08c79330/1;
L_0x576d08cc8ad0 .part v0x576d08cc7dc0_0, 2, 3;
L_0x576d08cc8c10 .part v0x576d08c80470_0, 2, 3;
S_0x576d08ca4820 .scope module, "u_register_file" "register_file" 3 42, 4 1 0, S_0x576d08c55490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "read_addr";
    .port_info 3 /OUTPUT 32 "read_data";
    .port_info 4 /INPUT 3 "write_addr";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "write_en";
v0x576d08c897b0_0 .net "clk", 0 0, v0x576d08cc8270_0;  alias, 1 drivers
v0x576d08c8b560_0 .net "read_addr", 2 0, L_0x576d08cc8c10;  alias, 1 drivers
v0x576d08c83a00_0 .var "read_data", 31 0;
v0x576d08c83aa0 .array "registers", 0 7, 31 0;
v0x576d08c80ca0_0 .net "rst_n", 0 0, v0x576d08cc8540_0;  alias, 1 drivers
v0x576d08c9b2b0_0 .net "write_addr", 2 0, L_0x576d08cc8ad0;  alias, 1 drivers
v0x576d08cc64c0_0 .net "write_data", 31 0, v0x576d08cc86d0_0;  alias, 1 drivers
v0x576d08cc65a0_0 .net "write_en", 0 0, L_0x576d08c87e00;  1 drivers
E_0x576d08c81cc0 .event posedge, v0x576d08c897b0_0;
    .scope S_0x576d08ca4820;
T_0 ;
    %wait E_0x576d08c81cc0;
    %load/vec4 v0x576d08c80ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x576d08c83a00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x576d08c8b560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x576d08c83aa0, 4;
    %assign/vec4 v0x576d08c83a00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x576d08ca4820;
T_1 ;
    %wait E_0x576d08c81cc0;
    %load/vec4 v0x576d08cc65a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x576d08cc64c0_0;
    %load/vec4 v0x576d08c9b2b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x576d08c83aa0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x576d08c55490;
T_2 ;
    %wait E_0x576d08c79330;
    %load/vec4 v0x576d08cc72f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x576d08cc7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x576d08cc6a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x576d08cc74f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x576d08cc6df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x576d08cc6d10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x576d08cc7650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x576d08cc6a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x576d08cc74f0_0, 0;
    %load/vec4 v0x576d08cc6b90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v0x576d08cc77f0_0;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x576d08cc7650_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x576d08cc6a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x576d08cc74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x576d08cc6df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x576d08cc6d10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x576d08cc7650_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x576d08cc6c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x576d08cc6df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x576d08cc7650_0, 0;
T_2.9 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x576d08c55490;
T_3 ;
    %wait E_0x576d08c79330;
    %load/vec4 v0x576d08cc72f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x576d08cc7090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x576d08cc6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x576d08cc7390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x576d08cc7210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x576d08cc7090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x576d08cc6840_0, 0;
    %load/vec4 v0x576d08cc6900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x576d08cc7090_0, 0;
T_3.5 ;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x576d08cc6840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x576d08cc7390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x576d08cc7210_0, 0;
    %load/vec4 v0x576d08cc7150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x576d08cc7390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x576d08cc7090_0, 0;
T_3.7 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x576d08c8bb60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x576d08cc8270_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0x576d08cc8270_0;
    %inv;
    %store/vec4 v0x576d08cc8270_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x576d08c8bb60;
T_5 ;
    %vpi_call 2 59 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x576d08c8bb60 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x576d08c8bb60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x576d08cc7f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x576d08cc8930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x576d08cc7cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x576d08cc8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x576d08cc8540_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x576d08cc8540_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 73 "$display", "Time %0t: Starting write transaction to reg 0.", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x576d08cc7dc0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x576d08cc86d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x576d08cc7f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x576d08cc8930_0, 0, 1;
    %wait E_0x576d08c81cc0;
T_6.0 ;
    %load/vec4 v0x576d08cc7e90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x576d08cc87c0_0;
    %and;
T_6.2;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0x576d08c98d20;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x576d08cc7f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x576d08cc8930_0, 0, 1;
T_6.3 ;
    %load/vec4 v0x576d08cc81a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.4, 6;
    %wait E_0x576d08c98a70;
    %jmp T_6.3;
T_6.4 ;
    %vpi_call 2 83 "$display", "Time %0t: Write transaction complete. Got response %b.", $time, v0x576d08cc80d0_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "Time %0t: Starting read transaction from reg 0.", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x576d08c80470_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x576d08cc7cc0_0, 0, 1;
    %wait E_0x576d08c81cc0;
T_6.5 ;
    %load/vec4 v0x576d08cc7bf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.6, 6;
    %wait E_0x576d08c9bbe0;
    %jmp T_6.5;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x576d08cc7cc0_0, 0, 1;
T_6.7 ;
    %load/vec4 v0x576d08cc8630_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.8, 6;
    %wait E_0x576d08c9bee0;
    %jmp T_6.7;
T_6.8 ;
    %load/vec4 v0x576d08cc8310_0;
    %cmpi/e 3735928559, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %vpi_call 2 95 "$display", "Time %0t: Read transaction successful! Got data: %h", $time, v0x576d08cc8310_0 {0 0 0};
    %jmp T_6.10;
T_6.9 ;
    %vpi_call 2 97 "$display", "Time %0t: Read transaction failed! Got data: %h, expected: %h", $time, v0x576d08cc8310_0, 32'b11011110101011011011111011101111 {0 0 0};
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x576d08cc8400_0, 0, 1;
    %wait E_0x576d08c81cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x576d08cc8400_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb/axi_slave_tb.sv";
    "rtl/axi_slave.v";
    "rtl/register_file.v";
