/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  reg [3:0] _01_;
  reg [7:0] _02_;
  reg [2:0] _03_;
  reg [4:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire [22:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_35z;
  wire [33:0] celloutsig_0_37z;
  wire [20:0] celloutsig_0_38z;
  wire [13:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_2z[9] | ~(celloutsig_0_4z[11]);
  assign celloutsig_1_4z = celloutsig_1_1z[11:8] + celloutsig_1_2z[6:3];
  assign celloutsig_1_14z = celloutsig_1_0z[3:1] + celloutsig_1_5z[10:8];
  assign celloutsig_0_20z = celloutsig_0_2z[5:3] + celloutsig_0_4z[5:3];
  assign celloutsig_0_23z = celloutsig_0_4z + { celloutsig_0_12z[12:5], celloutsig_0_21z };
  assign celloutsig_0_24z = in_data[31:22] + { celloutsig_0_23z[13:7], celloutsig_0_7z };
  assign celloutsig_0_27z = celloutsig_0_10z[19:13] + in_data[44:38];
  assign celloutsig_0_2z = { in_data[66:62], _00_[8:0] } + { _00_[5:1], _00_[8:0] };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= { in_data[4:0], celloutsig_0_0z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= in_data[183:180];
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_0z;
  reg [8:0] _16_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 9'h000;
    else _16_ <= { in_data[24:19], celloutsig_0_0z };
  assign _00_[8:0] = _16_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 5'h00;
    else _04_ <= _02_[4:0];
  assign celloutsig_1_3z = { in_data[145:144], celloutsig_1_1z } * { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_21z = celloutsig_0_4z[9:4] * { celloutsig_0_14z[6:3], celloutsig_0_14z[5:4] };
  assign celloutsig_0_25z = { celloutsig_0_23z[3], celloutsig_0_20z } * { celloutsig_0_0z[2], celloutsig_0_20z };
  assign celloutsig_0_32z = _02_[5:1] * { celloutsig_0_21z[5:2], celloutsig_0_9z };
  assign celloutsig_1_0z = ~ in_data[114:111];
  assign celloutsig_1_1z = ~ { in_data[128:120], celloutsig_1_0z };
  assign celloutsig_0_7z = ~ celloutsig_0_2z[2:0];
  assign celloutsig_0_11z = ~ _02_[6:1];
  assign celloutsig_0_13z = ~ in_data[65:51];
  assign celloutsig_0_18z = ~ { celloutsig_0_13z[13:11], celloutsig_0_7z };
  assign celloutsig_0_29z = ~ celloutsig_0_21z;
  assign celloutsig_0_31z = ~ { celloutsig_0_2z[13], celloutsig_0_28z };
  assign celloutsig_0_33z = ~ { _02_[4:3], celloutsig_0_17z, celloutsig_0_28z };
  assign celloutsig_0_0z = in_data[63:61] | in_data[92:90];
  assign celloutsig_0_35z = celloutsig_0_24z[8:3] | { celloutsig_0_28z[0], celloutsig_0_32z };
  assign celloutsig_0_37z = { _00_[4:1], celloutsig_0_35z, celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_32z } | { in_data[36:18], celloutsig_0_28z, celloutsig_0_33z };
  assign celloutsig_0_38z = { celloutsig_0_37z[24:23], _04_, celloutsig_0_2z } | { celloutsig_0_26z[11:0], celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_1_2z = in_data[150:144] | celloutsig_1_1z[10:4];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z } | { celloutsig_1_3z[13:4], celloutsig_1_0z };
  assign celloutsig_1_18z = { _01_[3:2], celloutsig_1_2z } | { celloutsig_1_1z[8:4], celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_14z[2:1], celloutsig_1_14z } | { _01_[2], celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[30:26], _00_[8:0] } | celloutsig_0_2z;
  assign celloutsig_0_10z = { _00_[1], celloutsig_0_9z, _03_, _00_[8:0], _00_[8:0] } | { _00_[2:1], _02_, celloutsig_0_7z, celloutsig_0_9z, _00_[8:0] };
  assign celloutsig_0_12z = celloutsig_0_10z[16:3] | { celloutsig_0_4z[11:1], celloutsig_0_7z };
  assign celloutsig_0_26z = { in_data[13:6], celloutsig_0_17z, celloutsig_0_25z } | in_data[38:26];
  assign celloutsig_0_28z = { celloutsig_0_27z[2:0], celloutsig_0_0z } | celloutsig_0_4z[12:7];
  assign celloutsig_0_17z = ~^ celloutsig_0_10z[13:0];
  assign { celloutsig_0_14z[11:6], celloutsig_0_14z[15:12], celloutsig_0_14z[5:3] } = ~ { celloutsig_0_11z, celloutsig_0_10z[16:13], _03_ };
  assign _00_[13:9] = in_data[66:62];
  assign celloutsig_0_14z[2:0] = celloutsig_0_14z[5:3];
  assign { out_data[136:128], out_data[100:96], out_data[63:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z[33:2], celloutsig_0_38z };
endmodule
