#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 13 13:37:06 2022
# Process ID: 26996
# Current directory: D:/projets/2020_2/project_DIJKSTRA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15800 D:\projets\2020_2\project_DIJKSTRA\project_DIJKSTRA.xpr
# Log file: D:/projets/2020_2/project_DIJKSTRA/vivado.log
# Journal file: D:/projets/2020_2/project_DIJKSTRA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_ram/design_dijkstra_ram.bd}
write_bd_tcl -force D:/projets/2020_2/design_dijkstra_ram.tcl
create_project project_FPGA D:/projets/2020_2/project_FPGA -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.1 [current_project]
current_project project_DIJKSTRA
current_project project_FPGA
set_property target_language VHDL [current_project]
current_project project_DIJKSTRA
current_project project_FPGA
set_property simulator_language VHDL [current_project]
current_project project_DIJKSTRA
current_project project_FPGA
add_files -norecurse {D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/comparateur1.vhd D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/pkg_dijkstra.vhd D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/new/TOP_dijkstra.vhd D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/new/RAM_Controller.vhd D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/NEAREST_NODE.vhd D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/DIJKSTRA_CONTROLLER.vhd D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/comparateur2.vhd D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/UPDATE_RAM.vhd D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/ROM.vhd D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/imports/new/DPRAM.vhd}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse D:/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/constrs_1/imports/Desktop/zybo-z7-20.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source D:/projets/2020_2/design_dijkstra_ram.tcl
update_compile_order -fileset sources_1
source D:/projets/2020_2/design_dijkstra_ram.tcl
source D:/projets/2020_2/design_dijkstra_ram.tcl
ipx::open_ipxact_file D:/projets/2020_2/ip_repo/Dijkstra_algorithm_1.0/component.xml
ipx::unload_core d:/projets/2020_2/ip_repo/Dijkstra_algorithm_1.0/component.xml
set_property  ip_repo_paths  D:/projets/2020_2/ip_repo [current_project]
current_project project_DIJKSTRA
current_project project_FPGA
update_ip_catalog
source D:/projets/2020_2/design_dijkstra_ram.tcl
make_wrapper -files [get_files D:/projets/2020_2/project_FPGA/project_FPGA.srcs/sources_1/bd/design_dijkstra_ram/design_dijkstra_ram.bd] -top
add_files -norecurse d:/projets/2020_2/project_FPGA/project_FPGA.gen/sources_1/bd/design_dijkstra_ram/hdl/design_dijkstra_ram_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property library robot [get_files  D:/projets/2020_2/project_FPGA/project_FPGA.srcs/sources_1/imports/sources_1/imports/new/pkg_dijkstra.vhd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_dijkstra_ram_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/projets/2020_2/project_FPGA/design_dijkstra_ram_wrapper.xsa
current_project project_DIJKSTRA
close_project
