// Seed: 1297108526
module module_0 (
    id_1,
    module_0,
    id_2
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_4 = id_2 - 1'h0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0(
      id_5, id_2, id_5
  );
  always @(posedge 1 or 1'h0)
    if (id_3) begin
      id_4 -= 1;
      wait (id_1);
      id_6 = 1'b0;
      id_6 = 1;
      id_4 <= 1 | 1;
      module_1 <= 1;
      $display(id_7);
      id_6 = id_2;
    end else deassign {1, id_1, id_3};
endmodule
