<root><simulation><result_generated_time />2023-05-16 18:33:15<layer><layer_spec />{'B': 1, 'K': 546, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55910400<total_data_size_element />{'W': 559104, 'I': 102400, 'O': 54600}<total_data_reuse />{'W': 100, 'I': 546.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />24/61</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [12, 1, 1], 'I': [200, 1, 1], 'O': [150, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 5), ('OY', 5)], [('OY', 2)]], [[], [('C', 4), ('K', 3)]], [], []]<I />[[[], [('K', 3)]], [[('OX', 5), ('OY', 5)], [('OY', 2), ('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OX', 5), ('OY', 5)], [('OY', 2), ('K', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 7)], [('C', 4), ('C', 16), ('K', 13), ('OX', 2), ('C', 4)], []]<I />[[('K', 2), ('K', 7), ('C', 4), ('C', 16), ('K', 13)], [('OX', 2), ('C', 4)], []]<O />[[('K', 2), ('K', 7), ('C', 4), ('C', 16)], [('K', 13), ('OX', 2), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [50.0, 1, 2, 1], 'I': [3.0, 182.0, 1.0, 1.0], 'O': [4.0, 64, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [112, 4472832, 4472832], 'I': [512, 819200, 819200], 'O': [112, 436800, 436800], 'O_partial': [112, 436800, 0], 'O_final': [0, 0, 436800]}<actual_mem_utilization_individual />{'W': [0.22, 0.13, 0.0], 'I': [1.0, 0.02, 0.0], 'O': [0.22, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.22, 0.17, 0.0], 'I': [1.0, 0.17, 0.0], 'O': [0.22, 0.17, 0.0]}<effective_mem_size_bit />{'W': [56, 1118208, 4472832], 'I': [512, 204800, 819200], 'O': [112, 436800, 436800], 'O_partial': [112, 436800, 0], 'O_final': [0, 0, 436800]}<total_unit_count />{'W': [600, 12, 1, 1], 'I': [600, 200, 1, 1], 'O': [600, 150, 1, 1]}<unique_unit_count />{'W': [12, 12, 1, 1], 'I': [200, 200, 1, 1], 'O': [150, 150, 1, 1]}<duplicate_unit_count />{'W': [50.0, 1.0, 1.0, 1.0], 'I': [3.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1118208, 1118208], [1118208, 559104], [559104, 0]]<I />[[1331200, 102400], [102400, 102400], [102400, 0]]<O />[[(13923000, 13977600), (218400, 163800)], [(163800, 218400), (54600, 0)], [(0, 54600), (0, 0)]]<O_partial />[[(13923000, 13977600), (218400, 163800)], [(163800, 218400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (54600, 0)], [(0, 54600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[139776, 139776], [17472, 8736], [2184, 0]]<I />[[166400, 12800], [1600, 1600], [400, 0]]<O />[[(1740375, 1747200), (27300, 20475)], [(2559, 3412), (853, 0)], [(0, 213), (0, 0)]]<O_partial />[([1740375, 1747200], [27300, 20475]), ([2559, 3412], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [853, 0]), ([0, 213], [0, 0])]</mem_access_count_word><mac_count><active />55910400<idle />39510016</mac_count></basic_info><energy><total_energy />124204402.2<mem_energy_breakdown><W />[97.9, 2651.1, 2908.8]<I />[60.6, 317.1, 532.7]<O />[1238.4, 676.3, 284.1]</mem_energy_breakdown><MAC_energy><active_MAC />122220134.4<idle_MAC />1975500.8<total />124195635.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5274<utilization_without_data_loading />0.5859<utilization_spatial />0.5859<utilization_temporal_with_data_loading />0.9001<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />103523<latency_cycle_without_data_loading />93184<ideal_computing_cycle />93184<data_loading><load_cycle_total />10339<load_cycle_individual />{'W': [3, 8736, 0], 'I': [200, 1600, 0]}<load_cycle_combined />{'W': 8736, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-93183], [-79860, -73205], [-93184, -93184]], 'I': [[-93183], [-6216, -4872], [-93184, -93184]], 'O': [[-93184], [-92976, -89752], [-92331, -92971]]}<mem_stall_cycle_shared />{'W': [[-93183], [-79860, 0], [0, 0]], 'I': [[-93183], [-6216, 0], [0, 0]], 'O': [[-93184], [-92976, -89752], [-92331, -92971]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [112, 4472832, 4472832], 'I': [512, 819200, 819200], 'O': [112, 436800, 436800], 'O_partial': [112, 436800, 0], 'O_final': [0, 0, 436800]}<data_size_each_level_total />{'W': [1344, 4472832, 4472832], 'I': [102400, 819200, 819200], 'O': [16800, 436800, 436800]}<loop_cycles_each_level />{'W': [14, 93184, 93184], 'I': [11648, 93184, 93184], 'O': [896, 93184, 93184]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [13, 1, 1], 'O': [64, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [96.0, 48.0], [48.0, 48.0]], 'I': [[8.0, 0.0], [8.8, 8.8], [8.8, 8.8]], 'O': [[8.0, 0.1], [18.8, 4.7], [4.7, 4.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [96.0, 48.0], [48.0, 48.0]], 'I': [[8.0, 0.6], [114.3, 8.8], [8.8, 8.8]], 'O': [[8.0, 8.0], [1200.0, 18.8], [18.8, 4.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [96.0, 48.0], [48.0, 0]], 'I': [[8.0, 0.6], [114.3, 8.8], [8.8, 0]], 'O': [[8.0, 0.1], [18.8, 4.7], [4.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [233.7, 75.5], [56.8, 4.7]], 'I': [[8.0, 0.6], [233.7, 75.5], [56.8, 4.7]], 'O': [[8.0, 0.1], [233.7, 75.5], [56.8, 4.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 93184], [14, 14, 6656], [93184, 93184, 1]], 'I': [[1, 1, 93184], [896, 11648, 8], [93184, 93184, 1]], 'O': [[1, 1, 93184], [896, 896, 104], [93184, 93184, 1]]}<trans_time_real />{'W': [[0, 1, 93184], [[2, 14, 6656], [3, 14, 6656]], [[8736, 93184, 1], [2184, 93184, 1]]], 'I': [[0, 1, 93184], [[8, 11648, 8], [200, 11648, 8]], [[1600, 93184, 1], [400, 93184, 1]]], 'O': [[0, 1, 93184], [[2, 896, 104], [33, 896, 104]], [[853, 93184, 1], [213, 93184, 1]]]}<single_stall_cycle />{'W': [[-1], [-12, -11], [-84448, -91000]], 'I': [[-1], [-888, -696], [-91584, -92784]], 'O': [[-1], [-894, -863], [-92331, -92971]]}<single_stall_count />{'W': [93183, 6655, 0], 'I': [93183, 7, 0], 'O': [93184, 104, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [853, 0]}, 1: {'W': [19965, 0], 'I': [1400, 0], 'O': [3432, 853]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-93184, -93184], [-92331, -93184]], 1: [[-68387, -93184], [-89752, -92331]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>