Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Jan 22 15:41:45 2026
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_bus_skew -file /home/tim/projects/uart/synthesis/results/synth/uart_bus_skew_synth.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   8         [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]}]
                                              [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]}]
                                                                              NA               15.385          NA         NA
2   10        [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]}]
                                              [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]}]
                                                                              NA               15.385          NA         NA
3   12        [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegIn_reg[0]}]
                                              [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]}]
                                                                              NA               15.385          NA         NA
4   14        [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegIn_reg[0]}]
                                              [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Reg0_reg[0]}]
                                                                              NA               15.385          NA         NA
5   16        [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegIn_reg[0]}]
                                              [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]}]
                                                                              NA               15.385          NA         NA
6   18        [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]}]
                                              [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]}]
                                                                              NA               15.385          NA         NA
7   20        [get_cells [list {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[1]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[8]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[9]}]]
                                              [get_cells [list {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[11]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[1]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[2]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[4]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[6]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[8]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[9]}]]
                                                                              Slow             15.385       0.697     14.688


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]}] -to [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]}] 15.385
Requirement: 15.385ns
Endpoints: 1
No bus skew paths found.


Id: 2
set_bus_skew -from [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]}] -to [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]}] 15.385
Requirement: 15.385ns
Endpoints: 1
No bus skew paths found.


Id: 3
set_bus_skew -from [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegIn_reg[0]}] -to [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]}] 15.385
Requirement: 15.385ns
Endpoints: 1
No bus skew paths found.


Id: 4
set_bus_skew -from [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/RegIn_reg[0]}] -to [get_cells {inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_sync/Reg0_reg[0]}] 15.385
Requirement: 15.385ns
Endpoints: 1
No bus skew paths found.


Id: 5
set_bus_skew -from [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/RegIn_reg[0]}] -to [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_ackb2a/Reg0_reg[0]}] 15.385
Requirement: 15.385ns
Endpoints: 1
No bus skew paths found.


Id: 6
set_bus_skew -from [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]}] -to [get_cells {inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]}] 15.385
Requirement: 15.385ns
Endpoints: 1
No bus skew paths found.


Id: 7
set_bus_skew -from [get_cells [list {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[1]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[3]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[5]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[8]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[9]}]] -to [get_cells [list {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[11]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[1]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[2]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[3]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[4]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[6]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[8]} \
          {inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[9]}]] 15.385
Requirement: 15.385ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
                                                                            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/D
                                                                                                            Slow         0.697     14.688


Slack (MET) :             14.688ns  (requirement - actual skew)
  Endpoint Source:        inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0)
  Endpoint Destination:   inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0)
  Reference Source:       inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0)
  Reference Destination:  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            15.385ns
  Endpoint Relative Delay:    1.227ns
  Reference Relative Delay:   0.430ns
  Relative CRPR:              0.100ns
  Actual Bus Skew:            0.697ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.074    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.617    -4.542 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.743    inst_pll/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.101    -3.642 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, unplaced)       0.584    -3.058    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
                         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -2.580 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/Q
                         net (fo=1, unplaced)         0.334    -2.246    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[0]
                         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.859    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.893    -4.034 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760    -3.274    inst_pll/inst/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    -3.183 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, unplaced)        0.439    -2.744    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
                         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/C
                         clock pessimism             -0.508    -3.253
                         FDRE (Setup_fdre_C_D)       -0.220    -3.473    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]
  -------------------------------------------------------------------
                         data arrival                          -2.246
                         clock arrival                         -3.473
  -------------------------------------------------------------------
                         relative delay                         1.227

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.859    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893    -4.034 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.274    inst_pll/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    -3.183 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, unplaced)       0.439    -2.744    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
                         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -2.359 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]/Q
                         net (fo=1, unplaced)         0.317    -2.042    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[10]
                         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.074    inst_pll/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.617    -4.542 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -3.743    inst_pll/inst/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.101    -3.642 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, unplaced)        0.584    -3.058    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
                         FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/C
                         clock pessimism              0.508    -2.549
                         FDRE (Hold_fdre_C_D)         0.077    -2.472    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]
  -------------------------------------------------------------------
                         data arrival                          -2.042
                         clock arrival                         -2.472
  -------------------------------------------------------------------
                         relative delay                         0.430
