DESIGN myDesign
PART xczu3eg-sbva484-1-i

CELL CONSUMER/resultsMem_reg_bram_0
  TILE BRAM_X8Y65
  CELLTYPE RAMB18E2
  LOC RAMB18_X1Y26
  MEM.PORTA.DATA_BIT_LAYOUT p0_d16
  RTL_RAM_NAME resultsMem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 15
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 15
ENDCELL

CELL ENCODER/huffmanMem_reg
  TILE BRAM_X8Y65
  CELLTYPE RAMB18E2
  LOC RAMB18_X1Y27
  MEM.PORTA.DATA_BIT_LAYOUT p0_d20
  RTL_RAM_NAME huffmanMem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 36
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 36
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 19
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 19
ENDCELL

CELL HIST/histMem_reg_bram_0
  TILE BRAM_X12Y60
  CELLTYPE RAMB18E2
  LOC RAMB18_X2Y24
  MEM.PORTA.DATA_BIT_LAYOUT p0_d16
  RTL_RAM_NAME histMem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 255
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 15
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 255
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 15
ENDCELL

CELL PRODUCER/rawTextMem_reg_bram_0
  TILE BRAM_X8Y60
  CELLTYPE RAMB18E2
  LOC RAMB18_X1Y24
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME rawTextMem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 18
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 18
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 1023
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 1023
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL
