#ifndef __SWM330_H__
#define __SWM330_H__

/*
 * ==========================================================================
 * ---------- Interrupt Number Definition -----------------------------------
 * ==========================================================================
 */
typedef enum IRQn
{
/******  Cortex-M33 Processor Exceptions Numbers **********************************************/
  NonMaskableInt_IRQn     = -14,    /*!< 2 Non Maskable Interrupt                        */
  MemoryManagement_IRQn   = -12,    /*!< 4 Cortex-M33 Memory Management Interrupt         */
  BusFault_IRQn           = -11,    /*!< 5 Cortex-M33 Bus Fault Interrupt                 */
  UsageFault_IRQn         = -10,    /*!< 6 Cortex-M33 Usage Fault Interrupt               */
  SVCall_IRQn             = -5,     /*!< 11 Cortex-M33 SV Call Interrupt                  */
  DebugMonitor_IRQn       = -4,     /*!< 12 Cortex-M33 Debug Monitor Interrupt            */
  PendSV_IRQn             = -2,     /*!< 14 Cortex-M33 Pend SV Interrupt                  */
  SysTick_IRQn            = -1,     /*!< 15 Cortex-M33 System Tick Interrupt              */
  
/******  Cortex-M33 specific Interrupt Numbers ************************************************/
  UART0_IRQn              = 0,
  UART1_IRQn              = 1,
  UART2_IRQn              = 2,
  UART3_IRQn              = 3,
  UART4_IRQn              = 4,
  PWM0_IRQn               = 5,
  PWM1_IRQn               = 6,
  PWMBRK_IRQn             = 7,
  SPI0_IRQn               = 8,
  I2S0_IRQn               = 9,
  ADC0_IRQn               = 10,
  BTIMR0_IRQn             = 11,
  BTIMR1_IRQn             = 12,
  BTIMR2_IRQn             = 13,
  BTIMR3_IRQn             = 14,
  TIMR0_IRQn              = 15,
  TIMR1_IRQn              = 16,
  CAN0_IRQn               = 17,
  I2C0_IRQn               = 18,
  I2C1_IRQn               = 19,
  DMA_IRQn                = 20,
  DMA2D_IRQn              = 21,
  BOD_IRQn                = 22,
  QSPI0_IRQn              = 23,
  QSPI1_IRQn              = 24,
  SRA_IRQn                = 25,
  DVP_IRQn                = 26,
  LCD_IRQn                = 27,
  JPEG_IRQn               = 28,
  SDIO_IRQn               = 29,
  WDT_IRQn                = 30,
  RTC_IRQn                = 31,
  EXTI0_IRQn              = 32,
  EXTI1_IRQn              = 33,
  EXTI2_IRQn              = 34,
  EXTI3_IRQn              = 35,
  EXTI4_IRQn              = 36,
  EXTI5_IRQn              = 37,
  EXTI6_IRQn              = 38,
  EXTI7_IRQn              = 39,
  EXTI8_11_IRQn           = 40,
  EXTI12_15_IRQn          = 41,
  XTALSTOP_IRQn			  = 42,
  RDMA_IRQn				  = 43,
} IRQn_Type;

/*
 * ==========================================================================
 * ----------- Processor and Core Peripheral Section ------------------------
 * ==========================================================================
 */

/* Configuration of the Cortex-M33 Processor and Core Peripherals */
#define __CM33_REV                0x0000  /*!< Core revision r0p1                            */
#define __NVIC_PRIO_BITS          3       /*!< SWM330 uses 3 Bits for the Priority Levels    */
#define __Vendor_SysTickConfig    0       /*!< Set to 1 if different SysTick Config is used  */
#define __DSP_PRESENT             1		  /*!< DSP extension present                         */
#define __FPU_PRESENT             0       /*!< FPU present                                   */
#define __MPU_PRESENT             1       /*!< MPU present                                   */

#if   defined ( __CC_ARM )
  #pragma anon_unions
#endif

#include <stdio.h>
#include <stdint.h>
#include <stdbool.h>
#include "core_cm33.h"
#include "system_SWM330.h"


/******************************************************************************/
/*				Device Specific Peripheral registers structures			 */
/******************************************************************************/
typedef struct {
	__IO uint32_t CLKSEL;				    // Clock Select

	__IO uint32_t CLKDIVx_ON;				// [0] CLK_DIVx clock source switch

	__IO uint32_t CLKEN0;					// Clock Enable
	
	__IO uint32_t CLKEN1;
	
	__IO uint32_t MODE;
	
		 uint32_t RESERVED[4];
	
	__IO uint32_t RSTSR;					// Reset Status
	
		 uint32_t RESERVED2[2];
	
	__IO uint32_t RTCWKCR;					// RTC Wakeup Control
	
	__IO uint32_t RTCWKSR;
	
	__IO uint32_t PSDLYADJ;					// PSRAM Delay ADJ
	
		 uint32_t RESERVED3[17];
	
	__I  uint32_t CHIPID[4];
	
	__IO uint32_t BACKUP[6];				// Data Backup Register
	
		 uint32_t RESERVED4[22];
	
	__IO uint32_t PAWKEN;				    // PORTA Wakeup Enable
	__IO uint32_t PBWKEN;
	__IO uint32_t PCWKEN;
	__IO uint32_t PDWKEN;
	__IO uint32_t PEWKEN;
	
         uint32_t RESERVED5[7];
	
	__IO uint32_t PAWKSR;				    // PORTA Wakeup Status, Write 1 to clear
	__IO uint32_t PBWKSR;
	__IO uint32_t PCWKSR;
	__IO uint32_t PDWKSR;
	__IO uint32_t PEWKSR;
	
		 uint32_t RESERVED6[(0x720-0x140)/4-1];
	
	__IO uint32_t PRSTEN;					// Peripheral reset enabled. PRSTR0 and PRSTR1 can be written only when the value of PRSTEN is 0x55
	__IO uint32_t PRSTR0;
	__IO uint32_t PRSTR1;
	
    //Analog Control: 0x400A5800
         uint32_t RESERVED7[(0x400A5800-0x40000728)/4-1];
	
	__IO uint32_t RCCR;						// High speed RC Control Register
		 uint32_t RESERVED8;
    
	__IO uint32_t XTALCR;
	__IO uint32_t XTALSR;
	
	__IO uint32_t PLLCR;
    __IO uint32_t PLLDIV;
		 uint32_t RESERVED9;
    __IO uint32_t PLLSSCG;
	
    __IO uint32_t BODCR;
	__IO uint32_t BODSR;
	
	__IO uint32_t ADCCR;
	
	__IO uint32_t PWRCR;
	
		 uint32_t RESERVED10[3];
	
	__IO uint32_t TEMPCR;					// Temperature Sensor
} SYS_TypeDef;


#define SYS_CLKSEL_SYS_Pos			0		// System clock select, 1 HRC, 0 CLK_DIVx
#define SYS_CLKSEL_SYS_Msk			(0x01 << SYS_CLKSEL_SYS_Pos)
#define SYS_CLKSEL_CLK_DIVx_Pos		1		// CLK_DIVx clock select, 0 CLK_DIV1, 1 CLK_DIV8
#define SYS_CLKSEL_CLK_DIVx_Msk		(0x01 << SYS_CLKSEL_CLK_DIVx_Pos)
#define SYS_CLKSEL_CLK_Pos			2		// Clock Source, 0 LRC, 1 PLL, 2 XTAL_32K, 3 XTAL, 4 HRC
#define SYS_CLKSEL_CLK_Msk			(0x07 << SYS_CLKSEL_CLK_Pos)
#define SYS_CLKSEL_SDIO_Pos			7		// SDIO clock select, 0 SYSCLK/2, 1 SYSCLK/8, 2 SYSCLK/4, 3 SYSCLK
#define SYS_CLKSEL_SDIO_Msk			(0x03 << SYS_CLKSEL_SDIO_Pos)
#define SYS_CLKSEL_WDT_Pos			9		// WDT clock select, 0 HRC, 1 XTAL, 2 LRC, 3 XTAL_32K
#define SYS_CLKSEL_WDT_Msk			(0x03 << SYS_CLKSEL_WDT_Pos)
#define SYS_CLKSEL_SLEEP_Pos		11		// sleep clock, 0 LRC, 1 XTAL_32K
#define SYS_CLKSEL_SLEEP_Msk		(0x01 << SYS_CLKSEL_SLEEP_Pos)

#define SYS_CLKDIV_ON_Pos           0
#define SYS_CLKDIV_ON_Msk           (0x01 << SYS_CLKDIV_ON_Pos)

#define SYS_CLKEN0_GPIOA_Pos		0
#define SYS_CLKEN0_GPIOA_Msk		(0x01 << SYS_CLKEN0_GPIOA_Pos)
#define SYS_CLKEN0_GPIOB_Pos		1
#define SYS_CLKEN0_GPIOB_Msk		(0x01 << SYS_CLKEN0_GPIOB_Pos)
#define SYS_CLKEN0_GPIOC_Pos		2
#define SYS_CLKEN0_GPIOC_Msk		(0x01 << SYS_CLKEN0_GPIOC_Pos)
#define SYS_CLKEN0_GPIOD_Pos		3
#define SYS_CLKEN0_GPIOD_Msk		(0x01 << SYS_CLKEN0_GPIOD_Pos)
#define SYS_CLKEN0_SPI0_Pos			4
#define SYS_CLKEN0_SPI0_Msk			(0x01 << SYS_CLKEN0_SPI0_Pos)
#define SYS_CLKEN0_I2S0_Pos			5
#define SYS_CLKEN0_I2S0_Msk			(0x01 << SYS_CLKEN0_I2S0_Pos)
#define SYS_CLKEN0_DAC0_Pos			6
#define SYS_CLKEN0_DAC0_Msk			(0x01 << SYS_CLKEN0_DAC0_Pos)
#define SYS_CLKEN0_ADC0_Pos			7
#define SYS_CLKEN0_ADC0_Msk			(0x01 << SYS_CLKEN0_ADC0_Pos)
#define SYS_CLKEN0_TIMR_Pos			8
#define SYS_CLKEN0_TIMR_Msk			(0x01 << SYS_CLKEN0_TIMR_Pos)
#define SYS_CLKEN0_BTIMR_Pos		9
#define SYS_CLKEN0_BTIMR_Msk		(0x01 << SYS_CLKEN0_BTIMR_Pos)
#define SYS_CLKEN0_PWM_Pos			10
#define SYS_CLKEN0_PWM_Msk			(0x01 << SYS_CLKEN0_PWM_Pos)
#define SYS_CLKEN0_SDIO_Pos			11
#define SYS_CLKEN0_SDIO_Msk			(0x01 << SYS_CLKEN0_SDIO_Pos)
#define SYS_CLKEN0_LCD_Pos			12
#define SYS_CLKEN0_LCD_Msk			(0x01 << SYS_CLKEN0_LCD_Pos)
#define SYS_CLKEN0_CRC_Pos			13
#define SYS_CLKEN0_CRC_Msk			(0x01 << SYS_CLKEN0_CRC_Pos)
#define SYS_CLKEN0_QSPI0_Pos		14
#define SYS_CLKEN0_QSPI0_Msk		(0x01 << SYS_CLKEN0_QSPI0_Pos)
#define SYS_CLKEN0_QSPI1_Pos		15
#define SYS_CLKEN0_QSPI1_Msk		(0x01 << SYS_CLKEN0_QSPI1_Pos)
#define SYS_CLKEN0_SRA_Pos			16
#define SYS_CLKEN0_SRA_Msk			(0x01 << SYS_CLKEN0_SRA_Pos)
#define SYS_CLKEN0_DMA2D_Pos		17
#define SYS_CLKEN0_DMA2D_Msk		(0x01 << SYS_CLKEN0_DMA2D_Pos)
#define SYS_CLKEN0_JPEG_Pos			18
#define SYS_CLKEN0_JPEG_Msk			(0x01 << SYS_CLKEN0_JPEG_Pos)
#define SYS_CLKEN0_DVP_Pos			19
#define SYS_CLKEN0_DVP_Msk			(0x01 << SYS_CLKEN0_DVP_Pos)
#define SYS_CLKEN0_PSRAM_Pos		20
#define SYS_CLKEN0_PSRAM_Msk		(0x01 << SYS_CLKEN0_PSRAM_Pos)
#define SYS_CLKEN0_RDMA_Pos			21
#define SYS_CLKEN0_RDMA_Msk			(0x01 << SYS_CLKEN0_RDMA_Pos)

#define SYS_CLKEN1_WDT_Pos			0
#define SYS_CLKEN1_WDT_Msk			(0x01 << SYS_CLKEN1_WDT_Pos)
#define SYS_CLKEN1_UART0_Pos		1
#define SYS_CLKEN1_UART0_Msk		(0x01 << SYS_CLKEN1_UART0_Pos)
#define SYS_CLKEN1_UART1_Pos		2
#define SYS_CLKEN1_UART1_Msk		(0x01 << SYS_CLKEN1_UART1_Pos)
#define SYS_CLKEN1_UART2_Pos		3
#define SYS_CLKEN1_UART2_Msk		(0x01 << SYS_CLKEN1_UART2_Pos)
#define SYS_CLKEN1_UART3_Pos		4
#define SYS_CLKEN1_UART3_Msk		(0x01 << SYS_CLKEN1_UART3_Pos)
#define SYS_CLKEN1_UART4_Pos		5
#define SYS_CLKEN1_UART4_Msk		(0x01 << SYS_CLKEN1_UART4_Pos)
#define SYS_CLKEN1_RTC_Pos			6
#define SYS_CLKEN1_RTC_Msk			(0x01 << SYS_CLKEN1_RTC_Pos)
#define SYS_CLKEN1_I2C0_Pos			7
#define SYS_CLKEN1_I2C0_Msk			(0x01 << SYS_CLKEN1_I2C0_Pos)
#define SYS_CLKEN1_I2C1_Pos			8
#define SYS_CLKEN1_I2C1_Msk			(0x01 << SYS_CLKEN1_I2C1_Pos)
#define SYS_CLKEN1_CAN0_Pos			9
#define SYS_CLKEN1_CAN0_Msk			(0x01 << SYS_CLKEN1_CAN0_Pos)
#define SYS_CLKEN1_ANAC_Pos			10
#define SYS_CLKEN1_ANAC_Msk			(0x01 << SYS_CLKEN1_ANAC_Pos)
#define SYS_CLKEN1_GPIOE_Pos		11
#define SYS_CLKEN1_GPIOE_Msk		(0x01 << SYS_CLKEN1_GPIOE_Pos)

#define SYS_MODE_WKEDGE_Pos			0		// Wakeup edge: 0 falling edge, 1 rising edge
#define SYS_MODE_WKEDGE_Msk			(0x01 << SYS_MODE_WKEDGE_Pos)

#define SYS_RSTSR_POR_Pos			0		// POR reset happened, write 1 to clear
#define SYS_RSTSR_POR_Msk			(0x01 << SYS_RSTSR_POR_Pos)
#define SYS_RSTSR_WDT_Pos			1		// WDT reset happened, write 1 to clear
#define SYS_RSTSR_WDT_Msk			(0x01 << SYS_RSTSR_WDT_Pos)
#define SYS_RSTSR_BOD_Pos			2		// BOD reset happened, write 1 to clear
#define SYS_RSTSR_BOD_Msk			(0x01 << SYS_RSTSR_BOD_Pos)

#define SYS_RTCWKCR_EN_Pos			0		// RTC wakeup enable
#define SYS_RTCWKCR_EN_Msk			(0x01 << SYS_RTCWKCR_EN_Pos)
#define SYS_RTCWKCR_WREN_Pos		1		// RTC register write enable
#define SYS_RTCWKCR_WREN_Msk		(0x01 << SYS_RTCWKCR_WREN_Pos)

#define SYS_RTCWKSR_FLAG_Pos		0		// RTC wakeup flag, write 1 to clear
#define SYS_RTCWKSR_FLAG_Msk		(0x01 << SYS_RTCWKSR_FLAG_Pos)

#define SYS_PSDLYADJ_DQS100_Pos		0		// DQS signal delay fine-tuned, 100ps step
#define SYS_PSDLYADJ_DQS100_Msk		(0x03 << SYS_PSDLYADJ_DQS100_Pos)
#define SYS_PSDLYADJ_DQS400_Pos		2		// DQS signal delay coarse adjustment, 400ps step
#define SYS_PSDLYADJ_DQS400_Msk		(0x03 << SYS_PSDLYADJ_DQS400_Pos)
#define SYS_PSDLYADJ_CLK100_Pos		8
#define SYS_PSDLYADJ_CLK100_Msk		(0x03 << SYS_PSDLYADJ_CLK100_Pos)
#define SYS_PSDLYADJ_CLK400_Pos		10
#define SYS_PSDLYADJ_CLK400_Msk		(0x03 << SYS_PSDLYADJ_CLK400_Pos)

#define SYS_PRSTR0_GPIOA_Pos		0
#define SYS_PRSTR0_GPIOA_Msk		(0x01 << SYS_PRSTR0_GPIOA_Pos)
#define SYS_PRSTR0_GPIOB_Pos		1
#define SYS_PRSTR0_GPIOB_Msk		(0x01 << SYS_PRSTR0_GPIOB_Pos)
#define SYS_PRSTR0_GPIOC_Pos		2
#define SYS_PRSTR0_GPIOC_Msk		(0x01 << SYS_PRSTR0_GPIOC_Pos)
#define SYS_PRSTR0_GPIOD_Pos		3
#define SYS_PRSTR0_GPIOD_Msk		(0x01 << SYS_PRSTR0_GPIOD_Pos)
#define SYS_PRSTR0_SPI0_Pos			4
#define SYS_PRSTR0_SPI0_Msk			(0x01 << SYS_PRSTR0_SPI0_Pos)
#define SYS_PRSTR0_I2S0_Pos			5
#define SYS_PRSTR0_I2S0_Msk			(0x01 << SYS_PRSTR0_I2S0_Pos)
#define SYS_PRSTR0_DAC0_Pos			6
#define SYS_PRSTR0_DAC0_Msk			(0x01 << SYS_PRSTR0_DAC0_Pos)
#define SYS_PRSTR0_ADC0_Pos			7
#define SYS_PRSTR0_ADC0_Msk			(0x01 << SYS_PRSTR0_ADC0_Pos)
#define SYS_PRSTR0_TIMR_Pos			8
#define SYS_PRSTR0_TIMR_Msk			(0x01 << SYS_PRSTR0_TIMR_Pos)
#define SYS_PRSTR0_BTIMR_Pos		9
#define SYS_PRSTR0_BTIMR_Msk		(0x01 << SYS_PRSTR0_BTIMR_Pos)
#define SYS_PRSTR0_PWM_Pos			10
#define SYS_PRSTR0_PWM_Msk			(0x01 << SYS_PRSTR0_PWM_Pos)
#define SYS_PRSTR0_SDIO_Pos			11
#define SYS_PRSTR0_SDIO_Msk			(0x01 << SYS_PRSTR0_SDIO_Pos)
#define SYS_PRSTR0_LCD_Pos			12
#define SYS_PRSTR0_LCD_Msk			(0x01 << SYS_PRSTR0_LCD_Pos)
#define SYS_PRSTR0_CRC_Pos			13
#define SYS_PRSTR0_CRC_Msk			(0x01 << SYS_PRSTR0_CRC_Pos)
#define SYS_PRSTR0_QSPI0_Pos		14
#define SYS_PRSTR0_QSPI0_Msk		(0x01 << SYS_PRSTR0_QSPI0_Pos)
#define SYS_PRSTR0_QSPI1_Pos		15
#define SYS_PRSTR0_QSPI1_Msk		(0x01 << SYS_PRSTR0_QSPI1_Pos)
#define SYS_PRSTR0_SRA_Pos			16
#define SYS_PRSTR0_SRA_Msk			(0x01 << SYS_PRSTR0_SRA_Pos)
#define SYS_PRSTR0_DMA2D_Pos		17
#define SYS_PRSTR0_DMA2D_Msk		(0x01 << SYS_PRSTR0_DMA2D_Pos)
#define SYS_PRSTR0_JPEG_Pos			18
#define SYS_PRSTR0_JPEG_Msk			(0x01 << SYS_PRSTR0_JPEG_Pos)
#define SYS_PRSTR0_DVP_Pos			19
#define SYS_PRSTR0_DVP_Msk			(0x01 << SYS_PRSTR0_DVP_Pos)
#define SYS_PRSTR0_PSRAM_Pos		20
#define SYS_PRSTR0_PSRAM_Msk		(0x01 << SYS_PRSTR0_PSRAM_Pos)
#define SYS_PRSTR0_RDMA_Pos			21
#define SYS_PRSTR0_RDMA_Msk			(0x01 << SYS_PRSTR0_RDMA_Pos)

#define SYS_PRSTR1_WDT_Pos			0
#define SYS_PRSTR1_WDT_Msk			(0x01 << SYS_PRSTR1_WDT_Pos)
#define SYS_PRSTR1_UART0_Pos		1
#define SYS_PRSTR1_UART0_Msk		(0x01 << SYS_PRSTR1_UART0_Pos)
#define SYS_PRSTR1_UART1_Pos		2
#define SYS_PRSTR1_UART1_Msk		(0x01 << SYS_PRSTR1_UART1_Pos)
#define SYS_PRSTR1_UART2_Pos		3
#define SYS_PRSTR1_UART2_Msk		(0x01 << SYS_PRSTR1_UART2_Pos)
#define SYS_PRSTR1_UART3_Pos		4
#define SYS_PRSTR1_UART3_Msk		(0x01 << SYS_PRSTR1_UART3_Pos)
#define SYS_PRSTR1_UART4_Pos		5
#define SYS_PRSTR1_UART4_Msk		(0x01 << SYS_PRSTR1_UART4_Pos)
#define SYS_PRSTR1_RTC_Pos			6
#define SYS_PRSTR1_RTC_Msk			(0x01 << SYS_PRSTR1_RTC_Pos)
#define SYS_PRSTR1_I2C0_Pos			7
#define SYS_PRSTR1_I2C0_Msk			(0x01 << SYS_PRSTR1_I2C0_Pos)
#define SYS_PRSTR1_I2C1_Pos			8
#define SYS_PRSTR1_I2C1_Msk			(0x01 << SYS_PRSTR1_I2C1_Pos)
#define SYS_PRSTR1_CAN0_Pos			9
#define SYS_PRSTR1_CAN0_Msk			(0x01 << SYS_PRSTR1_CAN0_Pos)
#define SYS_PRSTR1_ANAC_Pos			10
#define SYS_PRSTR1_ANAC_Msk			(0x01 << SYS_PRSTR1_ANAC_Pos)
#define SYS_PRSTR1_GPIOE_Pos		11
#define SYS_PRSTR1_GPIOE_Msk		(0x01 << SYS_PRSTR1_GPIOE_Pos)

#define SYS_RCCR_HON_Pos			0		// High speed RC ON
#define SYS_RCCR_HON_Msk			(0x01 << SYS_RCCR_HON_Pos)
#define SYS_RCCR_LON_Pos			1		// Low  speed RC ON
#define SYS_RCCR_LON_Msk			(0x01 << SYS_RCCR_LON_Pos)

#define SYS_XTALCR_ON_Pos			0		// XTAL On
#define SYS_XTALCR_ON_Msk			(0x01 << SYS_XTALCR_ON_Pos)
#define SYS_XTALCR_BYPASS_Pos		1
#define SYS_XTALCR_BYPASS_Msk		(0x01 << SYS_XTALCR_BYPASS_Pos)

#define SYS_XTALSR_32KSTOP_Pos		0		// XTAL_32K Stop flag, write 1 to clear
#define SYS_XTALSR_32KSTOP_Msk		(0x01 << SYS_XTALSR_32KSTOP_Pos)
#define SYS_XTALSR_STOP_Pos			1		// XTAL Stop flag, write 1 to clear
#define SYS_XTALSR_STOP_Msk			(0x01 << SYS_XTALSR_STOP_Pos)
#define SYS_XTALSR_32KSTOPDET_Pos	2		// XTAL_32K Stop Detect enable
#define SYS_XTALSR_32KSTOPDET_Msk	(0x01 << SYS_XTALSR_32KSTOPDET_Pos)
#define SYS_XTALSR_STOPDET_Pos		3		// XTAL Stop Detect enable
#define SYS_XTALSR_STOPDET_Msk		(0x01 << SYS_XTALSR_STOPDET_Pos)

#define SYS_PLLCR_OUTEN_Pos		    0       // can only be set after LOCK
#define SYS_PLLCR_OUTEN_Msk		    (0x01 << SYS_PLLCR_OUTEN_Pos)
#define SYS_PLLCR_INSEL_Pos		    1       // 0 XTAL, 1 HRC
#define SYS_PLLCR_INSEL_Msk		    (0x01 << SYS_PLLCR_INSEL_Pos)
#define SYS_PLLCR_OFF_Pos		    2
#define SYS_PLLCR_OFF_Msk		    (0x01 << SYS_PLLCR_OFF_Pos)
#define SYS_PLLCR_LOCK_Pos			3
#define SYS_PLLCR_LOCK_Msk			(0x01 << SYS_PLLCR_LOCK_Pos)
#define SYS_PLLCR_SSCG_Pos			4		// Spread Spectrum Clock Generator, 0 off
#define SYS_PLLCR_SSCG_Msk			(0x03 << SYS_PLLCR_SSCG_Pos)
#define SYS_PLLCR_SDMMOD_Pos		6		// SDM module
#define SYS_PLLCR_SDMMOD_Msk		(0xFFF<< SYS_PLLCR_SDMMOD_Pos)
#define SYS_PLLCR_FBDIVFP_Pos		18		// PLL FeedBack divider fractional part
#define SYS_PLLCR_FBDIVFP_Msk		(0xFFF<< SYS_PLLCR_FBDIVFP_Pos)

#define SYS_PLLDIV_OUTDIV_Pos		0      	// PLL output clock divider, 0 div1, 1 div2, ..., 7 div8
#define SYS_PLLDIV_OUTDIV_Msk		(0x07 << SYS_PLLDIV_OUTDIV_Pos)
#define SYS_PLLDIV_FBDIV_Pos		8       // PLL FeedBack divider
#define SYS_PLLDIV_FBDIV_Msk		(0x3F << SYS_PLLDIV_FBDIV_Pos)
#define SYS_PLLDIV_INDIV_Pos		16      // PLL input clock divider, 0 div1, 1 div2, ..., 7 div8
#define SYS_PLLDIV_INDIV_Msk		(0x07 << SYS_PLLDIV_INDIV_Pos)

#define SYS_PLLSSCG_PFDDIV_Pos		0		// phase discriminator divider
#define SYS_PLLSSCG_PFDDIV_Msk		(0x7F << SYS_PLLSSCG_PFDDIV_Pos)
#define SYS_PLLSSCG_NSTEP_Pos		8		// Number of steps of triangular wave modulation
#define SYS_PLLSSCG_NSTEP_Msk		(0x1FF<< SYS_PLLSSCG_NSTEP_Pos)
#define SYS_PLLSSCG_FRACSTEP_Pos	24
#define SYS_PLLSSCG_FRACSTEP_Msk	(0xFFu<< SYS_PLLSSCG_FRACSTEP_Pos)

#define SYS_BODCR_EN_Pos			0
#define SYS_BODCR_EN_Msk			(0x01 << SYS_BODCR_EN_Pos)
#define SYS_BODCR_IE_Pos		    1		// Interrupt Enable
#define SYS_BODCR_IE_Msk		    (0x01 << SYS_BODCR_IE_Pos)
#define SYS_BODCR_LVL_Pos			8		// BOD threshold level
#define SYS_BODCR_LVL_Msk			(0x03 << SYS_BODCR_LVL_Pos)
#define SYS_BODCR_VDDSW_Pos			10		// 1: use BOD output to control the VDDSW switch
#define SYS_BODCR_VDDSW_Msk			(0x01 << SYS_BODCR_VDDSW_Pos)

#define SYS_BODSR_IF_Pos			0		// interrupt flag, write 1 to clear
#define SYS_BODSR_IF_Msk			(0x01 << SYS_BODSR_IF_Pos)
#define SYS_BODSR_ST_Pos			1		// BOD Status
#define SYS_BODSR_ST_Msk			(0x01 << SYS_BODSR_ST_Pos)

#define SYS_ADCCR_IVREN_Pos			0		// ADC Internal Vref Enable
#define SYS_ADCCR_IVREN_Msk			(0x01 << SYS_ADCCR_IVREN_Pos)
#define SYS_ADCCR_IVRSEL_Pos		1		// ADC Internal Vref Select
#define SYS_ADCCR_IVRSEL_Msk		(0x01 << SYS_ADCCR_IVRSEL_Pos)
#define SYS_ADCCR_IVRTRIM_Pos		8		// ADC Internal Vref Level Trimming
#define SYS_ADCCR_IVRTRIM_Msk		(0x1F << SYS_ADCCR_IVRTRIM_Pos)

#define SYS_TEMPCR_EN_Pos			0
#define SYS_TEMPCR_EN_Msk			(0x01 << SYS_TEMPCR_EN_Pos)




typedef struct {
	__IO uint32_t FUNC0;					// pin function select
	
	__IO uint32_t FUNC1;
	
		 uint32_t RESERVED[62];
	
    __IO uint32_t PULLU;              		// pull-up enable
    
         uint32_t RESERVED2[63];
    
    __IO uint32_t PULLD;	              	// pull-down enable
    
         uint32_t RESERVED3[63];
    
    __IO uint32_t INEN;               		// input enable
    
         uint32_t RESERVED4[63];

	__IO uint32_t OPEND;              		// open-drain enable
	
		 uint32_t RESERVED5[63];
	
	__IO uint32_t DRVS;
	
		 uint32_t RESERVED6[63];
	
	__IO uint32_t SLEW;
	
		 uint32_t RESERVED7[63];
	
	__IO uint32_t FUNMUX0;
	
	__IO uint32_t FUNMUX1;
	
	__IO uint32_t FUNMUX2;
} PORT_TypeDef;




typedef struct {
	__IO uint32_t ODR;
#define PIN0    0
#define PIN1    1
#define PIN2    2
#define PIN3    3
#define PIN4    4
#define PIN5    5
#define PIN6    6
#define PIN7    7
#define PIN8    8
#define PIN9    9
#define PIN10   10
#define PIN11   11
#define PIN12   12
#define PIN13   13
#define PIN14   14
#define PIN15   15

	__IO uint32_t DIR;					    // 0 input, 1 output

	__IO uint32_t INTLVLTRG;				// Interrupt Level Trigger, 1 level trigger, 0 edge trigger

	__IO uint32_t INTBE;					// Both Edge

	__IO uint32_t INTRISEEN;				// Interrupt Rise Edge Enable, 1 rise-edge or high-level trigger, 0 fall-edge or low-level trigger

	__IO uint32_t INTEN;					// interrupt enable

	__I  uint32_t INTRAWSTAT;			    // interrupt raw state

	__I  uint32_t INTSTAT;				    // INTSTAT.PIN0 = INTRAWSTAT.PIN0 & INTEN.PIN0

	__O  uint32_t INTCLR;				    // interrupt flag clear
		
		 uint32_t RESERVED[3];
	
	__I  uint32_t IDR;
	
		 uint32_t RESERVED2[3];
	
	__IO uint32_t DATAPIN0;
	__IO uint32_t DATAPIN1;
	__IO uint32_t DATAPIN2;
	__IO uint32_t DATAPIN3;
	__IO uint32_t DATAPIN4;
	__IO uint32_t DATAPIN5;
	__IO uint32_t DATAPIN6;
	__IO uint32_t DATAPIN7;
	__IO uint32_t DATAPIN8;
	__IO uint32_t DATAPIN9;
	__IO uint32_t DATAPIN10;
	__IO uint32_t DATAPIN11;
	__IO uint32_t DATAPIN12;
	__IO uint32_t DATAPIN13;
	__IO uint32_t DATAPIN14;
	__IO uint32_t DATAPIN15;
} GPIO_TypeDef;




typedef struct {
	__IO uint32_t LOAD;						// reload value

	__I  uint32_t VALUE;					// current value, counting down from LOAD

	__IO uint32_t CR;
	
		 uint32_t RESERVED;
	
	__IO uint32_t IE;
		
	__IO uint32_t IF;
	
	__IO uint32_t HALT;						// 1 halt counting
	
	__IO uint32_t OCCR;
	__IO uint32_t OCMAT;
	
	__IO uint32_t RESERVED2;
	
	__IO uint32_t ICLOW;
	__IO uint32_t ICHIGH;
	
	__IO uint32_t PREDIV;					// prescale, 8-bit width
} TIMR_TypeDef;


#define TIMR_LOAD_VALUE_Pos			0
#define TIMR_LOAD_VALUE_Msk			(0xFFFFFF << TIMR_LOAD_VALUE_Pos)
#define TIMR_LOAD_RELOAD_Pos		24		// reload VALUE to TIMR's internal Counter immediately. only for BTIMRx, not for TIMRx.
#define TIMR_LOAD_RELOAD_Msk		(0x01 << TIMR_LOAD_RELOAD_Pos)

#define TIMR_CR_CLKSRC_Pos			0		// clock source, 0 system clock, 2 external pin pulse
#define TIMR_CR_CLKSRC_Msk			(0x03 << TIMR_CR_CLKSRC_Pos)
#define TIMR_CR_MODE_Pos			2		// 0 timer, 1 inpurt capture, 2 output compare
#define TIMR_CR_MODE_Msk			(0x03 << TIMR_CR_MODE_Pos)

#define TIMR_IE_TO_Pos				0		// Time out
#define TIMR_IE_TO_Msk				(0x01 << TIMR_IE_TO_Pos)
#define TIMR_IE_OC0_Pos				1		// Output compare inversion point zero
#define TIMR_IE_OC0_Msk				(0x01 << TIMR_IE_OC0_Pos)
#define TIMR_IE_OC1_Pos				2		// Output compare inversion point one
#define TIMR_IE_OC1_Msk				(0x01 << TIMR_IE_OC1_Pos)
#define TIMR_IE_ICR_Pos				3		// Input capture, rising edge interrupt
#define TIMR_IE_ICR_Msk				(0x01 << TIMR_IE_ICR_Pos)
#define TIMR_IE_ICF_Pos				4		// Input capture, falling edge interrupt
#define TIMR_IE_ICF_Msk				(0x01 << TIMR_IE_ICF_Pos)

#define TIMR_IF_TO_Pos				0		// write 1 to clear
#define TIMR_IF_TO_Msk				(0x01 << TIMR_IF_TO_Pos)
#define TIMR_IF_OC0_Pos				1
#define TIMR_IF_OC0_Msk				(0x01 << TIMR_IF_OC0_Pos)
#define TIMR_IF_OC1_Pos				2
#define TIMR_IF_OC1_Msk				(0x01 << TIMR_IF_OC1_Pos)
#define TIMR_IF_ICR_Pos				3
#define TIMR_IF_ICR_Msk				(0x01 << TIMR_IF_ICR_Pos)
#define TIMR_IF_ICF_Pos				4
#define TIMR_IF_ICF_Msk				(0x01 << TIMR_IF_ICF_Pos)

#define TIMR_OCCR_FORCELVL_Pos		0		// Force Levle
#define TIMR_OCCR_FORCELVL_Msk		(0x01 << TIMR_OCCR_FORCELVL_Pos)
#define TIMR_OCCR_INITLVL_Pos		1		// Initial Level
#define TIMR_OCCR_INITLVL_Msk		(0x01 << TIMR_OCCR_INITLVL_Pos)
#define TIMR_OCCR_FORCEEN_Pos		2		// Force Level Enable
#define TIMR_OCCR_FORCEEN_Msk		(0x01 << TIMR_OCCR_FORCEEN_Pos)


typedef struct {
		 uint32_t RESERVED3[16];
	
	__IO uint32_t EN;
} TIMRG_TypeDef;


#define TIMRG_EN_TIMR0_Pos			0
#define TIMRG_EN_TIMR0_Msk			(0x01 << TIMRG_EN_TIMR0_Pos)
#define TIMRG_EN_TIMR1_Pos			1
#define TIMRG_EN_TIMR1_Msk			(0x01 << TIMRG_EN_TIMR1_Pos)
#define TIMRG_EN_TIMR2_Pos			2
#define TIMRG_EN_TIMR2_Msk			(0x01 << TIMRG_EN_TIMR2_Pos)
#define TIMRG_EN_TIMR3_Pos			3
#define TIMRG_EN_TIMR3_Msk			(0x01 << TIMRG_EN_TIMR3_Pos)




typedef struct {
	__IO uint32_t DATA;
	
	__IO uint32_t CTRL;
	
	__IO uint32_t BAUD;
	
	__IO uint32_t FIFO;
	
	__IO uint32_t LINCR;
	
	union {
		__IO uint32_t CTSCR;
		
		__IO uint32_t RTSCR;
	};
	
	__IO uint32_t CFG;
	
	__IO uint32_t TOCR;						// Timeout Control Register
} UART_TypeDef;


#define UART_DATA_DATA_Pos			0
#define UART_DATA_DATA_Msk			(0x1FF << UART_DATA_DATA_Pos)
#define UART_DATA_VALID_Pos			9		// data valid, clear by read
#define UART_DATA_VALID_Msk			(0x01 << UART_DATA_VALID_Pos)
#define UART_DATA_PAERR_Pos			10		// Parity Error
#define UART_DATA_PAERR_Msk			(0x01 << UART_DATA_PAERR_Pos)

#define UART_CTRL_TXIDLE_Pos		0		// TX IDLE
#define UART_CTRL_TXIDLE_Msk		(0x01 << UART_CTRL_TXIDLE_Pos)
#define UART_CTRL_TXFF_Pos		    1		// TX FIFO Full
#define UART_CTRL_TXFF_Msk		    (0x01 << UART_CTRL_TXFF_Pos)
#define UART_CTRL_TXIE_Pos			2		// TX interrupt enable, trigger when the number of data in TX FIFO less than specified value
#define UART_CTRL_TXIE_Msk			(0x01 << UART_CTRL_TXIE_Pos)
#define UART_CTRL_RXNE_Pos			3		// RX FIFO Not Empty
#define UART_CTRL_RXNE_Msk			(0x01 << UART_CTRL_RXNE_Pos)
#define UART_CTRL_RXIE_Pos			4		// RX interrupt enable, trigger when the number of data in RX FIFO more than specified value
#define UART_CTRL_RXIE_Msk			(0x01 << UART_CTRL_RXIE_Pos)
#define UART_CTRL_RXOV_Pos			5		// RX FIFO Overflow, write 1 to clar
#define UART_CTRL_RXOV_Msk			(0x01 << UART_CTRL_RXOV_Pos)
#define UART_CTRL_TXDOIE_Pos		6		// TX Done interrupt enable, trigger when TX FIFO and TX shift register both empty
#define UART_CTRL_TXDOIE_Msk		(0x01 << UART_CTRL_TXDOIE_Pos)
#define UART_CTRL_EN_Pos			9
#define UART_CTRL_EN_Msk			(0x01 << UART_CTRL_EN_Pos)
#define UART_CTRL_LOOP_Pos			10
#define UART_CTRL_LOOP_Msk			(0x01 << UART_CTRL_LOOP_Pos)
#define UART_CTRL_TOIE_Pos			14		// TimeOut interrupt enable, trigger when no new data was received within TOTIME/BAUDRAUD second
#define UART_CTRL_TOIE_Msk			(0x01 << UART_CTRL_TOIE_Pos)
#define UART_CTRL_DATA9b_Pos		18		// 1 9-bit data, 0 8-bit data
#define UART_CTRL_DATA9b_Msk		(0x01 << UART_CTRL_DATA9b_Pos)
#define UART_CTRL_PARITY_Pos		19		// 0 no parity, 1 odd parity, 3 even parity, 5 one parity, 7 zero parity
#define UART_CTRL_PARITY_Msk		(0x07 << UART_CTRL_PARITY_Pos)
#define UART_CTRL_STOP2b_Pos		22		// 1 2-bit stop, 0 1-bit stop
#define UART_CTRL_STOP2b_Msk		(0x03 << UART_CTRL_STOP2b_Pos)

#define UART_BAUD_BAUD_Pos			0		// baudrate = SYS_Freq/16/BAUD - 1
#define UART_BAUD_BAUD_Msk			(0x3FFF << UART_BAUD_BAUD_Pos)
#define UART_BAUD_TXD_Pos			14		// TXD pin status
#define UART_BAUD_TXD_Msk			(0x01 << UART_BAUD_TXD_Pos)
#define UART_BAUD_RXD_Pos			15		// RXD pin status
#define UART_BAUD_RXD_Msk			(0x01 << UART_BAUD_RXD_Pos)
#define UART_BAUD_RXTOIF_Pos		16		// = RXIF | TOIF
#define UART_BAUD_RXTOIF_Msk		(0x01 << UART_BAUD_RXTOIF_Pos)
#define UART_BAUD_TXIF_Pos			17		// = TXTHRF & TXIE
#define UART_BAUD_TXIF_Msk			(0x01 << UART_BAUD_TXIF_Pos)
#define UART_BAUD_RXTHRF_Pos		19		// RX FIFO Threshold Flag, set when the number of data in RX FIFO > RXTHR
#define UART_BAUD_RXTHRF_Msk		(0x01 << UART_BAUD_RXTHRF_Pos)
#define UART_BAUD_TXTHRF_Pos		20		// TX FIFO Threshold Flag, set when the number of data in TX FIFO <= TXTHR
#define UART_BAUD_TXTHRF_Msk		(0x01 << UART_BAUD_TXTHRF_Pos)
#define UART_BAUD_TOIF_Pos			21		// TimeOut interrupt flag
#define UART_BAUD_TOIF_Msk			(0x01 << UART_BAUD_TOIF_Pos)
#define UART_BAUD_RXIF_Pos			22		// = RXTHRF & RXIE
#define UART_BAUD_RXIF_Msk			(0x01 << UART_BAUD_RXIF_Pos)
#define UART_BAUD_ABREN_Pos			23		// Auto Baudrate Enable, write 1 starts automatic baudrate calibration and automatically clears after completion
#define UART_BAUD_ABREN_Msk			(0x01 << UART_BAUD_ABREN_Pos)
#define UART_BAUD_ABRBIT_Pos		24
#define UART_BAUD_ABRBIT_Msk		(0x03 << UART_BAUD_ABRBIT_Pos)
#define UART_BAUD_ABRERR_Pos		26		// Auto Baudrate Error
#define UART_BAUD_ABRERR_Msk		(0x01 << UART_BAUD_ABRERR_Pos)
#define UART_BAUD_TXDOIF_Pos		27		// TX Done interrupt flag
#define UART_BAUD_TXDOIF_Msk		(0x01 << UART_BAUD_TXDOIF_Pos)
#define UART_BAUD_FRAC_Pos			28		// Baudrate fractional value
#define UART_BAUD_FRAC_Msk			(0x0Fu << UART_BAUD_FRAC_Pos)

#define UART_FIFO_RXLVL_Pos			0		// RX FIFO Level, the number of data in RX FIFO
#define UART_FIFO_RXLVL_Msk			(0xFF << UART_FIFO_RXLVL_Pos)
#define UART_FIFO_TXLVL_Pos			8		// TX FIFO Level, the number of data in TX FIFO
#define UART_FIFO_TXLVL_Msk			(0xFF << UART_FIFO_TXLVL_Pos)
#define UART_FIFO_RXTHR_Pos			16		// RX FIFO Threshold
#define UART_FIFO_RXTHR_Msk			(0xFF << UART_FIFO_RXTHR_Pos)
#define UART_FIFO_TXTHR_Pos			24		// TX FIFO Threshold
#define UART_FIFO_TXTHR_Msk			(0xFFu<< UART_FIFO_TXTHR_Pos)

#define UART_LINCR_BRKDETIE_Pos		0		// LIN Break detected interrupt enable
#define UART_LINCR_BRKDETIE_Msk		(0x01 << UART_LINCR_BRKDETIE_Pos)
#define UART_LINCR_BRKDETIF_Pos		1		// LIN Break detected interrupt flag
#define UART_LINCR_BRKDETIF_Msk		(0x01 << UART_LINCR_BRKDETIF_Pos)
#define UART_LINCR_GENBRKIE_Pos		2		// LIN Break sent done interrupt enable
#define UART_LINCR_GENBRKIE_Msk		(0x01 << UART_LINCR_GENBRKIE_Pos)
#define UART_LINCR_GENBRKIF_Pos		3		// LIN Break sent done interrupt flag
#define UART_LINCR_GENBRKIF_Msk		(0x01 << UART_LINCR_GENBRKIF_Pos)
#define UART_LINCR_GENBRK_Pos		4		// write 1 to generate LIN Break, automatic zero clearing after sending
#define UART_LINCR_GENBRK_Msk		(0x01 << UART_LINCR_GENBRK_Pos)

#define UART_CTSCR_EN_Pos			0		// CTS flow control enable
#define UART_CTSCR_EN_Msk			(0x01 << UART_CTSCR_EN_Pos)
#define UART_CTSCR_POL_Pos			2		// CTS signal polarity, 0 low valid, when the CTS input is low, data can be sent
#define UART_CTSCR_POL_Msk			(0x01 << UART_CTSCR_POL_Pos)
#define UART_CTSCR_STAT_Pos			7		// CTS signal current level
#define UART_CTSCR_STAT_Msk			(0x01 << UART_CTSCR_STAT_Pos)

#define UART_RTSCR_EN_Pos			1		// RTS flow control enable
#define UART_RTSCR_EN_Msk			(0x01 << UART_RTSCR_EN_Pos)
#define UART_RTSCR_POL_Pos			3		// RTS signal polarity, 0 low valid, when UART can receive data, output low level on the RTS line
#define UART_RTSCR_POL_Msk			(0x01 << UART_RTSCR_POL_Pos)
#define UART_RTSCR_THR_Pos			4		// RTS flow control threshold, 0 1-byte, 1 2-byte, 2 4-byte, 3 6-byte
#define UART_RTSCR_THR_Msk			(0x07 << UART_RTSCR_THR_Pos)
#define UART_RTSCR_STAT_Pos			8		// RTS signal current level
#define UART_RTSCR_STAT_Msk			(0x01 << UART_RTSCR_STAT_Pos)

#define UART_CFG_RXEN_Pos			0		// RX Enable
#define UART_CFG_RXEN_Msk			(0x01 << UART_CFG_RXEN_Pos)
#define UART_CFG_MSBF_Pos			1		// MSB First
#define UART_CFG_MSBF_Msk			(0x01 << UART_CFG_MSBF_Pos)
#define UART_CFG_BRKTXLEN_Pos		2		// TX break length
#define UART_CFG_BRKTXLEN_Msk		(0x0F << UART_CFG_BRKTXLEN_Pos)
#define UART_CFG_BRKRXLEN_Pos		6		// RX break length
#define UART_CFG_BRKRXLEN_Msk		(0x0F << UART_CFG_BRKRXLEN_Pos)
#define UART_CFG_RXINV_Pos			10		// RX level inverse
#define UART_CFG_RXINV_Msk			(0x01 << UART_CFG_RXINV_Pos)
#define UART_CFG_TXINV_Pos			11		// TX level inverse
#define UART_CFG_TXINV_Msk			(0x01 << UART_CFG_TXINV_Pos)

#define UART_TOCR_TIME_Pos			0		// Timeout duration, expressed in 10/BAUDRATE seconds
#define UART_TOCR_TIME_Msk			(0xFFF<< UART_TOCR_TIME_Pos)
#define UART_TOCR_MODE_Pos			12		// 0 trigger only when there is data in RX FIFO, 1 always trigger when the timeout time reaches
#define UART_TOCR_MODE_Msk			(0x01 << UART_TOCR_MODE_Pos)
#define UART_TOCR_IFCLR_Pos			13		// Timeout Interrupt Flag Clear
#define UART_TOCR_IFCLR_Msk			(0x01 << UART_TOCR_IFCLR_Pos)




typedef struct {
	__IO uint32_t CTRL;

	__IO uint32_t DATA;

	__IO uint32_t STAT;

	__IO uint32_t IE;

	__IO uint32_t IF;
} SPI_TypeDef;


#define SPI_CTRL_CLKDIV_Pos			0		// Clock Divider, SPI clock = SYS_Freq/pow(2, CLKDIV+2)
#define SPI_CTRL_CLKDIV_Msk			(0x07 << SPI_CTRL_CLKDIV_Pos)
#define SPI_CTRL_EN_Pos				3
#define SPI_CTRL_EN_Msk				(0x01 << SPI_CTRL_EN_Pos)
#define SPI_CTRL_SIZE_Pos			4		// Data Size Select, 3 4-bit, 4 5-bit, ..., 15 16-bit
#define SPI_CTRL_SIZE_Msk			(0x0F << SPI_CTRL_SIZE_Pos)
#define SPI_CTRL_CPHA_Pos			8		// 0 sample data on the first edge on SCLK, 1 sample data on the second edge on SCLK
#define SPI_CTRL_CPHA_Msk			(0x01 << SPI_CTRL_CPHA_Pos)
#define SPI_CTRL_CPOL_Pos			9		// 0 SCLK is low in idle state, 1 SCLK is high in idle state
#define SPI_CTRL_CPOL_Msk			(0x01 << SPI_CTRL_CPOL_Pos)
#define SPI_CTRL_FFS_Pos			10		// Frame Format Select, 0 SPI, 1 TI SSI, 2 I2S, 3 SPI Flash
#define SPI_CTRL_FFS_Msk			(0x03 << SPI_CTRL_FFS_Pos)
#define SPI_CTRL_MSTR_Pos			12		// Master mode
#define SPI_CTRL_MSTR_Msk			(0x01 << SPI_CTRL_MSTR_Pos)
#define SPI_CTRL_FAST_Pos			13		// 1 SPI clock = SYS_Freq/2, 0 SPI clock set by CLKDIV field
#define SPI_CTRL_FAST_Msk			(0x01 << SPI_CTRL_FAST_Pos)
#define SPI_CTRL_DMATXEN_Pos		14		//
#define SPI_CTRL_DMATXEN_Msk		(0x01 << SPI_CTRL_DMATXEN_Pos)
#define SPI_CTRL_DMARXEN_Pos		15		//
#define SPI_CTRL_DMARXEN_Msk		(0x01 << SPI_CTRL_DMARXEN_Pos)
#define SPI_CTRL_FILTE_Pos			16		// input signal debounce enable
#define SPI_CTRL_FILTE_Msk			(0x01 << SPI_CTRL_FILTE_Pos)
#define SPI_CTRL_SSN_H_Pos			17		// 1 pull the SSN up half a clock cycle between each character
#define SPI_CTRL_SSN_H_Msk			(0x01 << SPI_CTRL_SSN_H_Pos)
#define SPI_CTRL_RFTHR_Pos			18		// RX FIFO Threshold
#define SPI_CTRL_RFTHR_Msk			(0x07 << SPI_CTRL_RFTHR_Pos)
#define SPI_CTRL_TFTHR_Pos			21		// TX FIFO Threshold
#define SPI_CTRL_TFTHR_Msk			(0x07 << SPI_CTRL_TFTHR_Pos)
#define SPI_CTRL_RFCLR_Pos			24		// RX FIFO Clear
#define SPI_CTRL_RFCLR_Msk			(0x01 << SPI_CTRL_RFCLR_Pos)
#define SPI_CTRL_TFCLR_Pos			25		// TX FIFO Clear
#define SPI_CTRL_TFCLR_Msk			(0x01 << SPI_CTRL_TFCLR_Pos)
#define SPI_CTRL_LSBF_Pos			28		// LSB Fisrt
#define SPI_CTRL_LSBF_Msk			(0x01 << SPI_CTRL_LSBF_Pos)
#define SPI_CTRL_NSYNC_Pos			29
#define SPI_CTRL_NSYNC_Msk			(0x01 << SPI_CTRL_NSYNC_Pos)

#define SPI_STAT_WTC_Pos			0		// Word Transmit Complete
#define SPI_STAT_WTC_Msk			(0x01 << SPI_STAT_WTC_Pos)
#define SPI_STAT_TFE_Pos			1		// TX FIFO Empty
#define SPI_STAT_TFE_Msk			(0x01 << SPI_STAT_TFE_Pos)
#define SPI_STAT_TFNF_Pos			2		// TX FIFO Not Full
#define SPI_STAT_TFNF_Msk			(0x01 << SPI_STAT_TFNF_Pos)
#define SPI_STAT_RFNE_Pos			3		// RX FIFO Not Empty
#define SPI_STAT_RFNE_Msk			(0x01 << SPI_STAT_RFNE_Pos)
#define SPI_STAT_RFF_Pos			4		// RX FIFO Full
#define SPI_STAT_RFF_Msk			(0x01 << SPI_STAT_RFF_Pos)
#define SPI_STAT_RFOV_Pos			5		// RX FIFO Overflow
#define SPI_STAT_RFOV_Msk			(0x01 << SPI_STAT_RFOV_Pos)
#define SPI_STAT_TFLVL_Pos			6		// the number of data in TX FIFO, 0 8 data when TFNF=0, 0 data when TFNF=1,	1--7 1--7 data
#define SPI_STAT_TFLVL_Msk			(0x07 << SPI_STAT_TFLVL_Pos)
#define SPI_STAT_RFLVL_Pos			9		// the number of data in RX FIFO, 0 8 data when RFF =1, 0 data when RFF =0, 1--7 1--7 data
#define SPI_STAT_RFLVL_Msk			(0x07 << SPI_STAT_RFLVL_Pos)
#define SPI_STAT_BUSY_Pos			15
#define SPI_STAT_BUSY_Msk			(0x01 << SPI_STAT_BUSY_Pos)

#define SPI_IE_RFOV_Pos				0
#define SPI_IE_RFOV_Msk				(0x01 << SPI_IE_RFOV_Pos)
#define SPI_IE_RFF_Pos				1
#define SPI_IE_RFF_Msk				(0x01 << SPI_IE_RFF_Pos)
#define SPI_IE_RFHF_Pos				2
#define SPI_IE_RFHF_Msk				(0x01 << SPI_IE_RFHF_Pos)
#define SPI_IE_TFE_Pos				3
#define SPI_IE_TFE_Msk				(0x01 << SPI_IE_TFE_Pos)
#define SPI_IE_TFHF_Pos				4		// the number of data in TX FIFO is greater than 4
#define SPI_IE_TFHF_Msk				(0x01 << SPI_IE_TFHF_Pos)
#define SPI_IE_RFTHR_Pos			5		// 1 trigger interrupt when STAT.RFLVL > CTRL.RFTHR
#define SPI_IE_RFTHR_Msk			(0x01 << SPI_IE_RFTHR_Pos)
#define SPI_IE_TFTHR_Pos			6		// 1 trigger interrupt when STAT.TXLVL < CTRL.TFTHR
#define SPI_IE_TFTHR_Msk			(0x01 << SPI_IE_TFTHR_Pos)
#define SPI_IE_WTC_Pos				8		// Word Transmit Complete
#define SPI_IE_WTC_Msk				(0x01 << SPI_IE_WTC_Pos)
#define SPI_IE_FTC_Pos				9		// Frame Transmit Complete
#define SPI_IE_FTC_Msk				(0x01 << SPI_IE_FTC_Pos)
#define SPI_IE_SSFALL_Pos			10		// Slave Select Fall Edge
#define SPI_IE_SSFALL_Msk			(0x01 << SPI_IE_SSFALL_Pos)
#define SPI_IE_SSRISE_Pos			11		// Slave Select Rise Edge
#define SPI_IE_SSRISE_Msk			(0x01 << SPI_IE_SSRISE_Pos)

#define SPI_IF_RFOV_Pos				0
#define SPI_IF_RFOV_Msk				(0x01 << SPI_IF_RFOV_Pos)
#define SPI_IF_RFF_Pos				1
#define SPI_IF_RFF_Msk				(0x01 << SPI_IF_RFF_Pos)
#define SPI_IF_RFHF_Pos				2
#define SPI_IF_RFHF_Msk				(0x01 << SPI_IF_RFHF_Pos)
#define SPI_IF_TFE_Pos				3
#define SPI_IF_TFE_Msk				(0x01 << SPI_IF_TFE_Pos)
#define SPI_IF_TFHF_Pos				4
#define SPI_IF_TFHF_Msk				(0x01 << SPI_IF_TFHF_Pos)
#define SPI_IF_RFTHR_Pos			5
#define SPI_IF_RFTHR_Msk			(0x01 << SPI_IF_RFTHR_Pos)
#define SPI_IF_TFTHR_Pos			6
#define SPI_IF_TFTHR_Msk			(0x01 << SPI_IF_TFTHR_Pos)
#define SPI_IF_WTC_Pos				8
#define SPI_IF_WTC_Msk				(0x01 << SPI_IF_WTC_Pos)
#define SPI_IF_FTC_Pos				9
#define SPI_IF_FTC_Msk				(0x01 << SPI_IF_FTC_Pos)
#define SPI_IF_SSFALL_Pos			10
#define SPI_IF_SSFALL_Msk			(0x01 << SPI_IF_SSFALL_Pos)
#define SPI_IF_SSRISE_Pos			11
#define SPI_IF_SSRISE_Msk			(0x01 << SPI_IF_SSRISE_Pos)




typedef struct {
	__IO uint32_t CR1;
	
	__IO uint32_t DR;
	
	__IO uint32_t IE;
	
	__IO uint32_t SR;
	
	__IO uint32_t CR2;
	
	__IO uint32_t CR3;
} I2S_TypeDef;


#define I2S_CR1_DMATXEN_Pos			0
#define I2S_CR1_DMATXEN_Msk			(0x01 << I2S_CR1_DMATXEN_Pos)
#define I2S_CR1_DMARXEN_Pos			1
#define I2S_CR1_DMARXEN_Msk			(0x01 << I2S_CR1_DMARXEN_Pos)
#define I2S_CR1_FILTE_Pos			2		// 1 de-bounce input signal
#define I2S_CR1_FILTE_Msk			(0x01 << I2S_CR1_FILTE_Pos)
#define I2S_CR1_NSYNC_Pos			11		// 1 not Synchronize input signal
#define I2S_CR1_NSYNC_Msk			(0x01 << I2S_CR1_NSYNC_Pos)

#define I2S_IE_UDR_Pos				0		// TX Buffer underflow interrupt enable, used for slave mode
#define I2S_IE_UDR_Msk				(0x01 << I2S_IE_UDR_Pos)
#define I2S_IE_OVR_Pos				1		// RX Buffer overflow interrupt enable
#define I2S_IE_OVR_Msk				(0x01 << I2S_IE_OVR_Pos)
#define I2S_IE_RXNE_Pos				2		// RX Buffer Not Empty
#define I2S_IE_RXNE_Msk				(0x01 << I2S_IE_RXNE_Pos)
#define I2S_IE_TXE_Pos				3		// TX Buffer Empty
#define I2S_IE_TXE_Msk				(0x01 << I2S_IE_TXE_Pos)

#define I2S_SR_UDRIF_Pos			0		// write 1 to clear
#define I2S_SR_UDRIF_Msk			(0x01 << I2S_SR_UDRIF_Pos)
#define I2S_SR_OVRIF_Pos			1
#define I2S_SR_OVRIF_Msk			(0x01 << I2S_SR_OVRIF_Pos)
#define I2S_SR_RXNEIF_Pos			2
#define I2S_SR_RXNEIF_Msk			(0x01 << I2S_SR_RXNEIF_Pos)
#define I2S_SR_TXEIF_Pos			3
#define I2S_SR_TXEIF_Msk			(0x01 << I2S_SR_TXEIF_Pos)
#define I2S_SR_TXE_Pos				4
#define I2S_SR_TXE_Msk				(0x01 << I2S_SR_TXE_Pos)
#define I2S_SR_RXNE_Pos				5
#define I2S_SR_RXNE_Msk				(0x01 << I2S_SR_RXNE_Pos)
#define I2S_SR_BUSY_Pos				6
#define I2S_SR_BUSY_Msk				(0x01 << I2S_SR_BUSY_Pos)

#define I2S_CR2_MODE_Pos			0		// 0 Slave TX   1 Slave RX   2 Master TX   3 Master RX
#define I2S_CR2_MODE_Msk			(0x03 << I2S_CR2_MODE_Pos)
#define I2S_CR2_CKPOL_Pos			2		// 0 low level when idle
#define I2S_CR2_CKPOL_Msk			(0x01 << I2S_CR2_CKPOL_Pos)
#define I2S_CR2_EN_Pos				3
#define I2S_CR2_EN_Msk				(0x01 << I2S_CR2_EN_Pos)
#define I2S_CR2_FFMT_Pos			4		// I2S Frame Format, 0 I2S philips, 1 MSB justified, 2 LSB justified, 3 PCM
#define I2S_CR2_FFMT_Msk			(0x03 << I2S_CR2_FFMT_Pos)
#define I2S_CR2_DLEN_Pos			6		// I2S Data Length,  0 8-bit, 1 16-bit, 2 24-bit, 3 32-bit
#define I2S_CR2_DLEN_Msk			(0x03 << I2S_CR2_DLEN_Pos)
#define I2S_CR2_PCMSYNW_Pos			8		// I2S PCM Sync Width, 0 1 SCLK period, 1 1 Data Length
#define I2S_CR2_PCMSYNW_Msk			(0x01 << I2S_CR2_PCMSYNW_Pos)
#define I2S_CR2_MCLKOE_Pos			9		// MCLK Output Enable
#define I2S_CR2_MCLKOE_Msk			(0x01 << I2S_CR2_MCLKOE_Pos)
#define I2S_CR2_CHLEN_Pos			10		// Channel width, 0 16-bit, 1 32-bit
#define I2S_CR2_CHLEN_Msk			(0x01 << I2S_CR2_CHLEN_Pos)
#define I2S_CR2_CHRIGHT_Pos			16		// 1 Right Channel, 0 Left Channel
#define I2S_CR2_CHRIGHT_Msk			(0x01 << I2S_CR2_CHRIGHT_Pos)

#define I2S_CR3_SCLKDIV_Pos			0
#define I2S_CR3_SCLKDIV_Msk			(0xFFF<< I2S_CR3_SCLKDIV_Pos)
#define I2S_CR3_SCLKODD_Pos			12		// 0: Fsclk = Fpclk / (SCLKDIV * 2), 1: Fsclk = Fpclk / (SCLKDIV * 2 + 1)
#define I2S_CR3_SCLKODD_Msk			(0xFFF << I2S_CR3_SCLKODD_Pos)




typedef struct {
	__IO uint32_t CR;

	__IO uint32_t SR;

	__IO uint32_t TR;						// Transfer Register

	__IO uint32_t RXDATA;
	
	__IO uint32_t TXDATA;
	
	__IO uint32_t IF;
	
	__IO uint32_t IE;
	
		 uint32_t RESERVED1;
	
	__IO uint32_t MCR;						// Master Control Register
	
	__IO uint32_t CLK;
	
		 uint32_t RESERVED2[2];
	
	__IO uint32_t SCR;						// Slave Control Register
	
	__IO uint32_t SADDR;
} I2C_TypeDef;


#define I2C_CR_EN_Pos				0	
#define I2C_CR_EN_Msk				(0x01 << I2C_CR_EN_Pos)
#define I2C_CR_MASTER_Pos			1		// Master mode
#define I2C_CR_MASTER_Msk			(0x01 << I2C_CR_MASTER_Pos)
#define I2C_CR_HS_Pos				2		// 1 High-Speed mode, 0 Standard-mode or Fast-mode
#define I2C_CR_HS_Msk				(0x01 << I2C_CR_HS_Pos)
#define I2C_CR_DNF_Pos				3		// Digital Noise Filter, pulse narrower than DNF+1 are considered glitch
#define I2C_CR_DNF_Msk				(0x0F << I2C_CR_DNF_Pos)

#define I2C_SR_BUSY_Pos				0
#define I2C_SR_BUSY_Msk				(0x01 << I2C_SR_BUSY_Pos)
#define I2C_SR_SCL_Pos				1		// SCL Line Level
#define I2C_SR_SCL_Msk				(0x01 << I2C_SR_SCL_Pos)
#define I2C_SR_SDA_Pos				2		// SDA Line Level
#define I2C_SR_SDA_Msk				(0x01 << I2C_SR_SDA_Pos)

#define I2C_TR_TXACK_Pos			0		// when as receiver, ACK level to send
#define I2C_TR_TXACK_Msk			(0x01 << I2C_TR_TXACK_Pos)
#define I2C_TR_RXACK_Pos			1		// when as tramsmiter, ACK value received
#define I2C_TR_RXACK_Msk			(0x01 << I2C_TR_RXACK_Pos)
#define I2C_TR_TXCLR_Pos			2		// TX Data Clear, auto returning to zero
#define I2C_TR_TXCLR_Msk			(0x01 << I2C_TR_TXCLR_Pos)
#define I2C_TR_SLVACT_Pos			8		// Slave Active, set when selected by host
#define I2C_TR_SLVACT_Msk			(0x01 << I2C_TR_SLVACT_Pos)
#define I2C_TR_SLVRD_Pos			9		// Slave Read mode, set when receive read request
#define I2C_TR_SLVRD_Msk			(0x01 << I2C_TR_SLVRD_Pos)
#define I2C_TR_SLVWR_Pos			10		// Slave Write mode, set when receive write request
#define I2C_TR_SLVWR_Msk			(0x01 << I2C_TR_SLVWR_Pos)
#define I2C_TR_SLVSTR_Pos			11		// Slave clock stretching
#define I2C_TR_SLVSTR_Msk			(0x01 << I2C_TR_SLVSTR_Pos)
#define I2C_TR_SLVRDS_Pos			12		// Slave RXDATA Status, 0 empty, 1 receive address, 2 receive data, 3 receive Master Code
#define I2C_TR_SLVRDS_Msk			(0x03 << I2C_TR_SLVRDS_Pos)

#define I2C_IF_TXE_Pos				0		// TX Empty, clear by write TXDATA
#define I2C_IF_TXE_Msk				(0x01 << I2C_IF_TXE_Pos)
#define I2C_IF_RXNE_Pos				1		// RX Not Empty, clear by read RXDATA
#define I2C_IF_RXNE_Msk				(0x01 << I2C_IF_RXNE_Pos)
#define I2C_IF_RXOV_Pos				2		// RX Overflow, clear by read
#define I2C_IF_RXOV_Msk				(0x01 << I2C_IF_RXOV_Pos)
#define I2C_IF_TXDONE_Pos			3		// TX Done, write 1 to clear
#define I2C_IF_TXDONE_Msk			(0x01 << I2C_IF_TXDONE_Pos)
#define I2C_IF_RXDONE_Pos			4		// RX Done, write 1 to clear
#define I2C_IF_RXDONE_Msk			(0x01 << I2C_IF_RXDONE_Pos)
#define I2C_IF_RXSTA_Pos			8		// slave received start bit, write 1 to clear
#define I2C_IF_RXSTA_Msk			(0x01 << I2C_IF_RXSTA_Pos)
#define I2C_IF_RXSTO_Pos			9		// slave received stop bit, write 1 to clear
#define I2C_IF_RXSTO_Msk			(0x01 << I2C_IF_RXSTO_Pos)
#define I2C_IF_AL_Pos				16		// host lost arbitration, write 1 to clear
#define I2C_IF_AL_Msk				(0x01 << I2C_IF_AL_Pos)
#define I2C_IF_MLTO_Pos				17		// Master SCL Low Timeout, write 1 to clear
#define I2C_IF_MLTO_Msk				(0x01 << I2C_IF_MLTO_Pos)

#define I2C_IE_TXE_Pos				0
#define I2C_IE_TXE_Msk				(0x01 << I2C_IE_TXE_Pos)
#define I2C_IE_RXNE_Pos				1
#define I2C_IE_RXNE_Msk				(0x01 << I2C_IE_RXNE_Pos)
#define I2C_IE_RXOV_Pos				2
#define I2C_IE_RXOV_Msk				(0x01 << I2C_IE_RXOV_Pos)
#define I2C_IE_TXDONE_Pos			3
#define I2C_IE_TXDONE_Msk			(0x01 << I2C_IE_TXDONE_Pos)
#define I2C_IE_RXDONE_Pos			4
#define I2C_IE_RXDONE_Msk			(0x01 << I2C_IE_RXDONE_Pos)
#define I2C_IE_RXSTA_Pos			8
#define I2C_IE_RXSTA_Msk			(0x01 << I2C_IE_RXSTA_Pos)
#define I2C_IE_RXSTO_Pos			9
#define I2C_IE_RXSTO_Msk			(0x01 << I2C_IE_RXSTO_Pos)
#define I2C_IE_AL_Pos				16
#define I2C_IE_AL_Msk				(0x01 << I2C_IE_AL_Pos)
#define I2C_IE_MLTO_Pos				17
#define I2C_IE_MLTO_Msk				(0x01 << I2C_IE_MLTO_Pos)

#define I2C_MCR_STA_Pos				0		// Writing 1 generate start bit and automatically clear to zero after completion
#define I2C_MCR_STA_Msk				(0x01 << I2C_MCR_STA_Pos)
#define I2C_MCR_RD_Pos				1
#define I2C_MCR_RD_Msk				(0x01 << I2C_MCR_RD_Pos)
#define I2C_MCR_WR_Pos				2
#define I2C_MCR_WR_Msk				(0x01 << I2C_MCR_WR_Pos)
#define I2C_MCR_STO_Pos				3		// Writing 1 generate stop bit and automatically clear to zero after completion
#define I2C_MCR_STO_Msk				(0x01 << I2C_MCR_STO_Pos)

#define I2C_CLK_SCLL_Pos			0		// SCL Low Time
#define I2C_CLK_SCLL_Msk			(0xFF << I2C_CLK_SCLL_Pos)
#define I2C_CLK_SCLH_Pos			8		// SCL High Time
#define I2C_CLK_SCLH_Msk			(0xFF << I2C_CLK_SCLH_Pos)
#define I2C_CLK_DIV_Pos				16
#define I2C_CLK_DIV_Msk				(0xFF << I2C_CLK_DIV_Pos)
#define I2C_CLK_SDAH_Pos			24		// SDA Hold Time
#define I2C_CLK_SDAH_Msk			(0x0F << I2C_CLK_SDAH_Pos)

#define I2C_SCR_ADDR10_Pos			0		// 10-bit address enable
#define I2C_SCR_ADDR10_Msk			(0x01 << I2C_SCR_ADDR10_Pos)
#define I2C_SCR_MCDE_Pos			1		// Master Code Detect Enable
#define I2C_SCR_MCDE_Msk			(0x01 << I2C_SCR_MCDE_Pos)
#define I2C_SCR_STRE_Pos			2		// Clock Stretching Enable
#define I2C_SCR_STRE_Msk			(0x01 << I2C_SCR_STRE_Pos)
#define I2C_SCR_ASDS_Pos			3		// Adaptive Stretching Data Setup
#define I2C_SCR_ASDS_Msk			(0x01 << I2C_SCR_ASDS_Pos)

#define I2C_SADDR_ADDR7_Pos			1		// address for 7-bit address mode
#define I2C_SADDR_ADDR7_Msk			(0x7F << I2C_SADDR_ADDR7_Pos)
#define I2C_SADDR_ADDR10_Pos		0		// address for 10-bit address mode
#define I2C_SADDR_ADDR10_Msk		(0x3FF<< I2C_SADDR_ADDR10_Pos)
#define I2C_SADDR_MASK7_Pos			17		// address mask for 7-bit address mode, ADDR7 & (~MASK7) compare with received address
#define I2C_SADDR_MASK7_Msk			(0x7F << I2C_SADDR_MASK7_Pos)
#define I2C_SADDR_MASK10_Pos		16		// address mask for 10-bit address mode, only mask the lower 8-bits
#define I2C_SADDR_MASK10_Msk		(0xFF << I2C_SADDR_MASK10_Pos)




typedef struct {
	__IO uint32_t CR;
	
	__IO uint32_t GO;
	
	__IO uint32_t IE;
	
	__IO uint32_t IF;
	
	struct {
		__IO uint32_t SR;
		
		__IO uint32_t DR;
		
		__IO uint32_t CMP;
		
			 uint32_t RESERVED;
	} SEQ[4];
	
	     uint32_t RESERVED[15];
    
	__IO uint32_t SEQCHN0;
	
	__IO uint32_t SEQCHN1;					// Sequencer channel select
    
	__IO uint32_t SEQTRG;					// Sequencer trigger select
	
	__IO uint32_t SEQCOV;					// Sequencer conversion times
	
	__IO uint32_t SEQSMP;					// Sequencer sample time
} ADC_TypeDef;


#define ADC_CR_PWD_Pos				0		// analog circuit power-down
#define ADC_CR_PWD_Msk				(0x01 << ADC_CR_PWD_Pos)
#define ADC_CR_AVG_Pos				1
#define ADC_CR_AVG_Msk				(0x03 << ADC_CR_AVG_Pos)
#define ADC_CR_RESET_Pos			3		// hardware automatically clear
#define ADC_CR_RESET_Msk			(0x01 << ADC_CR_RESET_Pos)
#define ADC_CR_DMAEN_Pos			4		// Sequencer DMA enable, 1-bit per Sequencer
#define ADC_CR_DMAEN_Msk			(0x0F << ADC_CR_DMAEN_Pos)
#define ADC_CR_FFCLR_Pos			8		// FIFO Clear, 1-bit per Sequencer
#define ADC_CR_FFCLR_Msk			(0x0F << ADC_CR_FFCLR_Pos)
#define ADC_CR_CKDIV_Pos			12		// 0 div2, 1 div3, ..., 15 div17
#define ADC_CR_CKDIV_Msk			(0x0F << ADC_CR_CKDIV_Pos)

#define ADC_GO_SEQ0_Pos				0
#define ADC_GO_SEQ0_Msk				(0x01 << ADC_GO_SEQ0_Pos)
#define ADC_GO_SEQ1_Pos				1
#define ADC_GO_SEQ1_Msk				(0x01 << ADC_GO_SEQ1_Pos)
#define ADC_GO_SEQ2_Pos				2
#define ADC_GO_SEQ2_Msk				(0x01 << ADC_GO_SEQ2_Pos)
#define ADC_GO_SEQ3_Pos				3
#define ADC_GO_SEQ3_Msk				(0x01 << ADC_GO_SEQ3_Pos)
#define ADC_GO_BUSY_Pos				4
#define ADC_GO_BUSY_Msk				(0x01 << ADC_GO_BUSY_Pos)

#define ADC_IE_SEQ0EOC_Pos			0		// Sequencer 0 End Of Convertion interrupt enable
#define ADC_IE_SEQ0EOC_Msk			(0x01 << ADC_IE_SEQ0EOC_Pos)
#define ADC_IE_SEQ0OVF_Pos			1		// Sequencer 0 FIFO Overflow interrupt enable
#define ADC_IE_SEQ0OVF_Msk			(0x01 << ADC_IE_SEQ0OVF_Pos)
#define ADC_IE_SEQ0HALF_Pos			2       // Sequencer 0 FIFO Half Full interrupt enable
#define ADC_IE_SEQ0HALF_Msk			(0x01 << ADC_IE_SEQ0HALF_Pos)
#define ADC_IE_SEQ0FULL_Pos			3       // Sequencer 0 FIFO Full interrupt enable
#define ADC_IE_SEQ0FULL_Msk			(0x01 << ADC_IE_SEQ0FULL_Pos)
#define ADC_IE_SEQ0CMPMAX_Pos		4		// Sequencer 0 conversion result > COMP.MAX interrupt enable
#define ADC_IE_SEQ0CMPMAX_Msk		(0x01 << ADC_IE_SEQ0CMPMAX_Pos)
#define ADC_IE_SEQ0CMPMIN_Pos		5		// Sequencer 0 conversion result < COMP.MIN interrupt enable
#define ADC_IE_SEQ0CMPMIN_Msk		(0x01 << ADC_IE_SEQ0CMPMIN_Pos)
#define ADC_IE_SEQ1EOC_Pos			8
#define ADC_IE_SEQ1EOC_Msk			(0x01 << ADC_IE_SEQ1EOC_Pos)
#define ADC_IE_SEQ1OVF_Pos			9
#define ADC_IE_SEQ1OVF_Msk			(0x01 << ADC_IE_SEQ1OVF_Pos)
#define ADC_IE_SEQ1HALF_Pos			10
#define ADC_IE_SEQ1HALF_Msk			(0x01 << ADC_IE_SEQ1HALF_Pos)
#define ADC_IE_SEQ1FULL_Pos			11
#define ADC_IE_SEQ1FULL_Msk			(0x01 << ADC_IE_SEQ1FULL_Pos)
#define ADC_IE_SEQ1CMPMAX_Pos		12
#define ADC_IE_SEQ1CMPMAX_Msk		(0x01 << ADC_IE_SEQ1CMPMAX_Pos)
#define ADC_IE_SEQ1CMPMIN_Pos		13
#define ADC_IE_SEQ1CMPMIN_Msk		(0x01 << ADC_IE_SEQ1CMPMIN_Pos)
#define ADC_IE_SEQ2EOC_Pos			16
#define ADC_IE_SEQ2EOC_Msk			(0x01 << ADC_IE_SEQ2EOC_Pos)
#define ADC_IE_SEQ2OVF_Pos			17
#define ADC_IE_SEQ2OVF_Msk			(0x01 << ADC_IE_SEQ2OVF_Pos)
#define ADC_IE_SEQ2HALF_Pos			18
#define ADC_IE_SEQ2HALF_Msk			(0x01 << ADC_IE_SEQ2HALF_Pos)
#define ADC_IE_SEQ2FULL_Pos			19
#define ADC_IE_SEQ2FULL_Msk			(0x01 << ADC_IE_SEQ2FULL_Pos)
#define ADC_IE_SEQ2CMPMAX_Pos		20
#define ADC_IE_SEQ2CMPMAX_Msk		(0x01 << ADC_IE_SEQ2CMPMAX_Pos)
#define ADC_IE_SEQ2CMPMIN_Pos		21
#define ADC_IE_SEQ2CMPMIN_Msk		(0x01 << ADC_IE_SEQ2CMPMIN_Pos)
#define ADC_IE_SEQ3EOC_Pos			24
#define ADC_IE_SEQ3EOC_Msk			(0x01 << ADC_IE_SEQ3EOC_Pos)
#define ADC_IE_SEQ3OVF_Pos			25
#define ADC_IE_SEQ3OVF_Msk			(0x01 << ADC_IE_SEQ3OVF_Pos)
#define ADC_IE_SEQ3HALF_Pos			26
#define ADC_IE_SEQ3HALF_Msk			(0x01 << ADC_IE_SEQ3HALF_Pos)
#define ADC_IE_SEQ3FULL_Pos			27
#define ADC_IE_SEQ3FULL_Msk			(0x01 << ADC_IE_SEQ3FULL_Pos)
#define ADC_IE_SEQ3CMPMAX_Pos		28
#define ADC_IE_SEQ3CMPMAX_Msk		(0x01 << ADC_IE_SEQ3CMPMAX_Pos)
#define ADC_IE_SEQ3CMPMIN_Pos		29
#define ADC_IE_SEQ3CMPMIN_Msk		(0x01 << ADC_IE_SEQ3CMPMIN_Pos)

#define ADC_IF_SEQ0EOC_Pos			0		// Sequencer 0 End Of Convertion interrupt flag
#define ADC_IF_SEQ0EOC_Msk			(0x01 << ADC_IF_SEQ0EOC_Pos)
#define ADC_IF_SEQ0OVF_Pos			1
#define ADC_IF_SEQ0OVF_Msk			(0x01 << ADC_IF_SEQ0OVF_Pos)
#define ADC_IF_SEQ0HALF_Pos			2
#define ADC_IF_SEQ0HALF_Msk			(0x01 << ADC_IF_SEQ0HALF_Pos)
#define ADC_IF_SEQ0FULL_Pos			3
#define ADC_IF_SEQ0FULL_Msk			(0x01 << ADC_IF_SEQ0FULL_Pos)
#define ADC_IF_SEQ0CMPMAX_Pos		4
#define ADC_IF_SEQ0CMPMAX_Msk		(0x01 << ADC_IF_SEQ0CMPMAX_Pos)
#define ADC_IF_SEQ0CMPMIN_Pos		5
#define ADC_IF_SEQ0CMPMIN_Msk		(0x01 << ADC_IF_SEQ0CMPMIN_Pos)
#define ADC_IF_SEQ1EOC_Pos			8
#define ADC_IF_SEQ1EOC_Msk			(0x01 << ADC_IF_SEQ1EOC_Pos)
#define ADC_IF_SEQ1OVF_Pos			9
#define ADC_IF_SEQ1OVF_Msk			(0x01 << ADC_IF_SEQ1OVF_Pos)
#define ADC_IF_SEQ1HALF_Pos			10
#define ADC_IF_SEQ1HALF_Msk			(0x01 << ADC_IF_SEQ1HALF_Pos)
#define ADC_IF_SEQ1FULL_Pos			11
#define ADC_IF_SEQ1FULL_Msk			(0x01 << ADC_IF_SEQ1FULL_Pos)
#define ADC_IF_SEQ1CMPMAX_Pos		12
#define ADC_IF_SEQ1CMPMAX_Msk		(0x01 << ADC_IF_SEQ1CMPMAX_Pos)
#define ADC_IF_SEQ1CMPMIN_Pos		13
#define ADC_IF_SEQ1CMPMIN_Msk		(0x01 << ADC_IF_SEQ1CMPMIN_Pos)
#define ADC_IF_SEQ2EOC_Pos			16
#define ADC_IF_SEQ2EOC_Msk			(0x01 << ADC_IF_SEQ2EOC_Pos)
#define ADC_IF_SEQ2OVF_Pos			17
#define ADC_IF_SEQ2OVF_Msk			(0x01 << ADC_IF_SEQ2OVF_Pos)
#define ADC_IF_SEQ2HALF_Pos			18
#define ADC_IF_SEQ2HALF_Msk			(0x01 << ADC_IF_SEQ2HALF_Pos)
#define ADC_IF_SEQ2FULL_Pos			19
#define ADC_IF_SEQ2FULL_Msk			(0x01 << ADC_IF_SEQ2FULL_Pos)
#define ADC_IF_SEQ2CMPMAX_Pos		20
#define ADC_IF_SEQ2CMPMAX_Msk		(0x01 << ADC_IF_SEQ2CMPMAX_Pos)
#define ADC_IF_SEQ2CMPMIN_Pos		21
#define ADC_IF_SEQ2CMPMIN_Msk		(0x01 << ADC_IF_SEQ2CMPMIN_Pos)
#define ADC_IF_SEQ3EOC_Pos			24
#define ADC_IF_SEQ3EOC_Msk			(0x01 << ADC_IF_SEQ3EOC_Pos)
#define ADC_IF_SEQ3OVF_Pos			25
#define ADC_IF_SEQ3OVF_Msk			(0x01 << ADC_IF_SEQ3OVF_Pos)
#define ADC_IF_SEQ3HALF_Pos			26
#define ADC_IF_SEQ3HALF_Msk			(0x01 << ADC_IF_SEQ3HALF_Pos)
#define ADC_IF_SEQ3FULL_Pos			27
#define ADC_IF_SEQ3FULL_Msk			(0x01 << ADC_IF_SEQ3FULL_Pos)
#define ADC_IF_SEQ3CMPMAX_Pos		28
#define ADC_IF_SEQ3CMPMAX_Msk		(0x01 << ADC_IF_SEQ3CMPMAX_Pos)
#define ADC_IF_SEQ3CMPMIN_Pos		29
#define ADC_IF_SEQ3CMPMIN_Msk		(0x01 << ADC_IF_SEQ3CMPMIN_Pos)

#define ADC_SR_EOC_Pos				0		// End Of Conversion, automatically clear when next conersion start
#define ADC_SR_EOC_Msk				(0x01 << ADC_SR_EOC_Pos)
#define ADC_SR_OVF_Pos				1		// FIFO Overflow
#define ADC_SR_OVF_Msk				(0x01 << ADC_SR_OVF_Pos)
#define ADC_SR_HALF_Pos				2		// FIFO Half Full
#define ADC_SR_HALF_Msk				(0x01 << ADC_SR_HALF_Pos)
#define ADC_SR_FULL_Pos				3		// FIFO Full
#define ADC_SR_FULL_Msk				(0x01 << ADC_SR_FULL_Pos)
#define ADC_SR_EMPTY_Pos			4		// FIFO Empty
#define ADC_SR_EMPTY_Msk			(0x01 << ADC_SR_EMPTY_Pos)
#define ADC_SR_LEVEL_Pos			5		// the number of data in FIFO, value 0 indicates 0 or 16 data
#define ADC_SR_LEVEL_Msk			(0x0F << ADC_SR_LEVEL_Pos)

#define ADC_DR_VALUE_Pos			0
#define ADC_DR_VALUE_Msk			(0xFFF<< ADC_DR_VALUE_Pos)
#define ADC_DR_CHNUM_Pos			12
#define ADC_DR_CHNUM_Msk			(0x0F << ADC_DR_CHNUM_Pos)

#define ADC_CMP_MAX_Pos				0
#define ADC_CMP_MAX_Msk				(0xFFF<< ADC_CMP_MAX_Pos)
#define ADC_CMP_MIN_Pos				16
#define ADC_CMP_MIN_Msk				(0xFFF<< ADC_CMP_MIN_Pos)

#define ADC_SEQCHN0_SEQ0_Pos		0		// Sequencer 0 channel select, one bit per channel
#define ADC_SEQCHN0_SEQ0_Msk		(0xFFFF << ADC_SEQCHN0_SEQ0_Pos)
#define ADC_SEQCHN0_SEQ1_Pos		16
#define ADC_SEQCHN0_SEQ1_Msk		(0xFFFF << ADC_SEQCHN0_SEQ1_Pos)

#define ADC_SEQCHN1_SEQ2_Pos		0
#define ADC_SEQCHN1_SEQ2_Msk		(0xFFFF << ADC_SEQCHN1_SEQ2_Pos)
#define ADC_SEQCHN1_SEQ3_Pos		16
#define ADC_SEQCHN1_SEQ3_Msk		(0xFFFF << ADC_SEQCHN1_SEQ3_Pos)

#define ADC_SEQTRG_SEQ0_Pos			0		// Sequencer 0 trigger select, 0x01 CPU, 0x02 TIMR0, 0x03 TIMR1, 0x04 ADC_TRIG0 pin, 0x05 ADC_TRIG1 pin, 0x10 PWM0, 0x11 PWM1
#define ADC_SEQTRG_SEQ0_Msk			(0x1F << ADC_SEQTRG_SEQ0_Pos)
#define ADC_SEQTRG_SEQ1_Pos			8
#define ADC_SEQTRG_SEQ1_Msk			(0x1F << ADC_SEQTRG_SEQ1_Pos)
#define ADC_SEQTRG_SEQ2_Pos			16
#define ADC_SEQTRG_SEQ2_Msk			(0x1F << ADC_SEQTRG_SEQ2_Pos)
#define ADC_SEQTRG_SEQ3_Pos			24
#define ADC_SEQTRG_SEQ3_Msk			(0x1F << ADC_SEQTRG_SEQ3_Pos)

#define ADC_SEQCOV_SEQ0_Pos			0		// Sequencer 0 conversion times, 0 indicates 1 time
#define ADC_SEQCOV_SEQ0_Msk			(0xFF << ADC_SEQCOV_SEQ0_Pos)
#define ADC_SEQCOV_SEQ1_Pos			8
#define ADC_SEQCOV_SEQ1_Msk			(0xFF << ADC_SEQCOV_SEQ1_Pos)
#define ADC_SEQCOV_SEQ2_Pos			16
#define ADC_SEQCOV_SEQ2_Msk			(0xFF << ADC_SEQCOV_SEQ2_Pos)
#define ADC_SEQCOV_SEQ3_Pos			24
#define ADC_SEQCOV_SEQ3_Msk			(0xFF << ADC_SEQCOV_SEQ3_Pos)

#define ADC_SEQSMP_SEQ0_Pos			0		// Sequencer 0 sample time, 0 4-clock period, 1 5-clock period, ..., 7 11-clock period
#define ADC_SEQSMP_SEQ0_Msk			(0x07 << ADC_SEQSMP_SEQ0_Pos)
#define ADC_SEQSMP_SEQ1_Pos			4
#define ADC_SEQSMP_SEQ1_Msk			(0x07 << ADC_SEQSMP_SEQ1_Pos)
#define ADC_SEQSMP_SEQ2_Pos			8
#define ADC_SEQSMP_SEQ2_Msk			(0x07 << ADC_SEQSMP_SEQ2_Pos)
#define ADC_SEQSMP_SEQ3_Pos			12
#define ADC_SEQSMP_SEQ3_Msk			(0x07 << ADC_SEQSMP_SEQ3_Pos)




typedef struct {
	__IO uint32_t CR;
	
	__IO uint32_t OCR;
	
	__IO uint32_t BRKCR;
	
	__IO uint32_t BRKIN;
	
		 uint32_t RESERVED[4];
	
	__IO uint32_t PERIOD;                   // [15:0] period
	
	__IO uint32_t CMPA;                   	// [15:0] high level duration, for PWM_EDGE_ALIGNED mode, PWM_CENTER_ALIGNED mode and the first half cycle in PWM_ASYM_CENTER_ALIGNED mode
	
	__IO uint32_t CMPB;						// [15:0] same as CMPA but for channel B
	
	__IO uint32_t DZA;                      // [9:0] deadzone
	
	__IO uint32_t DZB;
	
	__IO uint32_t CMPA2;					// only for PWM_ASYM_CENTER_ALIGNED mode, high level duration for the second half cycle
	
	__IO uint32_t CMPB2;					// same as CMPA2 but for channel B
	
		 uint32_t RESERVED2[5];
	
	__IO uint32_t OVFTRG;
	
	__IO uint32_t CMPTRG;
	
		 uint32_t RESERVED3[2];
	
	__IO uint32_t EVMUX;
	
    __IO uint32_t EVMSK;
	
		 uint32_t RESERVED4[2];
	
	__IO uint32_t IE;
	
	__IO uint32_t IF;
	
	__IO uint32_t VALUE;
	
	__IO uint32_t SR;
} PWM_TypeDef;


#define PWM_CR_MODE_Pos				0		// 0 edge alignment mode, 1 center alignment mode, 2 asymmetric center alignment mode
#define PWM_CR_MODE_Msk				(0x03 << PWM_CR_MODE_Pos)
#define PWM_CR_MULT_Pos				2		// 0 one-shot mode
#define PWM_CR_MULT_Msk				(0x01 << PWM_CR_MULT_Pos)
#define PWM_CR_DIR_Pos				3		// 0 counting up, 1 counting down
#define PWM_CR_DIR_Msk				(0x01 << PWM_CR_DIR_Pos)
#define PWM_CR_CLKSRC_Pos			4		// clock source, 0 system clock, 1 PWM_PULSE0 input, 2 PWM_PULSE1 input
#define PWM_CR_CLKSRC_Msk			(0x03 << PWM_CR_CLKSRC_Pos)
#define PWM_CR_CLKDIV_Pos			6		// clock divider, 0 div1, 1 div2, ..., 1023 div1024
#define PWM_CR_CLKDIV_Msk			(0x3FF<< PWM_CR_CLKDIV_Pos)
#define PWM_CR_RPTNUM_Pos			16		// when the counter overflows RPTNUM+1 times, the register reloads once
#define PWM_CR_RPTNUM_Msk			(0xFF << PWM_CR_RPTNUM_Pos)

#define PWM_OCR_IDLEA_Pos			0		// PWM channel A output level when stop state
#define PWM_OCR_IDLEA_Msk			(0x01 << PWM_OCR_IDLEA_Pos)
#define PWM_OCR_IDLEB_Pos			1
#define PWM_OCR_IDLEB_Msk			(0x01 << PWM_OCR_IDLEB_Pos)
#define PWM_OCR_IDLEAN_Pos			2
#define PWM_OCR_IDLEAN_Msk			(0x01 << PWM_OCR_IDLEAN_Pos)
#define PWM_OCR_IDLEBN_Pos			3
#define PWM_OCR_IDLEBN_Msk			(0x01 << PWM_OCR_IDLEBN_Pos)
#define PWM_OCR_INVA_Pos			4		// whether PWM channel A output inverse
#define PWM_OCR_INVA_Msk			(0x01 << PWM_OCR_INVA_Pos)
#define PWM_OCR_INVB_Pos			5
#define PWM_OCR_INVB_Msk			(0x01 << PWM_OCR_INVB_Pos)
#define PWM_OCR_INVAN_Pos			6
#define PWM_OCR_INVAN_Msk			(0x01 << PWM_OCR_INVAN_Pos)
#define PWM_OCR_INVBN_Pos			7
#define PWM_OCR_INVBN_Msk			(0x01 << PWM_OCR_INVBN_Pos)

#define PWM_BRKCR_OUTA_Pos			0		// PWM channel A output level when brake state
#define PWM_BRKCR_OUTA_Msk			(0x01 << PWM_BRKCR_OUTA_Pos)
#define PWM_BRKCR_OFFA_Pos			1		// PWM channel A output when brake signal disappear: 0 immediately recover, 1 stay unchange until overflow
#define PWM_BRKCR_OFFA_Msk			(0x01 << PWM_BRKCR_OFFA_Pos)
#define PWM_BRKCR_OUTB_Pos			4
#define PWM_BRKCR_OUTB_Msk			(0x01 << PWM_BRKCR_OUTB_Pos)
#define PWM_BRKCR_OFFB_Pos			5
#define PWM_BRKCR_OFFB_Msk			(0x01 << PWM_BRKCR_OFFB_Pos)
#define PWM_BRKCR_OUTAN_Pos			8
#define PWM_BRKCR_OUTAN_Msk			(0x01 << PWM_BRKCR_OUTAN_Pos)
#define PWM_BRKCR_OUTBN_Pos			9
#define PWM_BRKCR_OUTBN_Msk			(0x01 << PWM_BRKCR_OUTBN_Pos)
#define PWM_BRKCR_STPCNT_Pos		10		// PWM counter behave when brake signal active: 0 continue counting, 1 stop counting
#define PWM_BRKCR_STPCNT_Msk		(0x01 << PWM_BRKCR_STPCNT_Pos)
#define PWM_BRKCR_ACTIVE_Pos		17		// whether it is currently in the brake state
#define PWM_BRKCR_ACTIVE_Msk		(0x01 << PWM_BRKCR_ACTIVE_Pos)

#define PWM_BRKIN_BRK0A_Pos			0		// whether PWM channel A is affected by brake input PWM_BRK0
#define PWM_BRKIN_BRK0A_Msk			(0x01 << PWM_BRKIN_BRK0A_Pos)
#define PWM_BRKIN_BRK1A_Pos			1
#define PWM_BRKIN_BRK1A_Msk			(0x01 << PWM_BRKIN_BRK1A_Pos)
#define PWM_BRKIN_BRK2A_Pos			2
#define PWM_BRKIN_BRK2A_Msk			(0x01 << PWM_BRKIN_BRK2A_Pos)
#define PWM_BRKIN_BRK0B_Pos			4
#define PWM_BRKIN_BRK0B_Msk			(0x01 << PWM_BRKIN_BRK0B_Pos)
#define PWM_BRKIN_BRK1B_Pos			5
#define PWM_BRKIN_BRK1B_Msk			(0x01 << PWM_BRKIN_BRK1B_Pos)
#define PWM_BRKIN_BRK2B_Pos			6
#define PWM_BRKIN_BRK2B_Msk			(0x01 << PWM_BRKIN_BRK2B_Pos)

#define PWM_OVFTRG_UPEN_Pos			0		// overflow trigger enable when counting-up
#define PWM_OVFTRG_UPEN_Msk			(0x01 << PWM_OVFTRG_UPEN_Pos)
#define PWM_OVFTRG_DNEN_Pos			1		// overflow trigger enable when counting-down
#define PWM_OVFTRG_DNEN_Msk			(0x01 << PWM_OVFTRG_DNEN_Pos)
#define PWM_OVFTRG_MUX_Pos			2		// select which the generated trigger signal will be used as: 0 PWM_TRG_0, 1 PWM_TRG_1, ..., or 7 PWM_TRG_7
#define PWM_OVFTRG_MUX_Msk			(0x07 << PWM_OVFTRG_MUX_Pos)

#define PWM_CMPTRG_CMP_Pos			0		// when PWM counter == CMP, PWM will generate a trigger signal
#define PWM_CMPTRG_CMP_Msk			(0xFFFF<<PWM_CMPTRG_CMP_Pos)
#define PWM_CMPTRG_EN_Pos			16
#define PWM_CMPTRG_EN_Msk			(0x01 << PWM_CMPTRG_EN_Pos)
#define PWM_CMPTRG_MUX_Pos			17		// select which the generated trigger signal will be used as: 0 PWM_TRG_0, 1 PWM_TRG_1, ..., or 7 PWM_TRG_7
#define PWM_CMPTRG_MUX_Msk			(0x07 << PWM_CMPTRG_MUX_Pos)
#define PWM_CMPTRG_WIDTH_Pos		20		// the trigger signal width =  WIDTH * 4 clock cycle, so no trigger signal output when width == 0
#define PWM_CMPTRG_WIDTH_Msk		(0x3F << PWM_CMPTRG_WIDTH_Pos)
#define PWM_CMPTRG_DIR_Pos			28		// 0: when counting up, do the compare; 1: when counting down, do the compare
#define PWM_CMPTRG_DIR_Msk			(0x01 << PWM_CMPTRG_DIR_Pos)
#define PWM_CMPTRG_ATP_Pos			29
#define PWM_CMPTRG_ATP_Msk			(0x07u<< PWM_CMPTRG_ATP_Pos)

#define PWM_EVMUX_START_Pos			0
#define PWM_EVMUX_START_Msk			(0x07 << PWM_EVMUX_START_Pos)
#define PWM_EVMUX_STOP_Pos			4
#define PWM_EVMUX_STOP_Msk			(0x07 << PWM_EVMUX_STOP_Pos)
#define PWM_EVMUX_PAUSE_Pos			8
#define PWM_EVMUX_PAUSE_Msk			(0x07 << PWM_EVMUX_PAUSE_Pos)
#define PWM_EVMUX_RELOAD_Pos		12
#define PWM_EVMUX_RELOAD_Msk		(0x07 << PWM_EVMUX_RELOAD_Pos)
#define PWM_EVMUX_MASKA_Pos			16
#define PWM_EVMUX_MASKA_Msk			(0x07 << PWM_EVMUX_MASKA_Pos)
#define PWM_EVMUX_MASKB_Pos			20
#define PWM_EVMUX_MASKB_Msk			(0x07 << PWM_EVMUX_MASKB_Pos)
#define PWM_EVMUX_MASKAN_Pos		24
#define PWM_EVMUX_MASKAN_Msk		(0x07 << PWM_EVMUX_MASKAN_Pos)
#define PWM_EVMUX_MASKBN_Pos		28
#define PWM_EVMUX_MASKBN_Msk		(0x07 << PWM_EVMUX_MASKBN_Pos)

#define PWM_EVMSK_OUTA_Pos			0
#define PWM_EVMSK_OUTA_Msk			(0x01 << PWM_EVMSK_OUTA_Pos)
#define PWM_EVMSK_OUTB_Pos			1
#define PWM_EVMSK_OUTB_Msk			(0x01 << PWM_EVMSK_OUTB_Pos)
#define PWM_EVMSK_OUTAN_Pos			2
#define PWM_EVMSK_OUTAN_Msk			(0x01 << PWM_EVMSK_OUTAN_Pos)
#define PWM_EVMSK_OUTBN_Pos			3
#define PWM_EVMSK_OUTBN_Msk			(0x01 << PWM_EVMSK_OUTBN_Pos)
#define PWM_EVMSK_IMME_Pos			4		// 1 MASK take effect immediately, 0 MASK take effect when the counter overflows
#define PWM_EVMSK_IMME_Msk			(0x01 << PWM_EVMSK_IMME_Pos)
#define PWM_EVMSK_STPCLR_Pos		8		// whether the counter clears when an external event causes it to stop
#define PWM_EVMSK_STPCLR_Msk		(0x01 << PWM_EVMSK_STPCLR_Pos)

#define PWM_IE_UPOVF_Pos			0		// counting up overflow interrupt enable
#define PWM_IE_UPOVF_Msk			(0x01 << PWM_IE_UPOVF_Pos)
#define PWM_IE_DNOVF_Pos			1		// counting down overflow interrupt enable
#define PWM_IE_DNOVF_Msk			(0x01 << PWM_IE_DNOVF_Pos)
#define PWM_IE_UPCMPA_Pos			2		// when counting up, the counter match CMPA interrupt enabled
#define PWM_IE_UPCMPA_Msk			(0x01 << PWM_IE_UPCMPA_Pos)
#define PWM_IE_UPCMPB_Pos			3		// when counting up, the counter match CMPB interrupt enabled
#define PWM_IE_UPCMPB_Msk			(0x01 << PWM_IE_UPCMPB_Pos)
#define PWM_IE_DNCMPA_Pos			4		// when counting down, the counter match CMPA/CMPA2 interrupt enabled
#define PWM_IE_DNCMPA_Msk			(0x01 << PWM_IE_DNCMPA_Pos)
#define PWM_IE_DNCMPB_Pos			5		// when counting down, the counter match CMPB/CMPB2 interrupt enabled
#define PWM_IE_DNCMPB_Msk			(0x01 << PWM_IE_DNCMPB_Pos)

#define PWM_IF_UPOVF_Pos			0
#define PWM_IF_UPOVF_Msk			(0x01 << PWM_IF_UPOVF_Pos)
#define PWM_IF_DNOVF_Pos			1
#define PWM_IF_DNOVF_Msk			(0x01 << PWM_IF_DNOVF_Pos)
#define PWM_IF_UPCMPA_Pos			2
#define PWM_IF_UPCMPA_Msk			(0x01 << PWM_IF_UPCMPA_Pos)
#define PWM_IF_UPCMPB_Pos			3
#define PWM_IF_UPCMPB_Msk			(0x01 << PWM_IF_UPCMPB_Pos)
#define PWM_IF_DNCMPA_Pos			4
#define PWM_IF_DNCMPA_Msk			(0x01 << PWM_IF_DNCMPA_Pos)
#define PWM_IF_DNCMPB_Pos			5
#define PWM_IF_DNCMPB_Msk			(0x01 << PWM_IF_DNCMPB_Pos)

#define PWM_SR_STAT_Pos				0		// 0 IDLE, 1 ACTIVE, 2 PAUSE
#define PWM_SR_STAT_Msk				(0x03 << PWM_SR_STAT_Pos)
#define PWM_SR_DIR_Pos				4		// 0 counting up, 1 counting down
#define PWM_SR_DIR_Msk				(0x01 << PWM_SR_DIR_Pos)
#define PWM_SR_OUTA_Pos				5
#define PWM_SR_OUTA_Msk				(0x01 << PWM_SR_OUTA_Pos)
#define PWM_SR_OUTB_Pos				6
#define PWM_SR_OUTB_Msk				(0x01 << PWM_SR_OUTB_Pos)
#define PWM_SR_OUTAN_Pos			7
#define PWM_SR_OUTAN_Msk			(0x01 << PWM_SR_OUTAN_Pos)
#define PWM_SR_OUTBN_Pos			8
#define PWM_SR_OUTBN_Msk			(0x01 << PWM_SR_OUTBN_Pos)


typedef struct {
	__IO uint32_t START;
	
	__IO uint32_t SWBRK;					// Software Brake
    
    __IO uint32_t RESET;
	
	union {
		__IO uint32_t RELOADEN;
		
		__IO uint32_t RESTART;
	};
	
    __IO uint32_t PULSE;
	
    __IO uint32_t FILTER;					// external signal filter, 0 no filter, 1 4 PCLK cycle, 2 8 PCLK cycle, 3 16 PCLK cycle
	
    __IO uint32_t BRKPOL;					// brake signal polarity
	
    __IO uint32_t BRKIE;
    
	union {
		__IO uint32_t BRKIF;
		
		__IO uint32_t BRKSR;
	};
	
	__IO uint32_t EVSR;
} PWMG_TypeDef;


#define PWMG_START_PWM0_Pos			0
#define PWMG_START_PWM0_Msk			(0x01 << PWMG_START_PWM0_Pos)
#define PWMG_START_PWM1_Pos			1
#define PWMG_START_PWM1_Msk			(0x01 << PWMG_START_PWM1_Pos)
#define PWMG_START_PWM2_Pos			2
#define PWMG_START_PWM2_Msk			(0x01 << PWMG_START_PWM2_Pos)
#define PWMG_START_PWM3_Pos			3
#define PWMG_START_PWM3_Msk			(0x01 << PWMG_START_PWM3_Pos)
#define PWMG_START_PWM4_Pos			4
#define PWMG_START_PWM4_Msk			(0x01 << PWMG_START_PWM4_Pos)

#define PWMG_SWBRK_PWM0A_Pos		0
#define PWMG_SWBRK_PWM0A_Msk		(0x01 << PWMG_SWBRK_PWM0A_Pos)
#define PWMG_SWBRK_PWM1A_Pos		1
#define PWMG_SWBRK_PWM1A_Msk		(0x01 << PWMG_SWBRK_PWM1A_Pos)
#define PWMG_SWBRK_PWM2A_Pos		2
#define PWMG_SWBRK_PWM2A_Msk		(0x01 << PWMG_SWBRK_PWM2A_Pos)
#define PWMG_SWBRK_PWM3A_Pos		3
#define PWMG_SWBRK_PWM3A_Msk		(0x01 << PWMG_SWBRK_PWM3A_Pos)
#define PWMG_SWBRK_PWM4A_Pos		4
#define PWMG_SWBRK_PWM4A_Msk		(0x01 << PWMG_SWBRK_PWM4A_Pos)
#define PWMG_SWBRK_PWM0B_Pos		8
#define PWMG_SWBRK_PWM0B_Msk		(0x01 << PWMG_SWBRK_PWM0B_Pos)
#define PWMG_SWBRK_PWM1B_Pos		9
#define PWMG_SWBRK_PWM1B_Msk		(0x01 << PWMG_SWBRK_PWM1B_Pos)
#define PWMG_SWBRK_PWM2B_Pos		10
#define PWMG_SWBRK_PWM2B_Msk		(0x01 << PWMG_SWBRK_PWM2B_Pos)
#define PWMG_SWBRK_PWM3B_Pos		11
#define PWMG_SWBRK_PWM3B_Msk		(0x01 << PWMG_SWBRK_PWM3B_Pos)
#define PWMG_SWBRK_PWM4B_Pos		12
#define PWMG_SWBRK_PWM4B_Msk		(0x01 << PWMG_SWBRK_PWM4B_Pos)

#define PWMG_RESET_PWM0_Pos			0
#define PWMG_RESET_PWM0_Msk			(0x01 << PWMG_RESET_PWM0_Pos)
#define PWMG_RESET_PWM1_Pos			1
#define PWMG_RESET_PWM1_Msk			(0x01 << PWMG_RESET_PWM1_Pos)
#define PWMG_RESET_PWM2_Pos			2
#define PWMG_RESET_PWM2_Msk			(0x01 << PWMG_RESET_PWM2_Pos)
#define PWMG_RESET_PWM3_Pos			3
#define PWMG_RESET_PWM3_Msk			(0x01 << PWMG_RESET_PWM3_Pos)
#define PWMG_RESET_PWM4_Pos			4
#define PWMG_RESET_PWM4_Msk			(0x01 << PWMG_RESET_PWM4_Pos)

#define PWMG_RELOADEN_PWM0_Pos		0
#define PWMG_RELOADEN_PWM0_Msk		(0x01 << PWMG_RELOADEN_PWM0_Pos)
#define PWMG_RELOADEN_PWM1_Pos		1
#define PWMG_RELOADEN_PWM1_Msk		(0x01 << PWMG_RELOADEN_PWM1_Pos)
#define PWMG_RELOADEN_PWM2_Pos		2
#define PWMG_RELOADEN_PWM2_Msk		(0x01 << PWMG_RELOADEN_PWM2_Pos)
#define PWMG_RELOADEN_PWM3_Pos		3
#define PWMG_RELOADEN_PWM3_Msk		(0x01 << PWMG_RELOADEN_PWM3_Pos)
#define PWMG_RELOADEN_PWM4_Pos		4
#define PWMG_RELOADEN_PWM4_Msk		(0x01 << PWMG_RELOADEN_PWM4_Pos)

#define PWMG_RESTART_PWM0_Pos		8
#define PWMG_RESTART_PWM0_Msk		(0x01 << PWMG_RESTART_PWM0_Pos)
#define PWMG_RESTART_PWM1_Pos		9
#define PWMG_RESTART_PWM1_Msk		(0x01 << PWMG_RESTART_PWM1_Pos)
#define PWMG_RESTART_PWM2_Pos		10
#define PWMG_RESTART_PWM2_Msk		(0x01 << PWMG_RESTART_PWM2_Pos)
#define PWMG_RESTART_PWM3_Pos		11
#define PWMG_RESTART_PWM3_Msk		(0x01 << PWMG_RESTART_PWM3_Pos)
#define PWMG_RESTART_PWM4_Pos		12
#define PWMG_RESTART_PWM4_Msk		(0x01 << PWMG_RESTART_PWM4_Pos)

#define PWMG_PULSE_EDGE0_Pos		0		// PWM_PULSE0 counting edge, 0 rising edge, 1 falling edge
#define PWMG_PULSE_EDGE0_Msk		(0x01 << PWMG_PULSE_EDGE0_Pos)
#define PWMG_PULSE_EDGE1_Pos		1
#define PWMG_PULSE_EDGE1_Msk		(0x01 << PWMG_PULSE_EDGE1_Pos)

#define PWMG_BRKPOL_BRK0_Pos		0		// PWMG_BRK0 brake signal polarity, 0 low level brake, 1 high level brake
#define PWMG_BRKPOL_BRK0_Msk		(0x01 << PWMG_BRKPOL_BRK0_Pos)
#define PWMG_BRKPOL_BRK1_Pos		1
#define PWMG_BRKPOL_BRK1_Msk		(0x01 << PWMG_BRKPOL_BRK1_Pos)
#define PWMG_BRKPOL_BRK2_Pos		2
#define PWMG_BRKPOL_BRK2_Msk		(0x01 << PWMG_BRKPOL_BRK2_Pos)

#define PWMG_BRKIE_BRK0_Pos			0
#define PWMG_BRKIE_BRK0_Msk			(0x01 << PWMG_BRKIE_BRK0_Pos)
#define PWMG_BRKIE_BRK1_Pos			1
#define PWMG_BRKIE_BRK1_Msk			(0x01 << PWMG_BRKIE_BRK1_Pos)
#define PWMG_BRKIE_BRK2_Pos			2
#define PWMG_BRKIE_BRK2_Msk			(0x01 << PWMG_BRKIE_BRK2_Pos)

#define PWMG_BRKIF_BRK0_Pos			0
#define PWMG_BRKIF_BRK0_Msk			(0x01 << PWMG_BRKIF_BRK0_Pos)
#define PWMG_BRKIF_BRK1_Pos			1
#define PWMG_BRKIF_BRK1_Msk			(0x01 << PWMG_BRKIF_BRK1_Pos)
#define PWMG_BRKIF_BRK2_Pos			2
#define PWMG_BRKIF_BRK2_Msk			(0x01 << PWMG_BRKIF_BRK2_Pos)

#define PWMG_BRKSR_BRK0_Pos			4		// brake pin current level
#define PWMG_BRKSR_BRK0_Msk			(0x01 << PWMG_BRKSR_BRK0_Pos)
#define PWMG_BRKSR_BRK1_Pos			5
#define PWMG_BRKSR_BRK1_Msk			(0x01 << PWMG_BRKSR_BRK1_Pos)
#define PWMG_BRKSR_BRK2_Pos			6
#define PWMG_BRKSR_BRK2_Msk			(0x01 << PWMG_BRKSR_BRK2_Pos)

#define PWMG_EVSR_EV0_Pos			0		// external event signal level value
#define PWMG_EVSR_EV0_Msk			(0x01 << PWMG_EVSR_EV0_Pos)
#define PWMG_EVSR_EV1_Pos			1
#define PWMG_EVSR_EV1_Msk			(0x01 << PWMG_EVSR_EV1_Pos)
#define PWMG_EVSR_EV2_Pos			2
#define PWMG_EVSR_EV2_Msk			(0x01 << PWMG_EVSR_EV2_Pos)
#define PWMG_EVSR_EV3_Pos			3
#define PWMG_EVSR_EV3_Msk			(0x01 << PWMG_EVSR_EV3_Pos)
#define PWMG_EVSR_EV4_Pos			4
#define PWMG_EVSR_EV4_Msk			(0x01 << PWMG_EVSR_EV4_Pos)
#define PWMG_EVSR_EV5_Pos			5
#define PWMG_EVSR_EV5_Msk			(0x01 << PWMG_EVSR_EV5_Pos)
#define PWMG_EVSR_EV6_Pos			6
#define PWMG_EVSR_EV6_Msk			(0x01 << PWMG_EVSR_EV6_Pos)




typedef struct {    
	__IO uint32_t IF;						// Interrupt Flag
    
	__IO uint32_t IFC;						// Interrupt Flag Clear
    	
		 uint32_t RESERVED[2];
		
	struct {
		__IO uint32_t MUX;
		
		__IO uint32_t CR;
		
		__IO uint32_t NDT;					// Number of data to transfer
		
		__IO uint32_t PAR;					// Peripheral address register
		
		__IO uint32_t MAR;					// Memory address register
		
			 uint32_t RESERVED[3];
	} CH[2];
} DMA_TypeDef;


#define DMA_IF_GLB0_Pos				0		// Channel 0 global interrupt
#define DMA_IF_GLB0_Msk				(0x01 << DMA_IF_GLB0_Pos)
#define DMA_IF_DONE0_Pos			1		// Channel 0 transfer done
#define DMA_IF_DONE0_Msk			(0x01 << DMA_IF_DONE0_Pos)
#define DMA_IF_HALF0_Pos			2		// Channel 0 half transfer
#define DMA_IF_HALF0_Msk			(0x01 << DMA_IF_HALF0_Pos)
#define DMA_IF_ERR0_Pos				3		// Channel 0 transfer error
#define DMA_IF_ERR0_Msk				(0x01 << DMA_IF_ERR0_Pos)
#define DMA_IF_GLB1_Pos				4
#define DMA_IF_GLB1_Msk				(0x01 << DMA_IF_GLB1_Pos)
#define DMA_IF_DONE1_Pos			5
#define DMA_IF_DONE1_Msk			(0x01 << DMA_IF_DONE1_Pos)
#define DMA_IF_HALF1_Pos			6
#define DMA_IF_HALF1_Msk			(0x01 << DMA_IF_HALF1_Pos)
#define DMA_IF_ERR1_Pos				7
#define DMA_IF_ERR1_Msk				(0x01 << DMA_IF_ERR1_Pos)
#define DMA_IF_GLB2_Pos				8
#define DMA_IF_GLB2_Msk				(0x01 << DMA_IF_GLB2_Pos)
#define DMA_IF_DONE2_Pos			9
#define DMA_IF_DONE2_Msk			(0x01 << DMA_IF_DONE2_Pos)
#define DMA_IF_HALF2_Pos			10
#define DMA_IF_HALF2_Msk			(0x01 << DMA_IF_HALF2_Pos)
#define DMA_IF_ERR2_Pos				11
#define DMA_IF_ERR2_Msk				(0x01 << DMA_IF_ERR2_Pos)
#define DMA_IF_GLB3_Pos				12
#define DMA_IF_GLB3_Msk				(0x01 << DMA_IF_GLB3_Pos)
#define DMA_IF_DONE3_Pos			13
#define DMA_IF_DONE3_Msk			(0x01 << DMA_IF_DONE3_Pos)
#define DMA_IF_HALF3_Pos			14
#define DMA_IF_HALF3_Msk			(0x01 << DMA_IF_HALF3_Pos)
#define DMA_IF_ERR3_Pos				15
#define DMA_IF_ERR3_Msk				(0x01 << DMA_IF_ERR3_Pos)

#define DMA_IFC_GLB0_Pos			0
#define DMA_IFC_GLB0_Msk			(0x01 << DMA_IFC_GLB0_Pos)
#define DMA_IFC_DONE0_Pos			1
#define DMA_IFC_DONE0_Msk			(0x01 << DMA_IFC_DONE0_Pos)
#define DMA_IFC_HALF0_Pos			2
#define DMA_IFC_HALF0_Msk			(0x01 << DMA_IFC_HALF0_Pos)
#define DMA_IFC_ERR0_Pos			3
#define DMA_IFC_ERR0_Msk			(0x01 << DMA_IFC_ERR0_Pos)
#define DMA_IFC_GLB1_Pos			4
#define DMA_IFC_GLB1_Msk			(0x01 << DMA_IFC_GLB1_Pos)
#define DMA_IFC_DONE1_Pos			5
#define DMA_IFC_DONE1_Msk			(0x01 << DMA_IFC_DONE1_Pos)
#define DMA_IFC_HALF1_Pos			6
#define DMA_IFC_HALF1_Msk			(0x01 << DMA_IFC_HALF1_Pos)
#define DMA_IFC_ERR1_Pos			7
#define DMA_IFC_ERR1_Msk			(0x01 << DMA_IFC_ERR1_Pos)
#define DMA_IFC_GLB2_Pos			8
#define DMA_IFC_GLB2_Msk			(0x01 << DMA_IFC_GLB2_Pos)
#define DMA_IFC_DONE2_Pos			9
#define DMA_IFC_DONE2_Msk			(0x01 << DMA_IFC_DONE2_Pos)
#define DMA_IFC_HALF2_Pos			10
#define DMA_IFC_HALF2_Msk			(0x01 << DMA_IFC_HALF2_Pos)
#define DMA_IFC_ERR2_Pos			11
#define DMA_IFC_ERR2_Msk			(0x01 << DMA_IFC_ERR2_Pos)
#define DMA_IFC_GLB3_Pos			12
#define DMA_IFC_GLB3_Msk			(0x01 << DMA_IFC_GLB3_Pos)
#define DMA_IFC_DONE3_Pos			13
#define DMA_IFC_DONE3_Msk			(0x01 << DMA_IFC_DONE3_Pos)
#define DMA_IFC_HALF3_Pos			14
#define DMA_IFC_HALF3_Msk			(0x01 << DMA_IFC_HALF3_Pos)
#define DMA_IFC_ERR3_Pos			15
#define DMA_IFC_ERR3_Msk			(0x01 << DMA_IFC_ERR3_Pos)

#define DMA_MUX_MRDHSSIG_Pos		0		// memory read  handshake signal
#define DMA_MUX_MRDHSSIG_Msk		(0x03 << DMA_MUX_MRDHSSIG_Pos)
#define DMA_MUX_MRDHSEN_Pos			3		// memory read  handshake enable
#define DMA_MUX_MRDHSEN_Msk			(0x01 << DMA_MUX_MRDHSEN_Pos)
#define DMA_MUX_MWRHSSIG_Pos		4		// memory write handshake signal
#define DMA_MUX_MWRHSSIG_Msk		(0x03 << DMA_MUX_MWRHSSIG_Pos)
#define DMA_MUX_MWRHSEN_Pos			7		// memory write handshake enable
#define DMA_MUX_MWRHSEN_Msk			(0x01 << DMA_MUX_MWRHSEN_Pos)
#define DMA_MUX_EXTHSSIG_Pos		8		// external handshake signal
#define DMA_MUX_EXTHSSIG_Msk		(0x07 << DMA_MUX_EXTHSSIG_Pos)
#define DMA_MUX_EXTHSEN_Pos			11
#define DMA_MUX_EXTHSEN_Msk			(0x01 << DMA_MUX_EXTHSEN_Pos)

#define DMA_CR_EN_Pos				0
#define DMA_CR_EN_Msk				(0x01 << DMA_CR_EN_Pos)
#define DMA_CR_DONEIE_Pos			1
#define DMA_CR_DONEIE_Msk			(0x01 << DMA_CR_DONEIE_Pos)
#define DMA_CR_HALFIE_Pos			2
#define DMA_CR_HALFIE_Msk			(0x01 << DMA_CR_HALFIE_Pos)
#define DMA_CR_ERRIE_Pos			3
#define DMA_CR_ERRIE_Msk			(0x01 << DMA_CR_ERRIE_Pos)
#define DMA_CR_DIR_Pos				4
#define DMA_CR_DIR_Msk				(0x01 << DMA_CR_DIR_Pos)
#define DMA_CR_CIRC_Pos				5
#define DMA_CR_CIRC_Msk				(0x01 << DMA_CR_CIRC_Pos)
#define DMA_CR_PINC_Pos				6
#define DMA_CR_PINC_Msk				(0x01 << DMA_CR_PINC_Pos)
#define DMA_CR_MINC_Pos				7
#define DMA_CR_MINC_Msk				(0x01 << DMA_CR_MINC_Pos)
#define DMA_CR_PSIZ_Pos				8
#define DMA_CR_PSIZ_Msk				(0x03 << DMA_CR_PSIZ_Pos)
#define DMA_CR_MSIZ_Pos				10
#define DMA_CR_MSIZ_Msk				(0x03 << DMA_CR_MSIZ_Pos)
#define DMA_CR_PL_Pos				12
#define DMA_CR_PL_Msk				(0x0F << DMA_CR_PL_Pos)
#define DMA_CR_MEM2MEM_Pos			16
#define DMA_CR_MEM2MEM_Msk			(0x01 << DMA_CR_MEM2MEM_Pos)

#define DMA_NDT_LEN_Pos				0		// When the channel is closed, write the number of data to be transferred; 
											// After the channel is enabled, indicates the number of data remaining to be transferred
#define DMA_NDT_LEN_Msk				(0xFFFFFF << DMA_NDT_LEN_Pos)
#define DMA_NDT_HALF_Pos			24		// After the specified number of data is transmitted, set the DMA->IF.HALF interrupt flag bit
											// 1 1/8 * LEN, 2 2/8 * LEN, ...
#define DMA_NDT_HALF_Msk			(0x07 << DMA_NDT_HALF_Pos)




typedef struct {
	__IO uint32_t IF;
	
	__IO uint32_t IE;
	
	__IO uint32_t CR;
	
	__IO uint32_t SRC;
	
	__IO uint32_t DES;
	
	__IO uint32_t LEN;
	
	__IO uint32_t SR;
} RDMA_TypeDef;


#define RDMA_IF_DONE_Pos			0		// transfer done
#define RDMA_IF_DONE_Msk			(0x01 << RDMA_IF_DONE_Pos)
#define RDMA_IF_PART_Pos			1		// transfer part done
#define RDMA_IF_PART_Msk			(0x01 << RDMA_IF_PART_Pos)
#define RDMA_IF_ERROR_Pos			2		// transfer configure error
#define RDMA_IF_ERROR_Msk			(0x01 << RDMA_IF_ERROR_Pos)

#define RDMA_IE_DONE_Pos			0
#define RDMA_IE_DONE_Msk			(0x01 << RDMA_IE_DONE_Pos)
#define RDMA_IE_PART_Pos			1
#define RDMA_IE_PART_Msk			(0x01 << RDMA_IE_PART_Pos)
#define RDMA_IE_ERROR_Pos			2
#define RDMA_IE_ERROR_Msk			(0x01 << RDMA_IE_ERROR_Pos)

#define RDMA_CR_START_Pos			0		// clear when transfer done or error
#define RDMA_CR_START_Msk			(0x01 << RDMA_CR_START_Pos)
#define RDMA_CR_BURST_Pos			1		// 0 Incr16, 1 Incr8, 2 Incr4, 3 Single
#define RDMA_CR_BURST_Msk			(0x03 << RDMA_CR_BURST_Pos)
#define RDMA_CR_RSIZE_Pos			3		// Read size: 0 Byte, 1 Half Word, 2 Wrod
#define RDMA_CR_RSIZE_Msk			(0x03 << RDMA_CR_RSIZE_Pos)
#define RDMA_CR_WSIZE_Pos			5		// Write size: 0 Byte, 1 Half Word, 2 Wrod
#define RDMA_CR_WSIZE_Msk			(0x03 << RDMA_CR_WSIZE_Pos)
#define RDMA_CR_BLKSZ_Pos			7		// Block Size, RDMA can insert WAIT clock cycles for each BLKSZ word transported, 0 16   1 32   2 64   3 128
#define RDMA_CR_BLKSZ_Msk			(0x03 << RDMA_CR_BLKSZ_Pos)
#define RDMA_CR_RHSEN_Pos			9		// Read handshake enable, source address fix
#define RDMA_CR_RHSEN_Msk			(0x01 << RDMA_CR_RHSEN_Pos)
#define RDMA_CR_WHSEN_Pos			10		// Write handshake enable, destination address fix
#define RDMA_CR_WHSEN_Msk			(0x01 << RDMA_CR_WHSEN_Pos)
#define RDMA_CR_HSSEL_Pos			11		// Handshake signal select, 0 QSPI0, 1 QSPI1
#define RDMA_CR_HSSEL_Msk			(0x01 << RDMA_CR_HSSEL_Pos)
#define RDMA_CR_WAIT_Pos			16		// data block transfer interval in unit of HCLK period
#define RDMA_CR_WAIT_Msk			(0xFFFFu<<RDMA_CR_WAIT_Pos)

#define RDMA_LEN_SIZE_Pos			0		// Transfer_size - 1
#define RDMA_LEN_SIZE_Msk			(0xFFFFFF << RDMA_LEN_SIZE_Pos)
#define RDMA_LEN_PART_Pos			24		// 8: left 8/16
#define RDMA_LEN_PART_Msk			(0xFFu<< RDMA_LEN_PART_Pos)

#define RDMA_SR_SRCERR_Pos			0		//  1 
#define RDMA_SR_SRCERR_Msk			(0x01 << RDMA_SR_SRCERR_Pos)
#define RDMA_SR_DESERR_Pos			1
#define RDMA_SR_DESERR_Msk			(0x01 << RDMA_SR_DESERR_Pos)




typedef struct {
	__IO uint32_t CR;						// Control Register
	
	__O  uint32_t CMD;						// Command Register
	
	__I  uint32_t SR;						// Status Register
	
	__IO uint32_t IF;						// Interrupt Flag, clear by read
	
	__IO uint32_t IE;						// Interrupt Enable
	
	__IO uint32_t BT2;
	
	__IO uint32_t BT0;						// Bit Time Register 0
	
	__IO uint32_t BT1;						// Bit Time Register 1
	
	     uint32_t RESERVED;
	
	__IO uint32_t AFM;						// Acceptance Filter Mode
	
	__IO uint32_t AFE;						// Acceptance Filter Enable
	
	__I  uint32_t ALC;						// Arbitration Lost Capture
	
	__I  uint32_t ECC;						// Error code capture
	
	__IO uint32_t EWLIM;					// Error Warning Limit
	
	__IO uint32_t RXERR;					// RX error count
	
	__IO uint32_t TXERR;					// TX error count
	
	struct {
		__IO uint32_t INFO;
	
		__IO uint32_t DATA[12];
	} FRAME;
	
	__I  uint32_t RMCNT;					// Receive Message Count
	
		 uint32_t RESERVED2[162];
	
	__IO uint32_t ACR[16];					// Acceptance Check Register
	
		 uint32_t RESERVED3[16];
	
	__IO uint32_t AMR[16];					// Acceptance Mask Register
} CAN_TypeDef;


#define CAN_CR_RST_Pos				0
#define CAN_CR_RST_Msk				(0x01 << CAN_CR_RST_Pos)
#define CAN_CR_LOM_Pos				1		// Listen Only Mode
#define CAN_CR_LOM_Msk				(0x01 << CAN_CR_LOM_Pos)
#define CAN_CR_STM_Pos				2		// Self Test Mode, In this mode, the CAN controller can successfully send even if there is no response
#define CAN_CR_STM_Msk				(0x01 << CAN_CR_STM_Pos)
#define CAN_CR_SLEEP_Pos			4		// Write 1 into sleep mode, wake up when there is bus activity or interruption and automatically clear this bit
#define CAN_CR_SLEEP_Msk			(0x01 << CAN_CR_SLEEP_Pos)

#define CAN_CMD_TXREQ_Pos			0		// Transmission Request
#define CAN_CMD_TXREQ_Msk			(0x01 << CAN_CMD_TXREQ_Pos)
#define CAN_CMD_ABTTX_Pos			1		// Abort Transmission
#define CAN_CMD_ABTTX_Msk			(0x01 << CAN_CMD_ABTTX_Pos)
#define CAN_CMD_RRB_Pos				2		// Release Receive Buffer
#define CAN_CMD_RRB_Msk				(0x01 << CAN_CMD_RRB_Pos)
#define CAN_CMD_CLROV_Pos			3		// Clear Data Overrun
#define CAN_CMD_CLROV_Msk			(0x01 << CAN_CMD_CLROV_Pos)
#define CAN_CMD_SRR_Pos				4		// Self Reception Request
#define CAN_CMD_SRR_Msk				(0x01 << CAN_CMD_SRR_Pos)

#define CAN_SR_RXDA_Pos				0		// Receive Data Available
#define CAN_SR_RXDA_Msk				(0x01 << CAN_SR_RXDA_Pos)
#define CAN_SR_RXOV_Pos				1		// Receive FIFO Overrun
#define CAN_SR_RXOV_Msk				(0x01 << CAN_SR_RXOV_Pos)
#define CAN_SR_TXBR_Pos				2		// Transmit Buffer Release
#define CAN_SR_TXBR_Msk				(0x01 << CAN_SR_TXBR_Pos)
#define CAN_SR_TXOK_Pos				3		// Transmit OK, successfully completed
#define CAN_SR_TXOK_Msk				(0x01 << CAN_SR_TXOK_Pos)
#define CAN_SR_RXBUSY_Pos			4		// Receive Busy
#define CAN_SR_RXBUSY_Msk			(0x01 << CAN_SR_RXBUSY_Pos)
#define CAN_SR_TXBUSY_Pos			5		// Transmit Busy
#define CAN_SR_TXBUSY_Msk			(0x01 << CAN_SR_TXBUSY_Pos)
#define CAN_SR_ERRWARN_Pos			6		// RXERR/TXERR > Warning Limit
#define CAN_SR_ERRWARN_Msk			(0x01 << CAN_SR_ERRWARN_Pos)
#define CAN_SR_BUSOFF_Pos			7
#define CAN_SR_BUSOFF_Msk			(0x01 << CAN_SR_BUSOFF_Pos)

#define CAN_IF_RXDA_Pos				0		// IF.RXDA = SR.RXDA & IE.RXDA
#define CAN_IF_RXDA_Msk				(0x01 << CAN_IF_RXDA_Pos)
#define CAN_IF_TXBR_Pos				1		// IF.TXBR = SR.TXBR & IE.TXBR
#define CAN_IF_TXBR_Msk				(0x01 << CAN_IF_TXBR_Pos)
#define CAN_IF_ERRWARN_Pos			2		// IF.ERRWARN = (SR.ERRWARN | SR.BUSOFF 0-to-1/1-to-0) & IE.ERRWARN
#define CAN_IF_ERRWARN_Msk			(0x01 << CAN_IF_ERRWARN_Pos)
#define CAN_IF_RXOV_Pos				3		// IF.RXOV = SR.RXOV & IE.RXOV
#define CAN_IF_RXOV_Msk				(0x01 << CAN_IF_RXOV_Pos)
#define CAN_IF_WKUP_Pos				4		// IF.WKUP = IE.WKUP & CAN controller in sleep mode detects bus activity
#define CAN_IF_WKUP_Msk				(0x01 << CAN_IF_WKUP_Pos)
#define CAN_IF_ERRPASS_Pos			5		// IF.ERRPASS = IE.ERRPASS & ( RXERR/TXERR > 127)
#define CAN_IF_ERRPASS_Msk			(0x01 << CAN_IF_ERRPASS_Pos)
#define CAN_IF_ARBLOST_Pos			6
#define CAN_IF_ARBLOST_Msk			(0x01 << CAN_IF_ARBLOST_Pos)
#define CAN_IF_BUSERR_Pos			7
#define CAN_IF_BUSERR_Msk			(0x01 << CAN_IF_BUSERR_Pos)

#define CAN_IE_RXDA_Pos				0
#define CAN_IE_RXDA_Msk				(0x01 << CAN_IE_RXDA_Pos)
#define CAN_IE_TXBR_Pos				1
#define CAN_IE_TXBR_Msk				(0x01 << CAN_IE_TXBR_Pos)
#define CAN_IE_ERRWARN_Pos			2
#define CAN_IE_ERRWARN_Msk			(0x01 << CAN_IE_ERRWARN_Pos)
#define CAN_IE_RXOV_Pos				3
#define CAN_IE_RXOV_Msk				(0x01 << CAN_IE_RXOV_Pos)
#define CAN_IE_WKUP_Pos				4
#define CAN_IE_WKUP_Msk				(0x01 << CAN_IE_WKUP_Pos)
#define CAN_IE_ERRPASS_Pos			5
#define CAN_IE_ERRPASS_Msk			(0x01 << CAN_IE_ERRPASS_Pos)
#define CAN_IE_ARBLOST_Pos			6
#define CAN_IE_ARBLOST_Msk			(0x01 << CAN_IE_ARBLOST_Pos)
#define CAN_IE_BUSERR_Pos			7
#define CAN_IE_BUSERR_Msk			(0x01 << CAN_IE_BUSERR_Pos)

#define CAN_BT2_BRP_Pos				0
#define CAN_BT2_BRP_Msk				(0x0F << CAN_BT2_BRP_Pos)

#define CAN_BT0_BRP_Pos				0		// Baud Rate Prescaler, CAN_TQ = 2*Tsysclk*((BT2.BRP<<6) + BT0.BRP + 1)
#define CAN_BT0_BRP_Msk				(0x3F << CAN_BT0_BRP_Pos)
#define CAN_BT0_SJW_Pos				6		// Synchronization Jump Width
#define CAN_BT0_SJW_Msk				(0x03 << CAN_BT0_SJW_Pos)

#define CAN_BT1_TSEG1_Pos			0		// t_tseg1 = CAN_TQ * (TSEG1+1)
#define CAN_BT1_TSEG1_Msk			(0x0F << CAN_BT1_TSEG1_Pos)
#define CAN_BT1_TSEG2_Pos			4		// t_tseg2 = CAN_TQ * (TSEG2+1)
#define CAN_BT1_TSEG2_Msk			(0x07 << CAN_BT1_TSEG2_Pos)
#define CAN_BT1_SAM_Pos				7		// sample times, 0: sampled once, 1: sampled three times
#define CAN_BT1_SAM_Msk				(0x01 << CAN_BT1_SAM_Pos)

#define CAN_ECC_SEGCODE_Pos			0		// Segment Code
#define CAN_ECC_SEGCODE_Msk			(0x1F << CAN_ECC_SEGCODE_Pos)
#define CAN_ECC_DIR_Pos				5		// 0 error occurred during transmission, 1 during reception
#define CAN_ECC_DIR_Msk				(0x01 << CAN_ECC_DIR_Pos)
#define CAN_ECC_ERRCODE_Pos			6		// Error Code: 0 Bit error, 1 Form error, 2 Stuff error, 3 other error
#define CAN_ECC_ERRCODE_Msk			(0x03 << CAN_ECC_ERRCODE_Pos)

#define CAN_INFO_DLC_Pos			0		// Data Length Control
#define CAN_INFO_DLC_Msk			(0x0F << CAN_INFO_DLC_Pos)
#define CAN_INFO_RTR_Pos			6		// 1 remote frame, 0 data frame
#define CAN_INFO_RTR_Msk			(0x01 << CAN_INFO_RTR_Pos)
#define CAN_INFO_FF_Pos				7		// Frame Format, 0 standard frame, 1 extended frame
#define CAN_INFO_FF_Msk				(0x01 << CAN_INFO_FF_Pos)




typedef struct {
	__IO uint32_t CR;
	
	__IO uint32_t DCR;						// Device Configuration Register
	
	__IO uint32_t SR;
	
	__IO uint32_t FCR;						// Flag Clear Register
	
	__IO uint32_t DLR;						// Data Length Register
											// Number of data to be retrieved in indirect and status-polling modes
	__IO uint32_t CCR;						// Communication Configuration Register
	
	__IO uint32_t AR;
	
	__IO uint32_t ABR;						// Alternate Bytes Registers
	
	union {
		__IO uint32_t DRW;
		
		__IO uint16_t DRH;
		
		__IO uint8_t  DRB;
	};
	
	__IO uint32_t PSMSK;					// Polling Status Mask
	
	__IO uint32_t PSMAT;					// Polling Status Match
	
	__IO uint32_t PSITV;					// Polling Status Interval
	
	__IO uint32_t CS0TO;					// CS stay low timeout time after FIFO full
	
		 uint32_t RESERVED[3];
	
	__IO uint32_t SSHIFT;					// Sample Shift in System clock cycles, actual sampling delay is the sum of this register and the delay set by CR.SSHIFT
	
	__IO uint32_t CACHE;
} QSPI_TypeDef;


#define QSPI_CR_EN_Pos				0
#define QSPI_CR_EN_Msk				(0x01 << QSPI_CR_EN_Pos)
#define QSPI_CR_ABORT_Pos			1
#define QSPI_CR_ABORT_Msk			(0x01 << QSPI_CR_ABORT_Pos)
#define QSPI_CR_DMAEN_Pos			2
#define QSPI_CR_DMAEN_Msk			(0x01 << QSPI_CR_DMAEN_Pos)
#define QSPI_CR_TOEN_Pos			3		// Time-Out Enable, After reading through memory mapping, 0: the nCS is always kept low
											//		1: If the Flash is not accessed for TIMEOUT[15:0] period, the nCS automatically go high
#define QSPI_CR_TOEN_Msk			(0x01 << QSPI_CR_TOEN_Pos)
#define QSPI_CR_SSHIFT_Pos			4		// Sample Shift in QSPI clock cycle, 0 No shift, 1 1/2 cycle shift
#define QSPI_CR_SSHIFT_Msk			(0x01 << QSPI_CR_SSHIFT_Pos)
#define QSPI_CR_BIDI_Pos			5		// Single line bidirectional mode: 0 IO0 as output, IO1 as input; 1 IO0 as input and output
#define QSPI_CR_BIDI_Msk			(0x01 << QSPI_CR_BIDI_Pos)
#define QSPI_CR_DUAL_Pos			6		// Dual Flash mode
#define QSPI_CR_DUAL_Msk			(0x01 << QSPI_CR_DUAL_Pos)
#define QSPI_CR_BANK_Pos			7		// QSPI Bank Select
#define QSPI_CR_BANK_Msk			(0x01 << QSPI_CR_BANK_Pos)
#define QSPI_CR_FFTHR_Pos			8		// FIFO Threshold, in indirect read  mode, when the number of data  in FIFO >= CR.FFTHR+1, SR.FFTHR set
											//				   in indirect write mode, when the number of space in FIFO >= CR.FFTHR+1, SR.FFTHR set
#define QSPI_CR_FFTHR_Msk			(0x0F << QSPI_CR_FFTHR_Pos)
#define QSPI_CR_SLAVE_Pos			15		// only QSPI0 support slave mode
#define QSPI_CR_SLAVE_Msk			(0x01 << QSPI_CR_SLAVE_Pos)
#define QSPI_CR_ERRIE_Pos			16		// Transfer Error Interrupt Enable
#define QSPI_CR_ERRIE_Msk			(0x01 << QSPI_CR_ERRIE_Pos)
#define QSPI_CR_DONEIE_Pos			17		// Transfer Done/Complete Interrupt Enable
#define QSPI_CR_DONEIE_Msk			(0x01 << QSPI_CR_DONEIE_Pos)
#define QSPI_CR_FFTHRIE_Pos			18		// FIFO Threshold Interrupt Enable
#define QSPI_CR_FFTHRIE_Msk			(0x01 << QSPI_CR_FFTHRIE_Pos)
#define QSPI_CR_PSMATIE_Pos			19		// Polling Status Match Interrupt Enable
#define QSPI_CR_PSMATIE_Msk			(0x01 << QSPI_CR_PSMATIE_Pos)
#define QSPI_CR_TOIE_Pos			20		// Time-Out Interrupt Enable
#define QSPI_CR_TOIE_Msk			(0x01 << QSPI_CR_TOIE_Pos)
#define QSPI_CR_MSBF_Pos			21		// MSB First in half-word write
#define QSPI_CR_MSBF_Msk			(0x01 << QSPI_CR_MSBF_Pos)
#define QSPI_CR_PSSTPMOD_Pos		22		// Polling Status Stop Mode, 0 always polling until abort or QSPI disabled, 1 stop polling as soon as match
#define QSPI_CR_PSSTPMOD_Msk		(0x01 << QSPI_CR_PSSTPMOD_Pos)
#define QSPI_CR_PSMATMOD_Pos		23		// Polling Status Match Mode, 0 AND, match when all unmasked bits received from Flash match PSMAT register; 1 OR
#define QSPI_CR_PSMATMOD_Msk		(0x01 << QSPI_CR_PSMATMOD_Pos)
#define QSPI_CR_CLKDIV_Pos			24		// QSPI_SCLK = HCLK / (CR.CLKDIV + 1)
#define QSPI_CR_CLKDIV_Msk			(0xFFu<< QSPI_CR_CLKDIV_Pos)

#define QSPI_DCR_CLKMOD_Pos			0		// 0 Mode 0, 1 Mode 3
#define QSPI_DCR_CLKMOD_Msk			(0x01 << QSPI_DCR_CLKMOD_Pos)
#define QSPI_DCR_CSHIGH_Pos			8		// nCS stay high for at least DCR.CSHIGH+1 cycles between Flash memory commands
#define QSPI_DCR_CSHIGH_Msk			(0x07 << QSPI_DCR_CSHIGH_Pos)
#define QSPI_DCR_FLSIZE_Pos			16		// Flash Size = pow(2, DCR.FLSIZE+1)
#define QSPI_DCR_FLSIZE_Msk			(0x1F << QSPI_DCR_FLSIZE_Pos)

#define QSPI_SR_ERR_Pos				0		// Transfer Error Flag
#define QSPI_SR_ERR_Msk				(0x01 << QSPI_SR_ERR_Pos)
#define QSPI_SR_DONE_Pos			1		// Transfer Done/Complete Flag
#define QSPI_SR_DONE_Msk			(0x01 << QSPI_SR_DONE_Pos)
#define QSPI_SR_FFTHR_Pos			2		// FIFO Threshold reached Flag
#define QSPI_SR_FFTHR_Msk			(0x01 << QSPI_SR_FFTHR_Pos)
#define QSPI_SR_PSMAT_Pos			3		// Polling Status Match Flag
#define QSPI_SR_PSMAT_Msk			(0x01 << QSPI_SR_PSMAT_Pos)
#define QSPI_SR_TO_Pos				4		// Time-Out
#define QSPI_SR_TO_Msk				(0x01 << QSPI_SR_TO_Pos)
#define QSPI_SR_BUSY_Pos			5		// Set when operation is on going, Clear when operation done and FIFO emtpy
#define QSPI_SR_BUSY_Msk			(0x01 << QSPI_SR_BUSY_Pos)
#define QSPI_SR_FFLVL_Pos			8		// FIFO Level
#define QSPI_SR_FFLVL_Msk			(0x3F << QSPI_SR_FFLVL_Pos)

#define QSPI_FCR_ERR_Pos			0
#define QSPI_FCR_ERR_Msk			(0x01 << QSPI_FCR_ERR_Pos)
#define QSPI_FCR_DONE_Pos			1
#define QSPI_FCR_DONE_Msk			(0x01 << QSPI_FCR_DONE_Pos)
#define QSPI_FCR_PSMAT_Pos			3
#define QSPI_FCR_PSMAT_Msk			(0x01 << QSPI_FCR_PSMAT_Pos)
#define QSPI_FCR_TO_Pos				4
#define QSPI_FCR_TO_Msk				(0x01 << QSPI_FCR_TO_Pos)

#define QSPI_CCR_CODE_Pos			0		// Insruction Code
#define QSPI_CCR_CODE_Msk			(0xFF << QSPI_CCR_CODE_Pos)
#define QSPI_CCR_IMODE_Pos			8		// 0 No instruction, 1 Instruction on D0, 2 on D0-1, 3 on D0-3
#define QSPI_CCR_IMODE_Msk			(0x03 << QSPI_CCR_IMODE_Pos)
#define QSPI_CCR_AMODE_Pos			10		// 0 No address, 1 Address on D0, 2 on D0-1, 3 on D0-3
#define QSPI_CCR_AMODE_Msk			(0x03 << QSPI_CCR_AMODE_Pos)
#define QSPI_CCR_ASIZE_Pos			12		// Address size, 0 8-bit, 1 16-bit, 2 24-bit, 3 32-bit
#define QSPI_CCR_ASIZE_Msk			(0x03 << QSPI_CCR_ASIZE_Pos)
#define QSPI_CCR_ABMODE_Pos			14		// 0 No alternate bytes, 1 Alternate bytes on D0, 2 on D0-1, 3 on D0-3
#define QSPI_CCR_ABMODE_Msk			(0x03 << QSPI_CCR_ABMODE_Pos)
#define QSPI_CCR_ABSIZE_Pos			16		// Alternate bytes size, 0 8-bit, 1 16-bit, 2 24-bit, 3 32-bit
#define QSPI_CCR_ABSIZE_Msk			(0x03 << QSPI_CCR_ABSIZE_Pos)
#define QSPI_CCR_DUMMY_Pos			18		// Number of dummy cycles
#define QSPI_CCR_DUMMY_Msk			(0x1F << QSPI_CCR_DUMMY_Pos)
#define QSPI_CCR_DMODE_Pos			24		// 0 No Data, 1 Data on D0, 2 on D0-1, 3 on D0-3
#define QSPI_CCR_DMODE_Msk			(0x03 << QSPI_CCR_DMODE_Pos)
#define QSPI_CCR_MODE_Pos			26		// 0 Indirect write mode, 1 Indirect read mode, 2 Automatic polling mode, 3 Memory-mapped mode
#define QSPI_CCR_MODE_Msk			(0x03 << QSPI_CCR_MODE_Pos)
#define QSPI_CCR_SIOO_Pos			28		// Send Instruction Only Once
#define QSPI_CCR_SIOO_Msk			(0x01 << QSPI_CCR_SIOO_Pos)
#define QSPI_CCR_FRCM_Pos			29		// Free run clock mode, continuously output the clock for test and calibration purposes
#define QSPI_CCR_FRCM_Msk			(0x01 << QSPI_CCR_FRCM_Pos)

#define QSPI_CACHE_CLR_Pos			0
#define QSPI_CACHE_CLR_Msk			(0x01 << QSPI_CACHE_CLR_Pos)
#define QSPI_CACHE_ENA_Pos			4
#define QSPI_CACHE_ENA_Msk			(0x01 << QSPI_CACHE_ENA_Pos)




typedef struct {
    __IO uint32_t DMA_MEM_ADDR;
    
    __IO uint32_t BLK;                      // Block Size and Count
    
    __IO uint32_t ARG;                      // Argument
    
    __IO uint32_t CMD;                      // Command
    
    __IO uint32_t RESP[4];                  // Response
    
    __IO uint32_t DATA;
    
    __IO uint32_t STAT;
    
    __IO uint32_t CR1;
    
    __IO uint32_t CR2;
    
    __IO uint32_t IF;
    
    __IO uint32_t IM;						// Interrupt Mask (Interrupt Flag Enable)
    
    __IO uint32_t IE;						// Interrupt Enalbe
    
    __IO uint32_t CMD12ERR;					// Auto CMD12 error status
} SDIO_TypeDef;


#define SDIO_BLK_SIZE_Pos			0		// block size, 0x200 512 bytes, 0x400 1024 bytes
#define SDIO_BLK_SIZE_Msk			(0xFFF << SDIO_BLK_SIZE_Pos)
#define SDIO_BLK_COUNT_Pos			16		// block count, 0 Stop Transfer, 1 1 block, 2 2 block, ...
#define SDIO_BLK_COUNT_Msk			(0xFFF << SDIO_BLK_COUNT_Pos)

#define SDIO_CMD_DMAEN_Pos			0
#define SDIO_CMD_DMAEN_Msk			(0x01 << SDIO_CMD_DMAEN_Pos)
#define SDIO_CMD_BLKCNTEN_Pos		1
#define SDIO_CMD_BLKCNTEN_Msk		(0x01 << SDIO_CMD_BLKCNTEN_Pos)
#define SDIO_CMD_AUTOCMD12_Pos		2
#define SDIO_CMD_AUTOCMD12_Msk		(0x01 << SDIO_CMD_AUTOCMD12_Pos)
#define SDIO_CMD_DIRREAD_Pos		4       // 0 Write, Host to Card, 1 Read, Card to Host
#define SDIO_CMD_DIRREAD_Msk		(0x01 << SDIO_CMD_DIRREAD_Pos)
#define SDIO_CMD_MULTBLK_Pos		5       // 0 Single Block, 1 Multiple Block
#define SDIO_CMD_MULTBLK_Msk		(0x01 << SDIO_CMD_MULTBLK_Pos)
#define SDIO_CMD_RESPTYPE_Pos		16		// response type, 0 no response, 1 136-bit response, 2 48-bit response, 3 48-bit response, Busy after response
#define SDIO_CMD_RESPTYPE_Msk		(0x03 << SDIO_CMD_RESPTYPE_Pos)
#define SDIO_CMD_CRCCHECK_Pos		19		// Command CRC Check Enable
#define SDIO_CMD_CRCCHECK_Msk		(0x01 << SDIO_CMD_CRCCHECK_Pos)
#define SDIO_CMD_IDXCHECK_Pos		20		// Command Index Check Enable
#define SDIO_CMD_IDXCHECK_Msk		(0x01 << SDIO_CMD_IDXCHECK_Pos)
#define SDIO_CMD_HAVEDATA_Pos		21		// 0 No Data Present, 1 Data Present
#define SDIO_CMD_HAVEDATA_Msk		(0x01 << SDIO_CMD_HAVEDATA_Pos)
#define SDIO_CMD_CMDTYPE_Pos		22		// 0 NORMAL, 1 SUSPEND, 2 RESUME, 3 ABORT
#define SDIO_CMD_CMDTYPE_Msk		(0x03 << SDIO_CMD_CMDTYPE_Pos)
#define SDIO_CMD_CMDINDX_Pos		24		// Command Index, CMD0-63, ACMD0-63
#define SDIO_CMD_CMDINDX_Msk		(0x3F << SDIO_CMD_CMDINDX_Pos)

#define SDIO_CR1_4BIT_Pos			1		// 1 4 bit mode, 0 1 bit mode
#define SDIO_CR1_4BIT_Msk			(0x01 << SDIO_CR1_4BIT_Pos)
#define SDIO_CR1_8BIT_Pos			5		// 1 8 bit mode is selected, 0 8 bit mode is not selected
#define SDIO_CR1_8BIT_Msk			(0x01 << SDIO_CR1_8BIT_Pos)
#define SDIO_CR1_CDBIT_Pos			6		// 0 No Card, 1 Card Inserted
#define SDIO_CR1_CDBIT_Msk			(0x01 << SDIO_CR1_CDBIT_Pos)
#define SDIO_CR1_CDSRC_Pos			7		// Card Detect Source, 1 CR1.CDBIT bit, 0 SD_Detect pin
#define SDIO_CR1_CDSRC_Msk			(0x01 << SDIO_CR1_CDSRC_Pos)
#define SDIO_CR1_PWRON_Pos			8		// 1 Power on, 0 Power off
#define SDIO_CR1_PWRON_Msk			(0x01 << SDIO_CR1_PWRON_Pos)
#define SDIO_CR1_VOLT_Pos			9		// 7 3.3V, 6 3.0V, 5 1.8V
#define SDIO_CR1_VOLT_Msk			(0x07 << SDIO_CR1_VOLT_Pos)

#define SDIO_CR2_CLKEN_Pos			0		// Internal Clock Enable
#define SDIO_CR2_CLKEN_Msk			(0x01 << SDIO_CR2_CLKEN_Pos)
#define SDIO_CR2_CLKRDY_Pos			1		// Internal Clock Stable/Ready
#define SDIO_CR2_CLKRDY_Msk			(0x01 << SDIO_CR2_CLKRDY_Pos)
#define SDIO_CR2_SDCLKEN_Pos		2		// SDCLK Enable
#define SDIO_CR2_SDCLKEN_Msk		(0x01 << SDIO_CR2_SDCLKEN_Pos)
#define SDIO_CR2_SDCLKDIV_Pos		8		// SDCLK Frequency Div, 0x00 div1, 0x01 div2, 0x02 div4, 0x04 div8, 0x08, div16, ..., 0x80 div256
#define SDIO_CR2_SDCLKDIV_Msk		(0xFF << SDIO_CR2_SDCLKDIV_Pos)
#define SDIO_CR2_TIMEOUT_Pos		16		// 0 TMCLK*2^13, 1 TMCLK*2^14, ..., 14 TMCLK*2^27
#define SDIO_CR2_TIMEOUT_Msk		(0x0F << SDIO_CR2_TIMEOUT_Pos)
#define SDIO_CR2_RSTALL_Pos			24		// Software Reset for All
#define SDIO_CR2_RSTALL_Msk			(0x01 << SDIO_CR2_RSTALL_Pos)
#define SDIO_CR2_RSTCMD_Pos			25		// Software Reset for CMD Line
#define SDIO_CR2_RSTCMD_Msk			(0x01 << SDIO_CR2_RSTCMD_Pos)
#define SDIO_CR2_RSTDAT_Pos			26		// Software Reset for DAT Line
#define SDIO_CR2_RSTDAT_Msk			(0x01 << SDIO_CR2_RSTDAT_Pos)

#define SDIO_IF_CMDDONE_Pos			0
#define SDIO_IF_CMDDONE_Msk			(0x01 << SDIO_IF_CMDDONE_Pos)
#define SDIO_IF_TRXDONE_Pos			1
#define SDIO_IF_TRXDONE_Msk			(0x01 << SDIO_IF_TRXDONE_Pos)
#define SDIO_IF_BLKGAP_Pos			2
#define SDIO_IF_BLKGAP_Msk			(0x01 << SDIO_IF_BLKGAP_Pos)
#define SDIO_IF_DMADONE_Pos			3
#define SDIO_IF_DMADONE_Msk			(0x01 << SDIO_IF_DMADONE_Pos)
#define SDIO_IF_BUFWRRDY_Pos		4
#define SDIO_IF_BUFWRRDY_Msk		(0x01 << SDIO_IF_BUFWRRDY_Pos)
#define SDIO_IF_BUFRDRDY_Pos		5
#define SDIO_IF_BUFRDRDY_Msk		(0x01 << SDIO_IF_BUFRDRDY_Pos)
#define SDIO_IF_CARDINSR_Pos		6
#define SDIO_IF_CARDINSR_Msk		(0x01 << SDIO_IF_CARDINSR_Pos)
#define SDIO_IF_CARDRMOV_Pos		7
#define SDIO_IF_CARDRMOV_Msk		(0x01 << SDIO_IF_CARDRMOV_Pos)
#define SDIO_IF_CARD_Pos			8
#define SDIO_IF_CARD_Msk			(0x01 << SDIO_IF_CARD_Pos)
#define SDIO_IF_ERROR_Pos			15
#define SDIO_IF_ERROR_Msk			(0x01 << SDIO_IF_ERROR_Pos)
#define SDIO_IF_CMDTIMEOUT_Pos		16
#define SDIO_IF_CMDTIMEOUT_Msk		(0x01 << SDIO_IF_CMDTIMEOUT_Pos)
#define SDIO_IF_CMDCRCERR_Pos		17
#define SDIO_IF_CMDCRCERR_Msk		(0x01 << SDIO_IF_CMDCRCERR_Pos)
#define SDIO_IF_CMDENDERR_Pos		18
#define SDIO_IF_CMDENDERR_Msk		(0x01 << SDIO_IF_CMDENDCERR_Pos)
#define SDIO_IF_CMDIDXERR_Pos		19
#define SDIO_IF_CMDIDXERR_Msk		(0x01 << SDIO_IF_CMDIDXCERR_Pos)
#define SDIO_IF_DATTIMEOUT_Pos		20
#define SDIO_IF_DATTIMEOUT_Msk		(0x01 << SDIO_IF_DATTIMEOUT_Pos)
#define SDIO_IF_DATCRCERR_Pos		21
#define SDIO_IF_DATCRCERR_Msk		(0x01 << SDIO_IF_DATCRCERR_Pos)
#define SDIO_IF_DATENDERR_Pos		22
#define SDIO_IF_DATENDERR_Msk		(0x01 << SDIO_IF_DATENDCERR_Pos)
#define SDIO_IF_CURLIMERR_Pos		23
#define SDIO_IF_CURLIMERR_Msk		(0x01 << SDIO_IF_CURLIMERR_Pos)
#define SDIO_IF_CMD12ERR_Pos		24
#define SDIO_IF_CMD12ERR_Msk		(0x01 << SDIO_IF_CMD12ERR_Pos)
#define SDIO_IF_DMAERR_Pos			25
#define SDIO_IF_DMAERR_Msk			(0x01 << SDIO_IF_DMAERR_Pos)
#define SDIO_IF_RESPERR_Pos			28
#define SDIO_IF_RESPERR_Msk			(0x01 << SDIO_IF_RESPERR_Pos)

#define SDIO_IE_CMDDONE_Pos			0		// Command Complete Status Enable
#define SDIO_IE_CMDDONE_Msk			(0x01 << SDIO_IE_CMDDONE_Pos)
#define SDIO_IE_TRXDONE_Pos			1		// Transfer Complete Status Enable
#define SDIO_IE_TRXDONE_Msk			(0x01 << SDIO_IE_TRXDONE_Pos)
#define SDIO_IE_BLKGAP_Pos			2		// Block Gap Event Status Enable
#define SDIO_IE_BLKGAP_Msk			(0x01 << SDIO_IE_BLKGAP_Pos)
#define SDIO_IE_DMADONE_Pos			3		// DMA Interrupt Status Enable
#define SDIO_IE_DMADONE_Msk			(0x01 << SDIO_IE_DMADONE_Pos)
#define SDIO_IE_BUFWRRDY_Pos		4		// Buffer Write Ready Status Enable
#define SDIO_IE_BUFWRRDY_Msk		(0x01 << SDIO_IE_BUFWRRDY_Pos)
#define SDIO_IE_BUFRDRDY_Pos		5		// Buffer Read Ready Status Enable
#define SDIO_IE_BUFRDRDY_Msk		(0x01 << SDIO_IE_BUFRDRDY_Pos)
#define SDIO_IE_CARDINSR_Pos		6		// Card Insertion Status Enable
#define SDIO_IE_CARDINSR_Msk		(0x01 << SDIO_IE_CARDINSR_Pos)
#define SDIO_IE_CARDRMOV_Pos		7		// Card Removal Status Enable
#define SDIO_IE_CARDRMOV_Msk		(0x01 << SDIO_IE_CARDRMOV_Pos)
#define SDIO_IE_CARD_Pos			8
#define SDIO_IE_CARD_Msk			(0x01 << SDIO_IE_CARD_Pos)
#define SDIO_IE_CMDTIMEOUT_Pos		16		// Command Timeout Error Status Enable
#define SDIO_IE_CMDTIMEOUT_Msk		(0x01 << SDIO_IE_CMDTIMEOUT_Pos)
#define SDIO_IE_CMDCRCERR_Pos		17		// Command CRC Error Status Enable
#define SDIO_IE_CMDCRCERR_Msk		(0x01 << SDIO_IE_CMDCRCERR_Pos)
#define SDIO_IE_CMDENDERR_Pos		18		// Command End Bit Error Status Enable
#define SDIO_IE_CMDENDERR_Msk		(0x01 << SDIO_IE_CMDENDCERR_Pos)
#define SDIO_IE_CMDIDXERR_Pos		19		// Command Index Error Status Enable
#define SDIO_IE_CMDIDXERR_Msk		(0x01 << SDIO_IE_CMDIDXCERR_Pos)
#define SDIO_IE_DATTIMEOUT_Pos		20		// Data Timeout Error Status Enable
#define SDIO_IE_DATTIMEOUT_Msk		(0x01 << SDIO_IE_DATTIMEOUT_Pos)
#define SDIO_IE_DATCRCERR_Pos		21		// Data CRC Error Status Enable
#define SDIO_IE_DATCRCERR_Msk		(0x01 << SDIO_IE_DATCRCERR_Pos)
#define SDIO_IE_DATENDERR_Pos		22		// Data End Bit Error Status Enable
#define SDIO_IE_DATENDERR_Msk		(0x01 << SDIO_IE_DATENDCERR_Pos)
#define SDIO_IE_CURLIMERR_Pos		23		// Current Limit Error Status Enable
#define SDIO_IE_CURLIMERR_Msk		(0x01 << SDIO_IE_CURLIMERR_Pos)
#define SDIO_IE_CMD12ERR_Pos		24		// Auto CMD12 Error Status Enable
#define SDIO_IE_CMD12ERR_Msk		(0x01 << SDIO_IE_CMD12ERR_Pos)
#define SDIO_IE_DMAERR_Pos			25		// ADMA Error Status Enable
#define SDIO_IE_DMAERR_Msk			(0x01 << SDIO_IE_DMAERR_Pos)
#define SDIO_IE_RESPERR_Pos			28		// Target Response Error Status Enable
#define SDIO_IE_RESPERR_Msk			(0x01 << SDIO_IE_RESPERR_Pos)

#define SDIO_IM_CMDDONE_Pos			0
#define SDIO_IM_CMDDONE_Msk			(0x01 << SDIO_IM_CMDDONE_Pos)
#define SDIO_IM_TRXDONE_Pos			1
#define SDIO_IM_TRXDONE_Msk			(0x01 << SDIO_IM_TRXDONE_Pos)
#define SDIO_IM_BLKGAP_Pos			2
#define SDIO_IM_BLKGAP_Msk			(0x01 << SDIO_IM_BLKGAP_Pos)
#define SDIO_IM_DMADONE_Pos			3
#define SDIO_IM_DMADONE_Msk			(0x01 << SDIO_IM_DMADONE_Pos)
#define SDIO_IM_BUFWRRDY_Pos		4
#define SDIO_IM_BUFWRRDY_Msk		(0x01 << SDIO_IM_BUFWRRDY_Pos)
#define SDIO_IM_BUFRDRDY_Pos		5
#define SDIO_IM_BUFRDRDY_Msk		(0x01 << SDIO_IM_BUFRDRDY_Pos)
#define SDIO_IM_CARDINSR_Pos		6
#define SDIO_IM_CARDINSR_Msk		(0x01 << SDIO_IM_CARDINSR_Pos)
#define SDIO_IM_CARDRMOV_Pos		7
#define SDIO_IM_CARDRMOV_Msk		(0x01 << SDIO_IM_CARDRMOV_Pos)
#define SDIO_IM_CARD_Pos			8
#define SDIO_IM_CARD_Msk			(0x01 << SDIO_IM_CARD_Pos)
#define SDIO_IM_CMDTIMEOUT_Pos		16
#define SDIO_IM_CMDTIMEOUT_Msk		(0x01 << SDIO_IM_CMDTIMEOUT_Pos)
#define SDIO_IM_CMDCRCERR_Pos		17
#define SDIO_IM_CMDCRCERR_Msk		(0x01 << SDIO_IM_CMDCRCERR_Pos)
#define SDIO_IM_CMDENDERR_Pos		18
#define SDIO_IM_CMDENDERR_Msk		(0x01 << SDIO_IM_CMDENDCERR_Pos)
#define SDIO_IM_CMDIDXERR_Pos		19
#define SDIO_IM_CMDIDXERR_Msk		(0x01 << SDIO_IM_CMDIDXCERR_Pos)
#define SDIO_IM_DATTIMEOUT_Pos		20
#define SDIO_IM_DATTIMEOUT_Msk		(0x01 << SDIO_IM_DATTIMEOUT_Pos)
#define SDIO_IM_DATCRCERR_Pos		21
#define SDIO_IM_DATCRCERR_Msk		(0x01 << SDIO_IM_DATCRCERR_Pos)
#define SDIO_IM_DATENDERR_Pos		22
#define SDIO_IM_DATENDERR_Msk		(0x01 << SDIO_IM_DATENDCERR_Pos)
#define SDIO_IM_CURLIMERR_Pos		23
#define SDIO_IM_CURLIMERR_Msk		(0x01 << SDIO_IM_CURLIMERR_Pos)
#define SDIO_IM_CMD12ERR_Pos		24
#define SDIO_IM_CMD12ERR_Msk		(0x01 << SDIO_IM_CMD12ERR_Pos)
#define SDIO_IM_DMAERR_Pos			25
#define SDIO_IM_DMAERR_Msk			(0x01 << SDIO_IM_DMAERR_Pos)
#define SDIO_IM_RESPERR_Pos			28
#define SDIO_IM_RESPERR_Msk			(0x01 << SDIO_IM_RESPERR_Pos)

#define SDIO_CMD12ERR_NE_Pos		0		// Auto CMD12 not Executed
#define SDIO_CMD12ERR_NE_Msk		(0x01 << SDIO_CMD12ERR_NE_Pos)
#define SDIO_CMD12ERR_TO_Pos		1		// Auto CMD12 Timeout Error
#define SDIO_CMD12ERR_TO_Msk		(0x01 << SDIO_CMD12ERR_TO_Pos)
#define SDIO_CMD12ERR_CRC_Pos		2		// Auto CMD12 CRC Error
#define SDIO_CMD12ERR_CRC_Msk		(0x01 << SDIO_CMD12ERR_CRC_Pos)
#define SDIO_CMD12ERR_END_Pos		3		// Auto CMD12 End Bit Error
#define SDIO_CMD12ERR_END_Msk		(0x01 << SDIO_CMD12ERR_END_Pos)
#define SDIO_CMD12ERR_INDEX_Pos		4		// Auto CMD12 Index Error
#define SDIO_CMD12ERR_INDEX_Msk		(0x01 << SDIO_CMD12ERR_INDEX_Pos)




#ifndef PSRAM_XCCELA

typedef struct {
	__IO uint32_t CSR;
	
	__IO uint32_t TR;						// timing register
	
	__I  uint32_t IR;						// ID Register read from HyperRAM
	
	__IO uint32_t CR0;						// Configuration Register 0 what will be written to HyperRAM
	
	__IO uint32_t CR1;						// Configuration Register 1 what will be written to HyperRAM
	
	__IO uint32_t INITTR;					// tVCS, VCC > VCCmin and RESET# High to device access allowed time in us
	
	__IO uint32_t RSTTR;					// reset timing register
	
	__IO uint32_t SLPTR;					// sleep timing register
	
	__IO uint32_t PWDNTR;					// power-down timing register
	
	__IO uint32_t TR1US;					// the number of clock cycles in 1uS at the current frequency
} PSRAMC_TypeDef;							// PSRAM Controller


#define PSRAMC_CSR_ROWSZ_Pos		0		// row size, 0 1kbyte, 1 2kbyte, 2 4kbyte, 3 8kbyte
#define PSRAMC_CSR_ROWSZ_Msk		(0x03 << PSRAMC_CSR_ROWSZ_Pos)
#define PSRAMC_CSR_BUS16b_Pos		2		// 0 8-bit bus, 1 16-bit bus
#define PSRAMC_CSR_BUS16b_Msk		(0x01 << PSRAMC_CSR_BUS16b_Pos)
#define PSRAMC_CSR_BUFLEN_Pos		22		// buffer length, 0 8-byte, 1 16-byte, 2 32-byte, 3 64-byte
#define PSRAMC_CSR_BUFLEN_Msk		(0x03 << PSRAMC_CSR_BUFLEN_Pos)
#define PSRAMC_CSR_WRBUSY_Pos		24		// write busy
#define PSRAMC_CSR_WRBUSY_Msk		(0x01 << PSRAMC_CSR_WRBUSY_Pos)
#define PSRAMC_CSR_RDBUSY_Pos		25		// read busy
#define PSRAMC_CSR_RDBUSY_Msk		(0x01 << PSRAMC_CSR_RDBUSY_Pos)
#define PSRAMC_CSR_ISPWDN_Pos		26		// is in power-down?
#define PSRAMC_CSR_ISPWDN_Msk		(0x01 << PSRAMC_CSR_ISPWDN_Pos)
#define PSRAMC_CSR_ISSLEEP_Pos		27		// is in sleep?
#define PSRAMC_CSR_ISSLEEP_Msk		(0x01 << PSRAMC_CSR_ISSLEEP_Pos)
#define PSRAMC_CSR_INITDONE_Pos		28		// init done?
#define PSRAMC_CSR_INITDONE_Msk		(0x01 << PSRAMC_CSR_INITDONE_Pos)
#define PSRAMC_CSR_ERROR_Pos		31		// read timeout
#define PSRAMC_CSR_ERROR_Msk		(0x01u<< PSRAMC_CSR_ERROR_Pos)

#define PSRAMC_TR_CSM_Pos			0		// tCSM, Chip Select Maximum Low Time in us
#define PSRAMC_TR_CSM_Msk			(0xFF << PSRAMC_TR_CSM_Pos)
#define PSRAMC_TR_RWR_Pos			8		// tRWR, HyperRAM Read-Write Recovery Time in tHCLK
#define PSRAMC_TR_RWR_Msk			(0xFF << PSRAMC_TR_RWR_Pos)
#define PSRAMC_TR_ACC_Pos			16		// tACC, HyperRAM Read Initial Access Time in tHCLK
#define PSRAMC_TR_ACC_Msk			(0xFF << PSRAMC_TR_ACC_Pos)

#define PSRAMC_IR_ID0_Pos			0		// Device ID0
#define PSRAMC_IR_ID0_Msk			(0xFFFF<< PSRAMC_IR_ID0_Pos)
#define PSRAMC_IR_ID1_Pos			16		// Device ID1
#define PSRAMC_IR_ID1_Msk			(0xFFFF<< PSRAMC_IR_ID1_Pos)

#define PSRAMC_CR0_BurstLen_Pos		0		// Burst Length, 1 64-byte, 2 16-byte, 3 32-byte
#define PSRAMC_CR0_BurstLen_Msk		(0x03 << PSRAMC_CR0_BurstLen_Pos)
#define PSRAMC_CR0_HybridBurst_Pos	2		// Hybrid Burst Enable, can only be 1
#define PSRAMC_CR0_HybridBurst_Msk	(0x01 << PSRAMC_CR0_HybridBurst_Pos)
#define PSRAMC_CR0_FixLatency_Pos	3		// Fixed Latency Enable, 0 Variable Latency depending on RWDS during CA cycles, 1 Fixed 2 times Initial Latency
#define PSRAMC_CR0_FixLatency_Msk	(0x01 << PSRAMC_CR0_FixLatency_Pos)
#define PSRAMC_CR0_InitLatency_Pos	4		// Initial Latency
#define PSRAMC_CR0_InitLatency_Msk	(0x0F << PSRAMC_CR0_InitLatency_Pos)
#define PSRAMC_CR0_MustAllBe1_Pos	8
#define PSRAMC_CR0_MustAllBe1_Msk	(0x0F << PSRAMC_CR0_MustAllBe1_Pos)
#define PSRAMC_CR0_PowerDown_Pos	15		// 1 Normal operation, 0 Writing 0 causes the device to enter Deep Power Down
#define PSRAMC_CR0_PowerDown_Msk	(0x01 << PSRAMC_CR0_PowerDown_Pos)

#define PSRAMC_CR1_RefInterval_Pos	0		// Refresh Interval, 1 4us
#define PSRAMC_CR1_RefInterval_Msk	(0x03 << PSRAMC_CR1_RefInterval_Pos)
#define PSRAMC_CR1_PartialRef_Pos	2		// Partial Array Refresh, 0 Full Array
#define PSRAMC_CR1_PartialRef_Msk	(0x07 << PSRAMC_CR1_PartialRef_Pos)
#define PSRAMC_CR1_Sleep_Pos		5		// 0 Normal operation, 1 Writing 1 to causes the device to enter Sleep State
#define PSRAMC_CR1_Sleep_Msk		(0x01 << PSRAMC_CR1_Sleep_Pos)
#define PSRAMC_CR1_ClockType_Pos	6		// 0 Differential - CK#, CK, 1 Single Ended - CK
#define PSRAMC_CR1_ClockType_Msk	(0x01 << PSRAMC_CR1_ClockType_Pos)
#define PSRAMC_CR1_MustAllBe1_Pos	7		// All bits must be 1
#define PSRAMC_CR1_MustAllBe1_Msk	(0x1FF<< PSRAMC_CR1_MustAllBe1_Pos)

#define PSRAMC_RSTTR_RPH_Pos		0		// tRPH, RESET# Low to CS# Low time in tHCLK
#define PSRAMC_RSTTR_RPH_Msk		(0xFFFF<< PSRAMC_RSTTR_RPH_Pos)
#define PSRAMC_RSTTR_RH_Pos			16		// tRH, RESET# High to CS# Low time in tHCLK
#define PSRAMC_RSTTR_RH_Msk			(0xFF << PSRAMC_RSTTR_RH_Pos)
#define PSRAMC_RSTTR_RP_Pos			24		// tRP, RESET# Pulse Width in tHCLK
#define PSRAMC_RSTTR_RP_Msk			(0xFF << PSRAMC_RSTTR_RP_Pos)

#define PSRAMC_SLPTR_EXTHS_Pos		0		// tEXTHS, CS# Exit Hybrid Sleep to Standby wakeup time in us
#define PSRAMC_SLPTR_EXTHS_Msk		(0xFFFF<< PSRAMC_SLPTR_EXTHS_Pos)
#define PSRAMC_SLPTR_CSHS_Pos		16		// tCSHS, CS# Pulse Width to Exit Hybrid Sleep in tHCLK
#define PSRAMC_SLPTR_CSHS_Msk		(0xFF << PSRAMC_SLPTR_CSHS_Pos)
#define PSRAMC_SLPTR_HSIN_Pos		24		// tHSIN, Hybrid Sleep CR1[5]=1 register write to Hybrid Sleep power level time in us
#define PSRAMC_SLPTR_HSIN_Msk		(0xFF << PSRAMC_SLPTR_HSIN_Pos)

#define PSRAMC_PWDNTR_EXTDPD_Pos	0		// tEXTDPD, CS# Exit Deep Power Down to Standby wakeup time in us
#define PSRAMC_PWDNTR_EXTDPD_Msk	(0xFFFF<< PSRAMC_PWDNTR_EXTDPD_Pos)
#define PSRAMC_PWDNTR_CSDPD_Pos		16		// tCSDPD, CS# Pulse Width to Exit Deep Power Down in tHCLK
#define PSRAMC_PWDNTR_CSDPD_Msk		(0xFF << PSRAMC_PWDNTR_CSDPD_Pos)
#define PSRAMC_PWDNTR_DPDIN_Pos		24		// tDPDIN, Deep Power Down CR0[15]=0 register write to DPD power level in us
#define PSRAMC_PWDNTR_DPDIN_Msk		(0xFF << PSRAMC_PWDNTR_DPDIN_Pos)

#else

typedef struct {
    __IO uint32_t CSR;
	
	__IO uint32_t TR;						// timing register
	
	__I  uint32_t IR01;						// ID Register read from PSRAM
	
	__I  uint32_t IR23;
	
	__I  uint32_t IR48;
	
	__IO uint32_t SLPCR;					//  0xF0   0xC0 
	
	__IO uint32_t INITTR;					// tPU, Device Initialization in us
	
	__IO uint32_t RSTTR;					// reset timing register
	
	__IO uint32_t SLPTR;					// sleep timing register
	
	__IO uint32_t PWDNTR;					// power-down timing register
	
	__IO uint32_t MR0;						// Configuration Register 0 what will be written to PSRAM
	
	__IO uint32_t MR4;						// Configuration Register 1 what will be written to PSRAM
	
	__IO uint32_t MR8;
	
	__IO uint32_t TR1US;					// the number of clock cycles in 1uS at the current frequency
} PSRAMC_TypeDef;


#define PSRAMC_CSR_ROWSZ_Pos		0		// row size, 0 512-byte, 1 1kbyte, 2 2kbyte, 3 4kbyte
#define PSRAMC_CSR_ROWSZ_Msk		(0x03 << PSRAMC_CSR_ROWSZ_Pos)
#define PSRAMC_CSR_MODE_Pos			2		// 0 default mode, 2 extended mode, 3 standard mode. TR.CEM, SLPTR.CSHS unit is HCLK (when MODE == 0) or us (when MODE == 2/3)
#define PSRAMC_CSR_MODE_Msk			(0x03 << PSRAMC_CSR_MODE_Pos)
#define PSRAMC_CSR_RESET_Pos		16
#define PSRAMC_CSR_RESET_Msk		(0x01 << PSRAMC_CSR_RESET_Pos)
#define PSRAMC_CSR_IRREN_Pos		18		// IR read enable
#define PSRAMC_CSR_IRREN_Msk		(0x01 << PSRAMC_CSR_IRREN_Pos)
#define PSRAMC_CSR_WRBUSY_Pos		20		// write busy
#define PSRAMC_CSR_WRBUSY_Msk		(0x01 << PSRAMC_CSR_WRBUSY_Pos)
#define PSRAMC_CSR_ISPWDN_Pos		21		// is in power-down?
#define PSRAMC_CSR_ISPWDN_Msk		(0x01 << PSRAMC_CSR_ISPWDN_Pos)
#define PSRAMC_CSR_ISSLEEP_Pos		22		// is in sleep?
#define PSRAMC_CSR_ISSLEEP_Msk		(0x01 << PSRAMC_CSR_ISSLEEP_Pos)
#define PSRAMC_CSR_INITDONE_Pos		23		// init done?
#define PSRAMC_CSR_INITDONE_Msk		(0x01 << PSRAMC_CSR_INITDONE_Pos)
#define PSRAMC_CSR_CKEDGE_Pos		24
#define PSRAMC_CSR_CKEDGE_Msk		(0x01 << PSRAMC_CSR_CKEDGE_Pos)
#define PSRAMC_CSR_RDBUSY_Pos		25		// read busy
#define PSRAMC_CSR_RDBUSY_Msk		(0x01 << PSRAMC_CSR_RDBUSY_Pos)
#define PSRAMC_CSR_DQSDLY_Pos		26		// After Cmd/Addr sent, how many cycles waiting before detect DQS signal
#define PSRAMC_CSR_DQSDLY_Msk		(0x07 << PSRAMC_CSR_DQSDLY_Pos)

#define PSRAMC_TR_CPH_Pos			8		// tCPH, CE# HIGH between subsequent burst operations in tHCLK
#define PSRAMC_TR_CPH_Msk			(0xFF << PSRAMC_TR_CPH_Pos)
#define PSRAMC_TR_CEM_Pos			16		// tCEM, CE# low pulse width in tHCLK
#define PSRAMC_TR_CEM_Msk			(0xFF << PSRAMC_TR_CEM_Pos)
#define PSRAMC_TR_RC_Pos			24		// tRC, Write/Read Cycle in tHCLK
#define PSRAMC_TR_RC_Msk			(0xFFu<< PSRAMC_TR_RC_Pos)

#define PSRAMC_RSTTR_RPH_Pos		0		// tRPH, RESET# Low to CS# Low time in us
#define PSRAMC_RSTTR_RPH_Msk		(0xFFFF<< PSRAMC_RSTTR_RPH_Pos)
#define PSRAMC_RSTTR_RST_Pos		16		// tRST, RESET# High to CS# Low time in us
#define PSRAMC_RSTTR_RST_Msk		(0xFF << PSRAMC_RSTTR_RST_Pos)
#define PSRAMC_RSTTR_RP_Pos			24		// tRP, RESET# low pulse width in us
#define PSRAMC_RSTTR_RP_Msk			(0xFF << PSRAMC_RSTTR_RP_Pos)

#define PSRAMC_SLPTR_EXTHS_Pos		0		// tEXTHS, CS# Exit Hybrid Sleep to Standby wakeup time in us
#define PSRAMC_SLPTR_EXTHS_Msk		(0xFFFF<< PSRAMC_SLPTR_EXTHS_Pos)
#define PSRAMC_SLPTR_CSHS_Pos		16		// tCSHS, CS# Pulse Width to Exit Hybrid Sleep in tHCLK
#define PSRAMC_SLPTR_CSHS_Msk		(0xFF << PSRAMC_SLPTR_CSHS_Pos)
#define PSRAMC_SLPTR_HSIN_Pos		24		// tHSIN, Hybrid Sleep CR1[5]=1 register write to Hybrid Sleep power level time in us
#define PSRAMC_SLPTR_HSIN_Msk		(0xFFu<< PSRAMC_SLPTR_HSIN_Pos)

#define PSRAMC_PWDNTR_EXTDPD_Pos	0		// tEXTDPD, CS# Exit Deep Power Down to Standby wakeup time in us
#define PSRAMC_PWDNTR_EXTDPD_Msk	(0xFF << PSRAMC_PWDNTR_EXTDPD_Pos)
#define PSRAMC_PWDNTR_CSDPD_Pos		8		// tCSDPD, CS# Pulse Width to Exit Deep Power Down in tHCLK
#define PSRAMC_PWDNTR_CSDPD_Msk		(0xFF << PSRAMC_PWDNTR_CSDPD_Pos)
#define PSRAMC_PWDNTR_DPDIN_Pos		16		// tDPDIN, Deep Power Down CR0[15]=0 register write to DPD power level in us
#define PSRAMC_PWDNTR_DPDIN_Msk		(0xFFFFu<< PSRAMC_PWDNTR_DPDIN_Pos)

#define PSRAMC_MR0_DRVST_Pos		0		// 
#define PSRAMC_MR0_DRVST_Msk		(0x03 << PSRAMC_MR0_DRVST_Pos)
#define PSRAMC_MR0_RDLatency_Pos	2
#define PSRAMC_MR0_RDLatency_Msk	(0x07 << PSRAMC_MR0_RDLatency_Pos)
#define PSRAMC_MR0_FixLatency_Pos	5		// Fixed Latency Enable, 0 Variable Latency depending on RWDS during CA cycles, 1 Fixed 2 times Initial Latency
#define PSRAMC_MR0_FixLatency_Msk	(0x01 << PSRAMC_MR0_FixLatency_Pos)

#define PSRAMC_MR4_PartialRef_Pos	0		// Partial Array Refresh, 0 Full Array
#define PSRAMC_MR4_PartialRef_Msk	(0x07 << PSRAMC_MR4_PartialRef_Pos)
#define PSRAMC_MR4_FastRef_Pos		3		// 0  1 
#define PSRAMC_MR4_FastRef_Msk		(0x01 << PSRAMC_MR4_FastRef_Pos)
#define PSRAMC_MR4_WRLatency_Pos	5
#define PSRAMC_MR4_WRLatency_Msk	(0x07 << PSRAMC_MR4_WRLatency_Pos)

#define PSRAMC_MR8_BurstType_Pos	0		// Burst Type
#define PSRAMC_MR8_BurstType_Msk	(0x07 << PSRAMC_MR8_BurstType_Pos)
#define PSRAMC_MR8_BUS16b_Pos		6		// Bus Width
#define PSRAMC_MR8_BUS16b_Msk		(0x01 << PSRAMC_MR8_BUS16b_Pos)

#endif




typedef struct {
	__IO uint32_t IF;
	
	__IO uint32_t IE;
	
	__IO uint32_t OUTCR;
    
    __IO uint32_t START;
    
    __IO uint32_t RESERVED;
    
    __IO uint32_t CR;
	    
    __IO uint32_t CRH0;
	
	__IO uint32_t CRH1;
		
	__IO uint32_t CRV0;
	
	__IO uint32_t CRV1;
	
	__IO uint32_t BGC;						// Background color
	
		 uint32_t RESERVED2[5];
	
	struct {
		__IO uint32_t LCR;					// Layer Control Register
		
		__IO uint32_t WHP;					// Window Horizon Position
		
		__IO uint32_t WVP;					// Window Vertical Position
		
		__IO uint32_t ADDR;					// display data Address
		
		__IO uint32_t LLEN;					// display data Line Length
		
		__IO uint32_t CK;					// Color Key
		
			 uint32_t RESERVED3[10];
	} L[1];									// Layer
	
		 uint32_t RESERVED4[32];
	
	__IO uint32_t MPUCR;
	
	union {
		__IO uint8_t  MPUIRB;
		
		__IO uint16_t MPUIRH;
		
		__IO uint32_t RESERVED5;
	};
	
	union {
		__IO uint8_t  MPUDRB;
		
		__IO uint16_t MPUDRH;
		
		__IO uint32_t RESERVED6;
	};
} LCD_TypeDef;


#define LCD_IF_DONE_Pos				0		// frame transfer done interrupt flag, write 1 to clear
#define LCD_IF_DONE_Msk				(0x01 << LCD_IF_DONE_Pos)
#define LCD_IF_PART_Pos				1		// partial frame transfer done interrupt flag, write 1 to clear
#define LCD_IF_PART_Msk				(0x01 << LCD_IF_PART_Pos)

#define LCD_IE_DONE_Pos				0
#define LCD_IE_DONE_Msk				(0x01 << LCD_IE_DONE_Pos)
#define LCD_IE_PART_Pos				1
#define LCD_IE_PART_Msk				(0x01 << LCD_IE_PART_Pos)

#define LCD_OUTCR_BYTE0_Pos			0		// LCD_DATA[ 7: 0] output color component: 0 Blue   1 Green   2 Red
#define LCD_OUTCR_BYTE0_Msk			(0x03 << LCD_OUTCR_BYTE0_Pos)
#define LCD_OUTCR_BYTE0INV_Pos		2		// LCD_DATA[ 7: 0] output bit order inverse
#define LCD_OUTCR_BYTE0INV_Msk		(0x01 << LCD_OUTCR_BYTE0INV_Pos)
#define LCD_OUTCR_BYTE1_Pos			4		// LCD_DATA[15: 8] output color component: 0 Green   1 Red   2 Blue
#define LCD_OUTCR_BYTE1_Msk			(0x03 << LCD_OUTCR_BYTE1_Pos)
#define LCD_OUTCR_BYTE1INV_Pos		6		// LCD_DATA[15: 8] output bit order inverse
#define LCD_OUTCR_BYTE1INV_Msk		(0x01 << LCD_OUTCR_BYTE1INV_Pos)
#define LCD_OUTCR_BYTE2_Pos			8		// LCD_DATA[23:16] output color component: 0 Red   1 Blue   2 Green
#define LCD_OUTCR_BYTE2_Msk			(0x03 << LCD_OUTCR_BYTE2_Pos)
#define LCD_OUTCR_BYTE2INV_Pos		10		// LCD_DATA[23:16] output bit order inverse
#define LCD_OUTCR_BYTE2INV_Msk		(0x01 << LCD_OUTCR_BYTE2INV_Pos)

#define LCD_START_GO_Pos			1		// Write 1 Starts data transmission and automatically clears after transmission ends
#define LCD_START_GO_Msk			(0x01 << LCD_START_GO_Pos)

#define LCD_CR_CLKDIV_Pos			0      	// clock divider, 0 div2, 1 div3, ...
#define LCD_CR_CLKDIV_Msk			(0x3F << LCD_CR_CLKDIV_Pos)
#define LCD_CR_CLKINV_Pos			6      	// DOTCLK invert, used for LCD that samples at falling edge of DOTCLK
#define LCD_CR_CLKINV_Msk			(0x01 << LCD_CR_CLKINV_Pos)
#define LCD_CR_CLKALW_Pos			7		// DOTCLK Always, 0 DOTCLK keep at high level when idle
#define LCD_CR_CLKALW_Msk			(0x01 << LCD_CR_CLKALW_Pos)
#define LCD_CR_BURSTLEN_Pos			8		// Burst Length, 0 Single, 1 Burst INCR4, 2 Burst INCR8, 3 Burst INCR16
#define LCD_CR_BURSTLEN_Msk			(0x03 << LCD_CR_BURSTLEN_Pos)
#define LCD_CR_PARTSIZE_Pos			11		// size used to generate partial frame interrupt, 0 no partial frame interrupt, 1 1/4 frame, 2 2/4 frame, 3 3/4 frame
#define LCD_CR_PARTSIZE_Msk			(0x03 << LCD_CR_PARTSIZE_Pos)
#define LCD_CR_AUTORESTA_Pos		13		// Auto Restart
#define LCD_CR_AUTORESTA_Msk		(0x01 << LCD_CR_AUTORESTA_Pos)
#define LCD_CR_IMMRELOAD_Pos		14		// Immediate Reload, Immediately loads the value of the layer configuration register into the layer working register
#define LCD_CR_IMMRELOAD_Msk		(0x01 << LCD_CR_IMMRELOAD_Pos)
#define LCD_CR_VBPRELOAD_Pos		15		// VBP Period Relaod
#define LCD_CR_VBPRELOAD_Msk		(0x01 << LCD_CR_VBPRELOAD_Pos)
#define LCD_CR_FORMAT_Pos			16		// 0 RGB565, 1 RGB888
#define LCD_CR_FORMAT_Msk			(0x01 << LCD_CR_FORMAT_Pos)
#define LCD_CR_MODE_Pos				17		// 0 RGB, 1 serial RGB, 2 16-bit MPU, 3 8-bit MPU
#define LCD_CR_MODE_Msk				(0x03 << LCD_CR_MODE_Pos)
#define LCD_CR_VSYNCINV_Pos			19		// 1 VSYNC invert
#define LCD_CR_VSYNCINV_Msk			(0x01 << LCD_CR_VSYNCINV_Pos)
#define LCD_CR_HSYNCINV_Pos			20		// 1 HSYNC invert
#define LCD_CR_HSYNCINV_Msk			(0x01 << LCD_CR_HSYNCINV_Pos)
#define LCD_CR_VS2HS_Pos			22		// 1 VSYNC and HSYNC valid at same PIXCLK edge, 0 VSYNC valid one PIXCLK earlier than HSYNC
#define LCD_CR_VS2HS_Msk			(0x01 << LCD_CR_VS2HS_Pos)
#define LCD_CR_MPU8MSB_Pos			23		// when 8-bit MPU mode, for 16-bit data access: 0 LSB, 1 MSB
#define LCD_CR_MPU8MSB_Msk			(0x01 << LCD_CR_MPU8MSB_Pos)
#define LCD_CR_MPUDMAMSB_Pos		24		// when MPU DMA mode, 0 low half word first, 1 high half word first
#define LCD_CR_MPUDMAMSB_Msk		(0x01 << LCD_CR_MPUDMAMSB_Pos)
#define LCD_CR_MPU8PIN_Pos			25		// when 8-bit MPU mode, 0 use LCD_B3-7 and LCD_G2-4 pin, 1 use LCD_G5-7 and LCD_R3-7 pin
#define LCD_CR_MPU8PIN_Msk			(0x01 << LCD_CR_MPU8PIN_Pos)

#define LCD_CRH0_HSW_Pos			0		// Hsync Width, Output HSYNC low for how many DOTCLK cycles. 0 indicates 1 cycle
#define LCD_CRH0_HSW_Msk			(0x1FF<< LCD_CRH0_HSW_Pos)
#define LCD_CRH0_HBP_Pos			10		// 0 indicates one DOTCLK period
#define LCD_CRH0_HBP_Msk			(0x1FF<< LCD_CRH0_HBP_Pos)
#define LCD_CRH0_HFP_Pos			20		// 0 indicates one DOTCLK period
#define LCD_CRH0_HFP_Msk			(0x1FF<< LCD_CRH0_HFP_Pos)

#define LCD_CRH1_PIX_Pos			0		// number of horizontal pixels. 0 indicates 1 and the maximum value is 8191
#define LCD_CRH1_PIX_Msk			(0x1FFF<< LCD_CRH1_PIX_Pos)

#define LCD_CRV0_VSW_Pos			0		//Vsync Width, Output VSYNC low level for how many line cycles, 0 indicates 1 cycle
#define LCD_CRV0_VSW_Msk			(0x1FF<< LCD_CRV0_VSW_Pos)
#define LCD_CRV0_VBP_Pos			10		// 0 indicates 1 horizontal row cycle
#define LCD_CRV0_VBP_Msk			(0x1FF<< LCD_CRV0_VBP_Pos)
#define LCD_CRV0_VFP_Pos			20		// 0 indicates 1 horizontal row cycle
#define LCD_CRV0_VFP_Msk			(0x1FF<< LCD_CRV0_VFP_Pos)

#define LCD_CRV1_PIX_Pos			0		// number of vertical pixels. 0 indicates 1, and the maximum value is 8191
#define LCD_CRV1_PIX_Msk			(0x1FFF<< LCD_CRV1_PIX_Pos)

#define LCD_LCR_ALPHA_Pos			0		// Alpha value of this layer
#define LCD_LCR_ALPHA_Msk			(0xFF << LCD_LCR_ALPHA_Pos)
#define LCD_LCR_EN_Pos				8		// Layer Enable
#define LCD_LCR_EN_Msk				(0x01 << LCD_LCR_EN_Pos)
#define LCD_LCR_CKEN_Pos			9		// Layer Color Key Enable
#define LCD_LCR_CKEN_Msk			(0x01 << LCD_LCR_CKEN_Pos)

#define LCD_WHP_STA_Pos				0		// Layer Window Horizontal start point
#define LCD_WHP_STA_Msk				(0x1FFF<< LCD_WHP_STA_Pos)
#define LCD_WHP_STP_Pos				16		// Layer Window Horizontal end point
#define LCD_WHP_STP_Msk				(0x1FFF<< LCD_WHP_STP_Pos)

#define LCD_WVP_STA_Pos				0		// Layer Window Vertical start point
#define LCD_WVP_STA_Msk				(0x1FFF<< LCD_WVP_STA_Pos)
#define LCD_WVP_STP_Pos				16		// Layer Window Vertical end point
#define LCD_WVP_STP_Msk				(0x1FFF<< LCD_WVP_STP_Pos)

#define LCD_MPUCR_RCS1_0_Pos		0		// for read, LCD_CS rising edge to falling edge delay
#define LCD_MPUCR_RCS1_0_Msk		(0x1F << LCD_MPUCR_RCS1_0_Pos)
#define LCD_MPUCR_RDHOLD_Pos		5		// LCD_RD Low level holding time
#define LCD_MPUCR_RDHOLD_Msk		(0x1F << LCD_MPUCR_RDHOLD_Pos)
#define LCD_MPUCR_WCS1_0_Pos		10		// for write, LCD_CS rising edge to falling edge delay
#define LCD_MPUCR_WCS1_0_Msk		(0x0F << LCD_MPUCR_WCS1_0_Pos)
#define LCD_MPUCR_WR1CS1_Pos		14		// LCD_WR rising edge to LCD_CS rising edge delay
#define LCD_MPUCR_WR1CS1_Msk		(0x03 << LCD_MPUCR_WR1CS1_Pos)
#define LCD_MPUCR_WRHOLD_Pos		16		// LCD_WR Low level holding time
#define LCD_MPUCR_WRHOLD_Msk		(0x0F << LCD_MPUCR_WRHOLD_Pos)
#define LCD_MPUCR_CS0WR0_Pos		20		// LCD_CS falling edge to LCD_WR falling edge delay
#define LCD_MPUCR_CS0WR0_Msk		(0x03 << LCD_MPUCR_CS0WR0_Pos)




typedef struct {
	__IO uint32_t IF;
	
	__IO uint32_t IE;
	
	__IO uint32_t CR;
	
		 uint32_t RESERVED;
	
	struct {
		__IO uint32_t MAR;					// Memory Address Register, word alignment
		
		__IO uint32_t OR;					// Offset Register, added at the end of each line to determine the starting address of the next line
		
		__IO uint32_t PFCCR;				// Pixel Format Converter Control Register
		
		__IO uint32_t COLOR;
	} L[3];									// Layer: 0 Foreground, 1 Background, 2 Output
	
	__IO uint32_t NLR;						// Number of Line Register
	
	__IO uint32_t AAR;						// Alpha Address, address for Foreground Layer Alpha
	
	__IO uint32_t ERR;						// Error flag
} DMA2D_TypeDef;


#define DMA2D_IF_DONE_Pos			1		// transfer done, wirte 1 to clear
#define DMA2D_IF_DONE_Msk			(0x01 << DMA2D_IF_DONE_Pos)
#define DMA2D_IF_PART_Pos			2		// GPDMA transfer part done, wirte 1 to clear
#define DMA2D_IF_PART_Msk			(0x01 << DMA2D_IF_PART_Pos)
#define DMA2D_IF_ERROR_Pos			3		// Configration error, wirte 1 to clear
#define DMA2D_IF_ERROR_Msk			(0x01 << DMA2D_IF_ERROR_Pos)

#define DMA2D_IE_DONE_Pos			1
#define DMA2D_IE_DONE_Msk			(0x01 << DMA2D_IE_DONE_Pos)
#define DMA2D_IE_PART_Pos			2
#define DMA2D_IE_PART_Msk			(0x01 << DMA2D_IE_PART_Pos)
#define DMA2D_IE_ERROR_Pos			3
#define DMA2D_IE_ERROR_Msk			(0x01 << DMA2D_IE_ERROR_Pos)

#define DMA2D_CR_START_Pos			0		// start transfer
#define DMA2D_CR_START_Msk			(0x01 << DMA2D_CR_START_Pos)
#define DMA2D_CR_BURST_Pos			3		//0 Incr16   1 Incr8   2 Incr4   3 Single
#define DMA2D_CR_BURST_Msk			(0x03 << DMA2D_CR_BURST_Pos)
#define DMA2D_CR_MODE_Pos			8		// 0 memory to memory, 1 memory to memory and do PFC, 2 memory to memory and do blend, 3 register to memory
#define DMA2D_CR_MODE_Msk			(0x03 << DMA2D_CR_MODE_Pos)
#define DMA2D_CR_AAREN_Pos			10		// 1 Foreground Layer Alpha store at AAR
#define DMA2D_CR_AAREN_Msk			(0x01 << DMA2D_CR_AAREN_Pos)
#define DMA2D_CR_GPDMA_Pos			11		// 1 General Purpose DMA mode
#define DMA2D_CR_GPDMA_Msk			(0x01 << DMA2D_CR_GPDMA_Pos)
#define DMA2D_CR_BLKSZ_Pos			14		// Block Size, DMA2D can insert WAIT clock cycles for each BLKSZ word transported, 0 16   1 32   2 64   3 128
#define DMA2D_CR_BLKSZ_Msk			(0x03 << DMA2D_CR_BLKSZ_Pos)
#define DMA2D_CR_WAIT_Pos			16		// data block transfer interval in unit of HCLK period
#define DMA2D_CR_WAIT_Msk			(0xFFFFu<<DMA2D_CR_WAIT_Pos)

#define DMA2D_PFCCR_CFMT_Pos		0		// Color Format, 0 ARGB8888, 1 RGB8888, 2 RGB565
#define DMA2D_PFCCR_CFMT_Msk		(0x07 << DMA2D_CFMT_FORMAT_Pos)
#define DMA2D_PFCCR_AINV_Pos		3		// Alpha Invert
#define DMA2D_PFCCR_AINV_Msk		(0x01 << DMA2D_PFCCR_AINV_Pos)
#define DMA2D_PFCCR_RBSWAP_Pos		4		// RB Swap, 0 RGB, 1 BGR
#define DMA2D_PFCCR_RBSWAP_Msk		(0x01 << DMA2D_PFCCR_RBSWAP_Pos)
#define DMA2D_PFCCR_AMODE_Pos		8		// Alpha Mode, 0 use the pixel's own Alpha value, 1 use PFCCR.ALPHA, 2 use the product of the pixel's own Alpha value and PFCCR.ALPHA
#define DMA2D_PFCCR_AMODE_Msk		(0x03 << DMA2D_PFCCR_AMODE_Pos)
#define DMA2D_PFCCR_ALPHA_Pos		24
#define DMA2D_PFCCR_ALPHA_Msk		(0xFFu<< DMA2D_PFCCR_ALPHA_Pos)

#define DMA2D_NLR_NLINE_Pos			0		// Number of Line
#define DMA2D_NLR_NLINE_Msk			(0xFFFF<<DMA2D_NLR_NLINE_Pos)
#define DMA2D_NLR_NPIXEL_Pos		16		// Number of Pixel per line
#define DMA2D_NLR_NPIXEL_Msk		(0x3FFF<<DMA2D_NLR_NPIXEL_Pos)

#define DMA2D_ERR_FG_Pos			0		// FG layer address configration error
#define DMA2D_ERR_FG_Msk			(0x01 << DMA2D_ERR_FG_Pos)
#define DMA2D_ERR_BG_Pos			1		// BG layer address configration error
#define DMA2D_ERR_BG_Msk			(0x01 << DMA2D_ERR_BG_Pos)
#define DMA2D_ERR_OUT_Pos			2		// OUT layer address configration error
#define DMA2D_ERR_OUT_Msk			(0x01 << DMA2D_ERR_OUT_Pos)
#define DMA2D_ERR_ALPHA_Pos			3		// ALPHA layer address configration error
#define DMA2D_ERR_ALPHA_Msk			(0x01 << DMA2D_ERR_ALPHA_Pos)




typedef struct {
	__IO uint32_t CFG;						// JPEG DEC configure register
	
	__IO uint32_t CR;						// JPEG DEC control register
	
	__IO uint32_t IR;						// JPEG DEC interrupt register
	
	__IO uint32_t SR;						// JPEG DEC status register
	
	__IO uint32_t IMGSIZ;					// JPEG image size
	
	__IO uint32_t IMGSTR;					// JPEG image size virtual stride
	
	__IO uint32_t CSBASE;					// JPEG code-stream base address
	
	union {
		__IO uint32_t YBASE;				// YUV image Y base address
		
		__IO uint32_t RGBASE;				// RGB image base address
	};
	
	__IO uint32_t UBASE;					// YUV image U base address
	
	__IO uint32_t VBASE;					// YUV image V base address
	
	__IO uint32_t QTBASE;					// JPEG quantization table base address
	
	__IO uint32_t HTBASE;					// JPEG huffman table base address
	
	__IO uint32_t CODLEN;					// JPEG code stream total length in byte
	
		 uint32_t RESERVED[51];
	
	__O  uint32_t QTABLE[3][16];			// Quantization table
	
		 uint32_t RESERVED2[16];
	
	struct {
		__O  uint32_t DC_CODEWORD[6];
		__O  uint32_t DC_CODELEN[2];
		__O  uint32_t DC_CODEVAL[2];
		
		__O  uint32_t AC_CODEWORD[8];
		__O  uint32_t AC_CODEADDR[4];
		__O  uint32_t AC_CODEVAL[41];
		
			 uint32_t RESERVED;
	} HTABLE[2];							// Huffman table
} JPEG_TypeDef;


#define JPEG_CFG_SRCFMT_Pos			0		// JPEG Source Format, 0 YUV420(H2V2), 1 YUV422(H2V1), 2 YUV444(H1V1)
#define JPEG_CFG_SRCFMT_Msk			(0x03 << JPEG_CFG_SRCFMT_Pos)
#define JPEG_CFG_SCANMOD_Pos		2		// JPEG scan mode, 0 interleaved (three components), 1 non-interleaved (single component)
#define JPEG_CFG_SCANMOD_Msk		(0x01 << JPEG_CFG_SCANMOD_Pos)
#define JPEG_CFG_NISCOMP_Pos		3		// Non-Interleaved Scanning Component, 0 component 1, 1 component 2, 2 component 3
#define JPEG_CFG_NISCOMP_Msk		(0x03 << JPEG_CFG_NISCOMP_Pos)
#define JPEG_CFG_HT1COMP_Pos		5		// Huffman Table for Component 1, 0 table 0, 1 table 1
#define JPEG_CFG_HT1COMP_Msk		(0x01 << JPEG_CFG_HT1COMP_Pos)
#define JPEG_CFG_HT2COMP_Pos		6
#define JPEG_CFG_HT2COMP_Msk		(0x01 << JPEG_CFG_HT2COMP_Pos)
#define JPEG_CFG_HT3COMP_Pos		7
#define JPEG_CFG_HT3COMP_Msk		(0x01 << JPEG_CFG_HT3COMP_Pos)
#define JPEG_CFG_QT1COMP_Pos		8		// Quantization Table for Component 1, 0 table 0, 1 table 1, 2 table 2
#define JPEG_CFG_QT1COMP_Msk		(0x03 << JPEG_CFG_QT1COMP_Pos)
#define JPEG_CFG_QT2COMP_Pos		10
#define JPEG_CFG_QT2COMP_Msk		(0x03 << JPEG_CFG_QT2COMP_Pos)
#define JPEG_CFG_QT3COMP_Pos		12
#define JPEG_CFG_QT3COMP_Msk		(0x03 << JPEG_CFG_QT3COMP_Pos)
#define JPEG_CFG_OUTFMT_Pos			14		// Image data output format, 0 YUV planar, 1 YUV semi-planar, 2 XRGB888, 3 RGB888, 4 RGB565
#define JPEG_CFG_OUTFMT_Msk			(0x07 << JPEG_CFG_OUTFMT_Pos)
#define JPEG_CFG_YUV2RGB_Pos		17		// YUV2RGB translation, 0 Disable, 1 Enable
#define JPEG_CFG_YUV2RGB_Msk		(0x01 << JPEG_CFG_YUV2RGB_Pos)
#define JPEG_CFG_UVSWAP_Pos			18		// UV output swap, 0 YUV, 1 YVU
#define JPEG_CFG_UVSWAP_Msk			(0x01 << JPEG_CFG_UVSWAP_Pos)
#define JPEG_CFG_RBSWAP_Pos			19		// RB output swap, 0 RGB, 1 BGR
#define JPEG_CFG_RBSWAP_Msk			(0x01 << JPEG_CFG_RBSWAP_Pos)
#define JPEG_CFG_EDSWAP_Pos			20		// endian swap, 0 XRGB, 1 BGRX
#define JPEG_CFG_EDSWAP_Msk			(0x01 << JPEG_CFG_EDSWAP_Pos)
#define JPEG_CFG_565DITH_Pos		21		// RGB565 dithering, 0 Disable, 1 Enable
#define JPEG_CFG_565DITH_Msk		(0x01 << JPEG_CFG_565DITH_Pos)

#define JPEG_CR_START_Pos			0		// JPEG DEC frame start, automatically clear when done
#define JPEG_CR_START_Msk			(0x01 << JPEG_CR_START_Pos)
#define JPEG_CR_RESTART_Pos			1		// Decoder stream buffering restart
#define JPEG_CR_RESTART_Msk			(0x01 << JPEG_CR_RESTART_Pos)
#define JPEG_CR_RESET_Pos			3		// JPEG DEC core reset, automatically clear
#define JPEG_CR_RESET_Msk			(0x01 << JPEG_CR_RESET_Pos)
#define JPEG_CR_REINTRV_Pos			4		// Restart interval marker enable
#define JPEG_CR_REINTRV_Msk			(0x01 << JPEG_CR_REINTRV_Pos)
#define JPEG_CR_LASTBUF_Pos			5		// Decoder last stream buffering
#define JPEG_CR_LASTBUF_Msk			(0x01 << JPEG_CR_LASTBUF_Pos)
#define JPEG_CR_QTAUTO_Pos			7		// JPEG quantization tables auto refresh enable
#define JPEG_CR_QTAUTO_Msk			(0x01 << JPEG_CR_QTAUTO_Pos)
#define JPEG_CR_HTAUTO_Pos			8		// JPEG huffman tables auto refresh enable
#define JPEG_CR_HTAUTO_Msk			(0x01 << JPEG_CR_HTAUTO_Pos)
#define JPEG_CR_QTCNT_Pos			9		// Number of quantization tables
#define JPEG_CR_QTCNT_Msk			(0x03 << JPEG_CR_QTCNT_Pos)
#define JPEG_CR_HTCNT_Pos			11		// Number of huffman tables
#define JPEG_CR_HTCNT_Msk			(0x01 << JPEG_CR_HTCNT_Pos)
#define JPEG_CR_CUCNT_Pos			12		// The number of CU in the restart interval
#define JPEG_CR_CUCNT_Msk			(0xFFFF<<JPEG_CR_CUCNT_Pos)

#define JPEG_IR_IEDONE_Pos			0		// Frame processing finish interrupt enable
#define JPEG_IR_IEDONE_Msk			(0x01 << JPEG_IR_IEDONE_Pos)
#define JPEG_IR_IEEMPTY_Pos			2		// JPEG decoder stream buffering empty interrupt enable
#define JPEG_IR_IEEMPTY_Msk			(0x01 << JPEG_IR_IEEMPTY_Pos)
#define JPEG_IR_IEERROR_Pos			3		// JPEG error interrupt enable
#define JPEG_IR_IEERROR_Msk			(0x01 << JPEG_IR_IEERROR_Pos)
#define JPEG_IR_ICDONE_Pos			5		// Interrupt Clear, write-ongly
#define JPEG_IR_ICDONE_Msk			(0x01 << JPEG_IR_ICDONE_Pos)
#define JPEG_IR_ICEMPTY_Pos			7
#define JPEG_IR_ICEMPTY_Msk			(0x01 << JPEG_IR_ICEMPTY_Pos)
#define JPEG_IR_ICERROR_Pos			8
#define JPEG_IR_ICERROR_Msk			(0x01 << JPEG_IR_ICERROR_Pos)
#define JPEG_IR_IFDONE_Pos			10		// Interrupt Flag, read-only
#define JPEG_IR_IFDONE_Msk			(0x01 << JPEG_IR_IFDONE_Pos)
#define JPEG_IR_IFEMPTY_Pos			12
#define JPEG_IR_IFEMPTY_Msk			(0x01 << JPEG_IR_IFEMPTY_Pos)
#define JPEG_IR_IFERROR_Pos			13
#define JPEG_IR_IFERROR_Msk			(0x01 << JPEG_IR_IFERROR_Pos)

#define JPEG_SR_BUSY_Pos			0
#define JPEG_SR_BUSY_Msk			(0x01 << JPEG_SR_BUSY_Pos)
#define JPEG_SR_CUOVR_Pos			1		// JPEG CU run length overflow error
#define JPEG_SR_CUOVR_Msk			(0x01 << JPEG_SR_CUOVR_Pos)
#define JPEG_SR_REIMERR_Pos			2		// JPEG Restart interval marker error
#define JPEG_SR_REIMERR_Msk			(0x01 << JPEG_SR_REIMERR_Pos)
#define JPEG_SR_BUFBUSY_Pos			4		// JPEG decoder stream buffering status
#define JPEG_SR_BUFBUSY_Msk			(0x01 << JPEG_SR_BUFBUSY_Pos)
#define JPEG_SR_DMARDBUSY_Pos		5
#define JPEG_SR_DMARDBUSY_Msk		(0x01 << JPEG_SR_DMARDBUSY_Pos)
#define JPEG_SR_DMAWRBUSY_Pos		6
#define JPEG_SR_DMAWRBUSY_Msk		(0x01 << JPEG_SR_DMAWRBUSY_Pos)

#define JPEG_IMGSIZ_HPIX_Pos		0		// JPEG image width (minus 1)
#define JPEG_IMGSIZ_HPIX_Msk		(0x7FF<< JPEG_IMGSIZ_HPIX_Pos)
#define JPEG_IMGSIZ_VPIX_Pos		16		// JPEG image height (minus 1)
#define JPEG_IMGSIZ_VPIX_Msk		(0x7FF<< JPEG_IMGSIZ_VPIX_Pos)

#define JPEG_IMGSTR_RGBLINE_Pos		0		// number of words of RGB line width, XRGB888: img_width, RGB888: ceil(img_width*3/4), RGB565: ceil(img_width/2)
#define JPEG_IMGSTR_RGBLINE_Msk		(0xFFF<< JPEG_IMGSTR_RGBLINE_Pos)
#define JPEG_IMGSTR_YLINE_Pos		0		// number of words of Y line width, ceil(img_width/4)
#define JPEG_IMGSTR_YLINE_Msk		(0xFFF<< JPEG_IMGSTR_YLINE_Pos)
#define JPEG_IMGSTR_UVLINE_Pos		16		// number of words of UV line width, UV-planer 444: ceil(img_width/4)   UV-planar 420/422: ceil(img_width/8)
											//									 UV-semi planer 444: ceil(img_width/2)   UV-semi planer 420/422: ceil(img_width/4)
#define JPEG_IMGSTR_UVLINE_Msk		(0xFFF<< JPEG_IMGSTR_UVLINE_Pos)




typedef struct {
	__O  uint32_t CR;
	
	__I  uint32_t SR;
	
	union {
		__IO uint32_t IDIS;
	
		__IO uint32_t IFE;					// Interrupt Flag Enable
	};
	
	__IO uint32_t IF;
	
	__IO uint32_t CFG;
	
	__IO uint32_t SINP;						// Scaling & Sin parameter
	__IO uint32_t COSP;						// Scaling & Cos parameter
	
	__IO uint32_t SRC_TILE_POSX;
	__IO uint32_t SRC_TILE_POSY;
	__IO uint32_t DST_TILE_OFFX;			// Offset
	__IO uint32_t DST_TILE_OFFY;
	
	__IO uint32_t BGCOLOR;
	
	__IO uint32_t SRCBASE;
	__IO uint32_t SRCSIZE;
	__IO uint32_t SRCSTRIDE;
	
	__IO uint32_t DSTBASE;
	__IO uint32_t DSTSIZE;
	__IO uint32_t DSTSTRIDE;
} SRA_TypeDef;


#define SRA_CR_START_Pos			0
#define SRA_CR_START_Msk			(0x01 << SRA_CR_START_Pos)
#define SRA_CR_ABORT_Pos			1
#define SRA_CR_ABORT_Msk			(0x01 << SRA_CR_ABORT_Pos)

#define SRA_SR_BUSY_Pos				0
#define SRA_SR_BUSY_Msk				(0x01 << SRA_SR_BUSY_Pos)
#define SRA_SR_ABORT_Pos			1		// 1 Abort pending
#define SRA_SR_ABORT_Msk			(0x01 << SRA_SR_ABORT_Pos)

#define SRA_IFE_FRAME_Pos			0
#define SRA_IFE_FRAME_Msk			(0x01 << SRA_IFE_FRAME_Pos)
#define SRA_IFE_8LINE_Pos			1
#define SRA_IFE_8LINE_Msk			(0x01 << SRA_IFE_8LINE_Pos)
#define SRA_IFE_ROTERR_Pos			2
#define SRA_IFE_ROTERR_Msk			(0x01 << SRA_IFE_ROTERR_Pos)
#define SRA_IFE_BUSERR_Pos			3
#define SRA_IFE_BUSERR_Msk			(0x01 << SRA_IFE_BUSERR_Pos)

#define SRA_IDIS_FRAME_Pos			4
#define SRA_IDIS_FRAME_Msk			(0x01 << SRA_IDIS_FRAME_Pos)
#define SRA_IDIS_8LINE_Pos			5
#define SRA_IDIS_8LINE_Msk			(0x01 << SRA_IDIS_8LINE_Pos)
#define SRA_IDIS_ROTERR_Pos			6
#define SRA_IDIS_ROTERR_Msk			(0x01 << SRA_IDIS_ROTERR_Pos)
#define SRA_IDIS_BUSERR_Pos			7
#define SRA_IDIS_BUSERR_Msk			(0x01 << SRA_IDIS_BUSERR_Pos)

#define SRA_IF_FRAME_Pos			0
#define SRA_IF_FRAME_Msk			(0x01 << SRA_IF_FRAME_Pos)
#define SRA_IF_8LINE_Pos			1
#define SRA_IF_8LINE_Msk			(0x01 << SRA_IF_8LINE_Pos)
#define SRA_IF_ROTERR_Pos			2
#define SRA_IF_ROTERR_Msk			(0x01 << SRA_IF_ROTERR_Pos)
#define SRA_IF_BUSERR_Pos			3
#define SRA_IF_BUSERR_Msk			(0x01 << SRA_IF_BUSERR_Pos)

#define SRA_CFG_SRCFMT_Pos			0		// Source Format, 0 Monochrome 8-bit, 1 RGB565, 2 RGB888, 3 XRGB8888, 5 XARGB88565, 6 ARGB8565, 7 ARGB8888
#define SRA_CFG_SRCFMT_Msk			(0x07 << SRA_CFG_SRCFMT_Pos)
#define SRA_CFG_SRCRBSWAP_Pos		3		// Source R/B swap, 0 RGB, 1 BGR
#define SRA_CFG_SRCRBSWAP_Msk		(0x01 << SRA_CFG_SRCRBSWAP_Pos)
#define SRA_CFG_SRCXSWAP_Pos		4		// Source X swap, 0 XRGB, 1 RGBX
#define SRA_CFG_SRCXSWAP_Msk		(0x01 << SRA_CFG_SRCXSWAP_Pos)
#define SRA_CFG_DSTFMT_Pos			8		// Destination Format, 0 Monochrome 8-bit, 1 RGB565, 2 RGB888, 3 XRGB8888, 5 XARGB88565, 6 ARGB8565, 7 ARGB8888
#define SRA_CFG_DSTFMT_Msk			(0x07 << SRA_CFG_DSTFMT_Pos)
#define SRA_CFG_DSTRBSWAP_Pos		11		// Destination R/B swap, 0 RGB, 1 BGR
#define SRA_CFG_DSTRBSWAP_Msk		(0x01 << SRA_CFG_DSTRBSWAP_Pos)
#define SRA_CFG_DSTXSWAP_Pos		12		// Destination X swap, 0 XRGB, 1 RGBX
#define SRA_CFG_DSTXSWAP_Msk		(0x01 << SRA_CFG_DSTXSWAP_Pos)
#define SRA_CFG_ROTTYP_Pos			16		// Rotation Type, 0 normal rotation, 1 x-mirror, 2 y-mirror, 3 x-mirror + y-mirror
#define SRA_CFG_ROTTYP_Msk			(0x03 << SRA_CFG_ROTTYP_Pos)
#define SRA_CFG_ROTAAEN_Pos			18		// Rotation Anti-aliasing enable
#define SRA_CFG_ROTAAEN_Msk			(0x01 << SRA_CFG_ROTAAEN_Pos)
#define SRA_CFG_ALPHADIS_Pos		19		// Pixel alpha disable for ARGB format, fixed to 0xFF
#define SRA_CFG_ALPHADIS_Msk		(0x01 << SRA_CFG_ALPHADIS_Pos)
#define SRA_CFG_BLENDBG_Pos			20		// 0 blend source and destination, 1 blend source and background color
#define SRA_CFG_BLENDBG_Msk			(0x01 << SRA_CFG_BLENDBG_Pos)
#define SRA_CFG_DUMMYWB_Pos			21		// background color write-back enable for dummy tile
#define SRA_CFG_DUMMYWB_Msk			(0x01 << SRA_CFG_DUMMYWB_Pos)

#define SRA_SINP_SINX_Pos			0		// sin(theta) * X scaling factor
#define SRA_SINP_SINX_Msk			(0xFFFF << SRA_SINP_SINX_Pos)
#define SRA_SINP_SINY_Pos			16		// sin(theta) * Y scaling factor
#define SRA_SINP_SINY_Msk			(0xFFFFu<< SRA_SINP_SINY_Pos)

#define SRA_COSP_COSX_Pos			0		// cos(theta) * X scaling factor
#define SRA_COSP_COSX_Msk			(0xFFFF << SRA_COSP_COSX_Pos)
#define SRA_COSP_COSY_Pos			16		// cos(theta) * Y scaling factor
#define SRA_COSP_COSY_Msk			(0xFFFFu<< SRA_COSP_COSY_Pos)

#define SRA_SRCSIZE_WIDTH_Pos		0
#define SRA_SRCSIZE_WIDTH_Msk		(0x7FFF << SRA_SRCSIZE_WIDTH_Pos)
#define SRA_SRCSIZE_HEIGHT_Pos		16
#define SRA_SRCSIZE_HEIGHT_Msk		(0x7FFF << SRA_SRCSIZE_HEIGHT_Pos)

#define SRA_DSTSIZE_WIDTH_Pos		0
#define SRA_DSTSIZE_WIDTH_Msk		(0x7FFF << SRA_DSTSIZE_WIDTH_Pos)
#define SRA_DSTSIZE_HEIGHT_Pos		16
#define SRA_DSTSIZE_HEIGHT_Msk		(0x7FFF << SRA_DSTSIZE_HEIGHT_Pos)




typedef struct {
	__IO uint32_t CR;
	
	__IO uint32_t IE;
	
	__IO uint32_t IF;
	
	__IO uint32_t ICFG;						// Interrupt config register
	
	__IO uint32_t INPOL;					// Input signal polarity
	
	__I  uint32_t INHSZ;					// Input horizontal size register
	
	__I  uint32_t INVSZ;					// Input vertical size register
	
	__IO uint32_t OUTHSZ;					// Output horizontal size register
	
	__IO uint32_t OUTVSZ;					// Output vertical size register
	
	__IO uint32_t OUTCFG;					// Output config register
	
	__I  uint32_t CURFRM;					// Output current frame number, 0 1 frame, 1 2 frames, ...
	
	__IO uint32_t OUTCR;					// Output control register
	
	__IO uint32_t UPDATE;					// write 1 to update BASE_YRAW, BASE_UV, STEP_YRAW, STEP_UV to internal working register
	
	__IO uint32_t BASE_YRAW;				// base address of Y/RAW data frame buffer, should be word aligned
	
	__IO uint32_t BASE_UV;					// base address of UV data frame buffer, should be word aligned
	
	__I  uint32_t ADDR_YRAW;				// current writing address of Y/RAW data frame buffer (for debug)
	
	__I  uint32_t ADDR_UV;					// current writing address of UV data frame buffer (for debug)
	
	__IO uint32_t STEP_YRAW;				// line stride of Y/RAW data (bytes), should be multiple of 8
	
	__IO uint32_t STEP_UV;					// line stride of UV data (bytes), should be multiple of 8
	
	__I  uint32_t BASE_YRAW_SHA;			// BASE_YRAW shadow register
	
	__I  uint32_t BASE_UV_SHA;				// BASE_UV shadow register
	
	__I  uint32_t STEP_SHA;					// bit31..16 is STEP_YRAW shadow, bit15..0 is STEP_UV shadow
} DVP_TypeDef;


#define DVP_CR_ENA_Pos				0		// DVP mode enable
#define DVP_CR_ENA_Msk				(0x01 << DVP_CR_ENA_Pos)
#define DVP_CR_CLR_Pos				1		// write 1 to reset buffer address, auto clear
#define DVP_CR_CLR_Msk				(0x01 << DVP_CR_CLR_Pos)
#define DVP_CR_DROPEN_Pos			2		// 1 frames could be dropped if no time for data writing back.
#define DVP_CR_DROPEN_Msk			(0x01 << DVP_CR_DROPEN_Pos)
#define DVP_CR_CONTEN_Pos			3		// 1 video continuous capture enable
#define DVP_CR_CONTEN_Msk			(0x01 << DVP_CR_CONTEN_Pos)
#define DVP_CR_INFMT_Pos			4		// input format, 0 RAW/RGB565, 1 YUV422 8-bit, 2 BT656
#define DVP_CR_INFMT_Msk			(0x07 << DVP_CR_INFMT_Pos)
#define DVP_CR_INSEQ_Pos			8		// YUV data input sequence, 0 YUYV, 1 YVYU, 2 UYVY, 3 VYUV
#define DVP_CR_INSEQ_Msk			(0x03 << DVP_CR_INSEQ_Pos)
#define DVP_CR_INSWAP_Pos			10		// RAW data input swap, 0 no swap, 1 even/odd byte swap
#define DVP_CR_INSWAP_Msk			(0x01 << DVP_CR_INSWAP_Pos)
#define DVP_CR_FIELDSTM_Pos			11		// Field Store Mode, 0 normal mode (field by field), 1 field line interleaving mode (line by line)
#define DVP_CR_FIELDSTM_Msk			(0x01 << DVP_CR_FIELDSTM_Pos)
#define DVP_CR_OUTFMT_Pos			12		// DVP output format, 0 RAW/RGB565, 1 YUV422 NV16, 2 YUV420 NV12, 3 RGB565, 4 RGB888, 5 RGBX888
#define DVP_CR_OUTFMT_Msk			(0x07 << DVP_CR_OUTFMT_Pos)
#define DVP_CR_RAWBIT_Pos			15		// RAW data bit width, 0 8-bit, 1 10-bit, 2 12-bit, 3 14-bit
#define DVP_CR_RAWBIT_Msk			(0x03 << DVP_CR_RAWBIT_Pos)
#define DVP_CR_RBSWAP_Pos			17		// RGB output read and blue swap
#define DVP_CR_RBSWAP_Msk			(0x01 << DVP_CR_RBSWAP_Pos)
#define DVP_CR_YUVRANGE_Pos			18		// 0 16-235, 1 0-255
#define DVP_CR_YUVRANGE_Msk			(0x01 << DVP_CR_YUVRANGE_Pos)

#define DVP_IE_DONE_Pos				0		// all frames captured done interrupt enable
#define DVP_IE_DONE_Msk				(0x01 << DVP_IE_DONE_Pos)
#define DVP_IE_FRAME_Pos			1		// one frame captured done interrupt enable
#define DVP_IE_FRAME_Msk			(0x01 << DVP_IE_FRAME_Pos)
#define DVP_IE_LINES_Pos			2		// specified number of lines captured done interrupt enable
#define DVP_IE_LINES_Msk			(0x01 << DVP_IE_LINES_Pos)
#define DVP_IE_BUFULL_Pos			3		// output buffer full interrupt enable
#define DVP_IE_BUFULL_Msk			(0x01 << DVP_IE_BUFULL_Pos)
#define DVP_IE_HSZCHG_Pos			4		// input horizontal size change interrupt enable
#define DVP_IE_HSZCHG_Msk			(0x01 << DVP_IE_HSZCHG_Pos)
#define DVP_IE_VSZCHG_Pos			5		// input vertical size change interrupt enable
#define DVP_IE_VSZCHG_Msk			(0x01 << DVP_IE_VSZCHG_Pos)
#define DVP_IE_CODERR_Pos			6		// XY code error interrupt enable
#define DVP_IE_CODERR_Msk			(0x01 << DVP_IE_CODERR_Pos)
#define DVP_IE_UPDATE_Pos			7		// output address update done interrupt enable
#define DVP_IE_UPDATE_Msk			(0x01 << DVP_IE_UPDATE_Pos)

#define DVP_IF_DONE_Pos				0		// write 1 to clear
#define DVP_IF_DONE_Msk				(0x01 << DVP_IF_DONE_Pos)
#define DVP_IF_FRAME_Pos			1
#define DVP_IF_FRAME_Msk			(0x01 << DVP_IF_FRAME_Pos)
#define DVP_IF_LINES_Pos			2
#define DVP_IF_LINES_Msk			(0x01 << DVP_IF_LINES_Pos)
#define DVP_IF_BUFULL_Pos			3
#define DVP_IF_BUFULL_Msk			(0x01 << DVP_IF_BUFULL_Pos)
#define DVP_IF_HSZCHG_Pos			4
#define DVP_IF_HSZCHG_Msk			(0x01 << DVP_IF_HSZCHG_Pos)
#define DVP_IF_VSZCHG_Pos			5
#define DVP_IF_VSZCHG_Msk			(0x01 << DVP_IF_VSZCHG_Pos)
#define DVP_IF_CODERR_Pos			6
#define DVP_IF_CODERR_Msk			(0x01 << DVP_IF_CODERR_Pos)
#define DVP_IF_UPDATE_Pos			7
#define DVP_IF_UPDATE_Msk			(0x01 << DVP_IF_UPDATE_Pos)

#define DVP_ICFG_LINES_Pos			16		// input horizontal done (HREF falling edge) number for interrupt
#define DVP_ICFG_LINES_Msk			(0x7FFF << DVP_ICFG_LINES_Pos)

#define DVP_INPOL_PCLK_Pos			0		// 0 sample on rising edge
#define DVP_INPOL_PCLK_Msk			(0x01 << DVP_INPOL_PCLK_Pos)
#define DVP_INPOL_HREF_Pos			1		// 0 active high (rising edge)
#define DVP_INPOL_HREF_Msk			(0x01 << DVP_INPOL_HREF_Pos)
#define DVP_INPOL_VSYNC_Pos			2		// 0 active high (rising edge)
#define DVP_INPOL_VSYNC_Msk			(0x01 << DVP_INPOL_VSYNC_Pos)
#define DVP_INPOL_FIELD_Pos			3		// 0 active high
#define DVP_INPOL_FIELD_Msk			(0x01 << DVP_INPOL_FIELD_Pos)

#define DVP_INHSZ_CODE_Pos			0		// current input XY code
#define DVP_INHSZ_CODE_Msk			(0xFF << DVP_INHSZ_CODE_Pos)
#define DVP_INHSZ_CODERR_Pos		8		// input XY code when error
#define DVP_INHSZ_CODERR_Msk		(0xFF << DVP_INHSZ_CODERR_Pos)
#define DVP_INHSZ_PIXELS_Pos		16		// pixels per line
#define DVP_INHSZ_PIXELS_Msk		(0x7FFF << DVP_INHSZ_PIXELS_Pos)

#define DVP_INVSZ_LINE_Pos			0		// current line number
#define DVP_INVSZ_LINE_Msk			(0x7FFF << DVP_INVSZ_LINE_Pos)
#define DVP_INVSZ_FIELD_Pos			15		// current field
#define DVP_INVSZ_FIELD_Msk			(0x01 << DVP_INVSZ_FIELD_Pos)
#define DVP_INVSZ_LINES_Pos			16		// lines per frame
#define DVP_INVSZ_LINES_Msk			(0x7FFF << DVP_INVSZ_LINES_Pos)

#define DVP_OUTHSZ_BEGIN_Pos		0		// start position of horizontal data
#define DVP_OUTHSZ_BEGIN_Msk		(0x3FFF << DVP_OUTHSZ_BEGIN_Pos)
#define DVP_OUTHSZ_COUNT_Pos		16		// pixel count to be captured
#define DVP_OUTHSZ_COUNT_Msk		(0x3FFF << DVP_OUTHSZ_COUNT_Pos)

#define DVP_OUTVSZ_BEGIN_Pos		0		// start position of vertical line
#define DVP_OUTVSZ_BEGIN_Msk		(0x3FFF << DVP_OUTVSZ_BEGIN_Pos)
#define DVP_OUTVSZ_COUNT_Pos		16		// line count to be captured
#define DVP_OUTVSZ_COUNT_Msk		(0x3FFF << DVP_OUTVSZ_COUNT_Pos)

#define DVP_OUTCFG_FRAME_Pos		0		// start frame to be captured
#define DVP_OUTCFG_FRAME_Msk		(0x3FFF << DVP_OUTCFG_FRAME_Pos)
#define DVP_OUTCFG_FIELD_Pos		15		// start field to be captured, 0 field 0, 1 field 1
#define DVP_OUTCFG_FIELD_Msk		(0x01 << DVP_OUTCFG_FIELD_Pos)
#define DVP_OUTCFG_COUNT_Pos		16		// frame count to be captured
#define DVP_OUTCFG_COUNT_Msk		(0x3FFF << DVP_OUTCFG_COUNT_Pos)
#define DVP_OUTCFG_VIDEO_Pos		31		// capture mode, 0 snapshot, 1 video
#define DVP_OUTCFG_VIDEO_Msk		(0x01 << DVP_OUTCFG_VIDEO_Pos)

#define DVP_OUTCR_CAPON_Pos			0		// 1 capture start, 0 capture stop
#define DVP_OUTCR_CAPON_Msk			(0x01 << DVP_OUTCR_CAPON_Pos)
#define DVP_OUTCR_OFFMODE_Pos		1		// 0 capture stop after current frame, 1 capture stop immediately
#define DVP_OUTCR_OFFMODE_Msk		(0x01 << DVP_OUTCR_OFFMODE_Pos)
#define DVP_OUTCR_DMABUSY_Pos		2
#define DVP_OUTCR_DMABUSY_Msk		(0x01 << DVP_OUTCR_DMABUSY_Pos)
#define DVP_OUTCR_BUSBUSY_Pos		3
#define DVP_OUTCR_BUSBUSY_Msk		(0x01 << DVP_OUTCR_BUSBUSY_Pos)
#define DVP_OUTCR_BUSERR_Pos		4
#define DVP_OUTCR_BUSERR_Msk		(0x01 << DVP_OUTCR_BUSERR_Pos)




typedef struct {
	__IO uint32_t DATA;
	
	__IO uint32_t ADDR;
	
	__IO uint32_t ERASE;
	
	__IO uint32_t CACHE;
	
	__IO uint32_t CFG0;
	
	__IO uint32_t CFG1;						//  0x5A5A5A5A0xA5A5A5A5  readonly readonly
	
	__IO uint32_t CFG2;
	
	__IO uint32_t CFG3;
	
	__IO uint32_t CFG4;
	
	__IO uint32_t STAT;
} FMC_TypeDef;


#define FMC_ERASE_ADDR_Pos			0		// 101K
#define FMC_ERASE_ADDR_Msk			(0xFFFFF << FMC_ERASE_ADDR_Pos)
#define FMC_ERASE_REQ_Pos			24
#define FMC_ERASE_REQ_Msk			(0xFFu<< FMC_ERASE_REQ_Pos)

#define FMC_CACHE_CEN_Pos			0		// Cache Enable
#define FMC_CACHE_CEN_Msk			(0x01 << FMC_CACHE_CEN_Pos)
#define FMC_CACHE_CPEN_Pos			1		// Cache Predict Enable
#define FMC_CACHE_CPEN_Msk			(0x01 << FMC_CACHE_CPEN_Pos)
#define FMC_CACHE_CCLR_Pos			31		// Cache Clear
#define FMC_CACHE_CCLR_Msk			(0x01u<< FMC_CACHE_CCLR_Pos)

#define FMC_CFG0_WREN_Pos			9		// 
#define FMC_CFG0_WREN_Msk			(0x01 << FMC_CFG0_WREN_Pos)

#define FMC_STAT_ERASEBUSY_Pos		0
#define FMC_STAT_ERASEBUSY_Msk		(0x01 << FMC_STAT_ERASEBUSY_Pos)
#define FMC_STAT_PROGBUSY_Pos		1
#define FMC_STAT_PROGBUSY_Msk		(0x01 << FMC_STAT_PROGBUSY_Pos)
#define FMC_STAT_READBUSY_Pos		2
#define FMC_STAT_READBUSY_Msk		(0x01 << FMC_STAT_READBUSY_Pos)
#define FMC_STAT_FIFOEMPTY_Pos		3		// Write FIFO Empty
#define FMC_STAT_FIFOEMPTY_Msk		(0x01 << FMC_STAT_FIFOEMPTY_Pos)
#define FMC_STAT_FIFOFULL_Pos		4		// Write FIFO Full
#define FMC_STAT_FIFOFULL_Msk		(0x01 << FMC_STAT_FIFOFULL_Pos)
#define FMC_STAT_IDLE_Pos			31
#define FMC_STAT_IDLE_Msk			(0x01u<< FMC_STAT_IDLE_Pos)




typedef struct {
	__IO uint32_t CR;
	
	__I  uint32_t SR;
	
	__O  uint32_t SWTRG;					// Software trigger
	
	__IO uint32_t DHR;
} DAC_TypeDef;


#define DAC_CR_EN_Pos				0
#define DAC_CR_EN_Msk				(0x01 << DAC_CR_EN_Pos)
#define DAC_CR_DMAEN_Pos			3
#define DAC_CR_DMAEN_Msk			(0x01 << DAC_CR_DMAEN_Pos)
#define DAC_CR_DHRFMT_Pos			9		// DHR Format, 0 12-bit data, DHR[11:0] => DOR[11:0]; 1 12-bit data, DHR[15:4] => DOR[11:0]; 3 8-bit data, DHR[7 :0] => DOR[11:4]
#define DAC_CR_DHRFMT_Msk			(0x03 << DAC_CR_DHRFMT_Pos)

#define DAC_SR_DHRFULL_Pos			0		// 0 DHR not Full, can write now
#define DAC_SR_DHRFULL_Msk			(0x01 << DAC_SR_DHRFULL_Pos)




typedef struct {
    __IO uint32_t CR;
    
	__O  uint32_t DATAIN;
	
    __IO uint32_t INIVAL;					// inital value, be written to RESULT when write 1 to CR.EN
    
    __I  uint32_t RESULT;
} CRC_TypeDef;


#define CRC_CR_EN_Pos			    0
#define CRC_CR_EN_Msk			    (0x01 << CRC_CR_EN_Pos)
#define CRC_CR_IREV_Pos				1       // input data reverse enable, 0 bit order not change, 1 bit order completely reverse, 2 bit order intra-byte reverse, 3 byte order reverse
#define CRC_CR_IREV_Msk				(0x03 << CRC_CR_IREV_Pos)
#define CRC_CR_INOT_Pos				3       // input data inverse enable
#define CRC_CR_INOT_Msk				(0x01 << CRC_CR_INOT_Pos)
#define CRC_CR_OREV_Pos				4       // output data reverse enable
#define CRC_CR_OREV_Msk				(0x03 << CRC_CR_OREV_Pos)
#define CRC_CR_ONOT_Pos				6       // output data inverse enable
#define CRC_CR_ONOT_Msk				(0x01 << CRC_CR_ONOT_Pos)
#define CRC_CR_POLY_Pos				7       // CRC polynomial, 0 x^16+x^12+x^5+1, 1 x^8+x^2+x+1, 2 x^16+x^15+x^2+1, 3 x^32+x^26+x^23+x^22+x^16+x^12+x^11+x^10+x^8+x^7+x^5+x^4+x^2+x+1
#define CRC_CR_POLY_Msk				(0x03 << CRC_CR_POLY_Pos)
#define CRC_CR_IBIT_Pos				9       // input data width, 0 32-bit, 1 16-bit, 2 8-bit
#define CRC_CR_IBIT_Msk				(0x03 << CRC_CR_IBIT_Pos)




typedef struct {
    __IO uint32_t TR;                   	// time register
    
    __IO uint32_t DR;                   	// date register
    
    __IO uint32_t CR;                   	// control register
    
    __IO uint32_t SR;                     	// status register
    
    __IO uint32_t CKDIV;                 	// clock divide
    
    __IO uint32_t WKTIM;                 	// wakeup time
    
    __IO uint32_t CALIBH;                   // rough calibration
    
    __IO uint32_t ALRMA;					// alarm A
    
    __IO uint32_t ALRMB;                	// alarm B
    
    __IO uint32_t UNLOCK;                  	// unlock register, write 0xCA and 0x53 to remove register write protection
    
    __I  uint32_t SUBSEC;                  	// sub second
    
    __IO uint32_t SHIFTR;                 	// shift control register
    
    __I  uint32_t TSTR;                    	// timestamp time register
	
	__I  uint32_t TSDR;						// timestamp date register
	
	__I  uint32_t TSSS;						// timestamp sub second
	
	__IO uint32_t CALIBL;					// precise calibration
	
	__IO uint32_t TAMPER;					// tamper configuration
	
	__IO uint32_t ALRMASS;					// alarm A sub second
	
	__IO uint32_t ALRMBSS;					// alram B sub second
	
	__I  uint32_t RESERVED;
	
	__IO uint32_t BACKUP[20];
	
	__I  uint32_t RESERVED2;
	
	__IO uint32_t LVRCR;
	
	__IO uint32_t X32KCR;					// 32.768 KHz crystal control
	
	__IO uint32_t PWRCR;
} RTC_TypeDef;


#define RTC_TR_SEC_Pos             	0		// Second units in BCD format
#define RTC_TR_SEC_Msk             	(0x0F << RTC_TR_SEC_Pos)
#define RTC_TR_SEC10_Pos            4		// Second tens in BCD format
#define RTC_TR_SEC10_Msk            (0x07 << RTC_TR_SEC10_Pos)
#define RTC_TR_MIN_Pos             	8
#define RTC_TR_MIN_Msk             	(0x0F << RTC_TR_MIN_Pos)
#define RTC_TR_MIN10_Pos            12
#define RTC_TR_MIN10_Msk            (0x07 << RTC_TR_MIN10_Pos)
#define RTC_TR_HOUR_Pos             16
#define RTC_TR_HOUR_Msk             (0x0F << RTC_TR_HOUR_Pos)
#define RTC_TR_HOUR10_Pos         	20
#define RTC_TR_HOUR10_Msk           (0x03 << RTC_TR_HOUR10_Pos)
#define RTC_TR_PM_Pos         		22		// 0 AM, 1 PM
#define RTC_TR_PM_Msk           	(0x01 << RTC_TR_PM_Pos)

#define RTC_DR_DATE_Pos            	0
#define RTC_DR_DATE_Msk           	(0x0F << RTC_DR_DATE_Pos)
#define RTC_DR_DATE10_Pos           4
#define RTC_DR_DATE10_Msk           (0x03 << RTC_DR_DATE10_Pos)
#define RTC_DR_MON_Pos              8
#define RTC_DR_MON_Msk              (0x0F << RTC_DR_MON_Pos)
#define RTC_DR_MON10_Pos            12
#define RTC_DR_MON10_Msk            (0x01 << RTC_DR_MON10_Pos)
#define RTC_DR_DAY_Pos              13      // 1 Monday, ..., 7 Sunday
#define RTC_DR_DAY_Msk              (0x07 << RTC_DR_DAY_Pos)
#define RTC_DR_YEAR_Pos             16
#define RTC_DR_YEAR_Msk             (0x0F << RTC_DR_YEAR_Pos)
#define RTC_DR_YEAR10_Pos           20
#define RTC_DR_YEAR10_Msk           (0x0F << RTC_DR_YEAR10_Pos)

#define RTC_CR_WKCLK_Pos            0       // wakeup clock source, 0 RTC_CLK/16, 1 RTC_CLK/8, 2 RTC_CLK/4, 3 RTC_CLK/2, 4 CK_SDIV
#define RTC_CR_WKCLK_Msk            (0x07 << RTC_CR_WKCLK_Pos)
#define RTC_CR_TSEDGE_Pos           3       // timestamp edge, 0 rise edge, 1 fall edge
#define RTC_CR_TSEDGE_Msk           (0x01 << RTC_CR_TSEDGE_Pos)
#define RTC_CR_REFCLK_Pos           4       // reference clock
#define RTC_CR_REFCLK_Msk           (0x01 << RTC_CR_REFCLK_Pos)
#define RTC_CR_BYPSHAD_Pos          5       // bypass shadow register for DR/TR/SUBSEC
#define RTC_CR_BYPSHAD_Msk          (0x01 << RTC_CR_BYPSHAD_Pos)
#define RTC_CR_FMT12_Pos            6       // 0 24 hour/day format, 1 AM/PM hour format
#define RTC_CR_FMT12_Msk            (0x01 << RTC_CR_FMT12_Pos)
#define RTC_CR_DCEN_Pos             7       // digial calibration enable
#define RTC_CR_DCEN_Msk             (0x01 << RTC_CR_DCEN_Pos)
#define RTC_CR_ALRAEN_Pos           8       // alarm A enable
#define RTC_CR_ALRAEN_Msk           (0x01 << RTC_CR_ALRAEN_Pos)
#define RTC_CR_ALRBEN_Pos           9       // alarm B enable
#define RTC_CR_ALRBEN_Msk           (0x01 << RTC_CR_ALRBEN_Pos)
#define RTC_CR_WKUPEN_Pos           10      // wakeup enable
#define RTC_CR_WKUPEN_Msk           (0x01 << RTC_CR_WKUPEN_Pos)
#define RTC_CR_TSEN_Pos             11      // timestamp enable
#define RTC_CR_TSEN_Msk             (0x01 << RTC_CR_TSEN_Pos)
#define RTC_CR_ALRAIE_Pos           12      // alarm A interrupt enable
#define RTC_CR_ALRAIE_Msk           (0x01 << RTC_CR_ALRAIE_Pos)
#define RTC_CR_ALRBIE_Pos           13      // alarm B interrupt enable
#define RTC_CR_ALRBIE_Msk           (0x01 << RTC_CR_ALRBIE_Pos)
#define RTC_CR_WKUPIE_Pos           14      // wakeup interrupt enable
#define RTC_CR_WKUPIE_Msk           (0x01 << RTC_CR_WKUPIE_Pos)
#define RTC_CR_TSIE_Pos             15      // timestamp interrupt enable
#define RTC_CR_TSIE_Msk             (0x01 << RTC_CR_TSIE_Pos)
#define RTC_CR_ADD1H_Pos            16      // add 1 hour (summer time change)
#define RTC_CR_ADD1H_Msk            (0x01 << RTC_CR_ADD1H_Pos)
#define RTC_CR_SUB1H_Pos            17      // sub 1 hour (winter time change)
#define RTC_CR_SUB1H_Msk            (0x01 << RTC_CR_SUB1H_Pos)
#define RTC_CR_BKP1H_Pos            18      // can be written by the user to memorize whether the daylight saving time change has been performed or not.
#define RTC_CR_BKP1H_Msk            (0x01 << RTC_CR_BKP1H_Pos)
#define RTC_CR_COSEL_Pos            19      // calibration output select
#define RTC_CR_COSEL_Msk            (0x01 << RTC_CR_COSEL_Pos)
#define RTC_CR_AOPOL_Pos            20      // alarm output polarity
#define RTC_CR_AOPOL_Msk            (0x01 << RTC_CR_AOPOL_Pos)
#define RTC_CR_AOSEL_Pos            21      // alarm output select
#define RTC_CR_AOSEL_Msk            (0x03 << RTC_CR_AOSEL_Pos)
#define RTC_CR_COEN_Pos             23      // calibration output enable
#define RTC_CR_COEN_Msk             (0x01 << RTC_CR_COEN_Pos)

#define RTC_SR_ALRAWEN_Pos          0       // alarm A write enable
#define RTC_SR_ALRAWEN_Msk          (0x01 << RTC_SR_ALRAWEN_Pos)
#define RTC_SR_ALRBWEN_Pos          1       // alarm B write enable
#define RTC_SR_ALRBWEN_Msk          (0x01 << RTC_SR_ALRBWEN_Pos)
#define RTC_SR_WKUPWEN_Pos          2       // wakeup write enable
#define RTC_SR_WKUPWEN_Msk          (0x01 << RTC_SR_WKUPWEN_Pos)
#define RTC_SR_SHIFTING_Pos         3       // shift in progress
#define RTC_SR_SHIFTING_Msk         (0x01 << RTC_SR_SHIFTING_Pos)
#define RTC_SR_INITRDY_Pos          4       // init ready/done
#define RTC_SR_INITRDY_Msk          (0x01 << RTC_SR_INITRDY_Pos)
#define RTC_SR_SYNCRDY_Pos          5       // sync ready, can read DR/TR/SUBSEC
#define RTC_SR_SYNCRDY_Msk          (0x01 << RTC_SR_SYNCRDY_Pos)
#define RTC_SR_INITWEN_Pos          6       // init write enable
#define RTC_SR_INITWEN_Msk          (0x01 << RTC_SR_INITWEN_Pos)
#define RTC_SR_INIT_Pos             7
#define RTC_SR_INIT_Msk             (0x01 << RTC_SR_INIT_Pos)
#define RTC_SR_ALRAF_Pos            8       // alarm A flag
#define RTC_SR_ALRAF_Msk            (0x01 << RTC_SR_ALRAF_Pos)
#define RTC_SR_ALRBF_Pos            9       // alarm B flag
#define RTC_SR_ALRBF_Msk            (0x01 << RTC_SR_ALRBF_Pos)
#define RTC_SR_WKUPF_Pos            10      // wakeup flag
#define RTC_SR_WKUPF_Msk            (0x01 << RTC_SR_WKUPF_Pos)
#define RTC_SR_TSF_Pos              11      // tiemstamp flag
#define RTC_SR_TSF_Msk              (0x01 << RTC_SR_TSF_Pos)
#define RTC_SR_TSOVF_Pos            12      // timestamp overflow flag
#define RTC_SR_TSOVF_Msk            (0x01 << RTC_SR_TSOVF_Pos)
#define RTC_SR_TAMPERF_Pos          13      // tamper flag
#define RTC_SR_TAMPERF_Msk          (0x01 << RTC_SR_TAMPERF_Pos)
#define RTC_SR_CALBING_Pos          16      // calibration in progress
#define RTC_SR_CALBING_Msk          (0x01 << RTC_SR_CALBING_Pos)

#define RTC_CKDIV_SDIV_Pos           0       // sync div, ck_sdiv = ck_adiv / (SDIV + 1)
#define RTC_CKDIV_SDIV_Msk           (0x7FFF<< RTC_CKDIV_SDIV_Pos)
#define RTC_CKDIV_ADIV_Pos           16      // async div, ck_adiv = RTC_CLK / (ADIV + 1)
#define RTC_CKDIV_ADIV_Msk           (0x7F << RTC_CKDIV_ADIV_Pos)

#define RTC_CALIBH_VALUE_Pos         0       // MINUS = 0, VALUE: 0 +0ppm, 1 +4ppm, ..., 31 +126ppm
#define RTC_CALIBH_VALUE_Msk         (0x1F << RTC_CALIBH_VALUE_Pos)
#define RTC_CALIBH_MINUS_Pos         7       // MINUS = 1, VALUE: 0 -0ppm, 1 -2ppm, ..., 31 -63ppm
#define RTC_CALIBH_MINUS_Msk         (0x01 << RTC_CALIBH_MINUS_Pos)

#define RTC_ALRMA_SEC_Pos           0
#define RTC_ALRMA_SEC_Msk           (0x0F << RTC_ALRMA_SEC_Pos)
#define RTC_ALRMA_SEC10_Pos         4
#define RTC_ALRMA_SEC10_Msk         (0x07 << RTC_ALRMA_SEC10_Pos)
#define RTC_ALRMA_SECMSK_Pos        7       //seconds mask, 1 Seconds don??t care in Alarm comparison
#define RTC_ALRMA_SECMSK_Msk        (0x01 << RTC_ALRMA_SECMSK_Pos)
#define RTC_ALRMA_MIN_Pos           8
#define RTC_ALRMA_MIN_Msk           (0x0F << RTC_ALRMA_MIN_Pos)
#define RTC_ALRMA_MIN10_Pos         12
#define RTC_ALRMA_MIN10_Msk         (0x07 << RTC_ALRMA_MIN10_Pos)
#define RTC_ALRMA_MINMSK_Pos        15
#define RTC_ALRMA_MINMSK_Msk        (0x01 << RTC_ALRMA_MINMSK_Pos)
#define RTC_ALRMA_HOUR_Pos          16
#define RTC_ALRMA_HOUR_Msk          (0x0F << RTC_ALRMA_HOUR_Pos)
#define RTC_ALRMA_HOUR10_Pos        20
#define RTC_ALRMA_HOUR10_Msk        (0x03 << RTC_ALRMA_HOUR10_Pos)
#define RTC_ALRMA_PM_Pos            22      // 0 AM, 1 PM
#define RTC_ALRMA_PM_Msk            (0x01 << RTC_ALRMA_PM_Pos)
#define RTC_ALRMA_HOURMSK_Pos       23
#define RTC_ALRMA_HOURMSK_Msk       (0x01 << RTC_ALRMA_HOURMSK_Pos)
#define RTC_ALRMA_DATE_Pos          24
#define RTC_ALRMA_DATE_Msk          (0x0F << RTC_ALRMA_DATE_Pos)
#define RTC_ALRMA_DATE10_Pos        28
#define RTC_ALRMA_DATE10_Msk        (0x03 << RTC_ALRMA_DATE10_Pos)
#define RTC_ALRMA_DAY_Pos           30      // 0 ALRMA.DATE represents the date units, 1 ALRMA.DATE represents the week day
#define RTC_ALRMA_DAY_Msk           (0x01 << RTC_ALRMA_DAY_Pos)
#define RTC_ALRMA_DATEMSK_Pos       31
#define RTC_ALRMA_DATEMSK_Msk       (0x01 << RTC_ALRMA_DATEMSK_Pos)

#define RTC_ALRMB_SEC_Pos           0
#define RTC_ALRMB_SEC_Msk           (0x0F << RTC_ALRMB_SEC_Pos)
#define RTC_ALRMB_SEC10_Pos         4
#define RTC_ALRMB_SEC10_Msk         (0x07 << RTC_ALRMB_SEC10_Pos)
#define RTC_ALRMB_SECMSK_Pos        7
#define RTC_ALRMB_SECMSK_Msk        (0x01 << RTC_ALRMB_SECMSK_Pos)
#define RTC_ALRMB_MIN_Pos           8
#define RTC_ALRMB_MIN_Msk           (0x0F << RTC_ALRMB_MIN_Pos)
#define RTC_ALRMB_MIN10_Pos         12
#define RTC_ALRMB_MIN10_Msk         (0x07 << RTC_ALRMB_MIN10_Pos)
#define RTC_ALRMB_MINMSK_Pos        15
#define RTC_ALRMB_MINMSK_Msk        (0x01 << RTC_ALRMB_MINMSK_Pos)
#define RTC_ALRMB_HOUR_Pos          16
#define RTC_ALRMB_HOUR_Msk          (0x0F << RTC_ALRMB_HOUR_Pos)
#define RTC_ALRMB_HOUR10_Pos        20
#define RTC_ALRMB_HOUR10_Msk        (0x03 << RTC_ALRMB_HOUR10_Pos)
#define RTC_ALRMB_PM_Pos            22
#define RTC_ALRMB_PM_Msk            (0x01 << RTC_ALRMB_PM_Pos)
#define RTC_ALRMB_HOURMSK_Pos       23
#define RTC_ALRMB_HOURMSK_Msk       (0x01 << RTC_ALRMB_HOURMSK_Pos)
#define RTC_ALRMB_DATE_Pos          24
#define RTC_ALRMB_DATE_Msk          (0x0F << RTC_ALRMB_DATE_Pos)
#define RTC_ALRMB_DATE10_Pos        28
#define RTC_ALRMB_DATE10_Msk        (0x03 << RTC_ALRMB_DATE10_Pos)
#define RTC_ALRMB_DAY_Pos           30
#define RTC_ALRMB_DAY_Msk           (0x01 << RTC_ALRMB_DAY_Pos)
#define RTC_ALRMB_DATEMSK_Pos       31
#define RTC_ALRMB_DATEMSK_Msk       (0x01 << RTC_ALRMB_DATEMSK_Pos)

#define RTC_SHIFTR_SUBSS_Pos       	0      // sub-second value to sub
#define RTC_SHIFTR_SUBSS_Msk       	(0x7FFF<< RTC_SHIFTR_SUBSS_Pos)
#define RTC_SHIFTR_ADD1S_Pos       	31		// add 1 second
#define RTC_SHIFTR_ADD1S_Msk       	(0x01u<< RTC_SHIFTR_ADD1S_Pos)

#define RTC_TSTR_SEC_Pos            0
#define RTC_TSTR_SEC_Msk            (0x0F << RTC_TSTR_SEC_Pos)
#define RTC_TSTR_SEC10_Pos          4
#define RTC_TSTR_SEC10_Msk          (0x07 << RTC_TSTR_SEC10_Pos)
#define RTC_TSTR_MIN_Pos            8
#define RTC_TSTR_MIN_Msk            (0x0F << RTC_TSTR_MIN_Pos)
#define RTC_TSTR_MIN10_Pos          12
#define RTC_TSTR_MIN10_Msk          (0x07 << RTC_TSTR_MIN10_Pos)
#define RTC_TSTR_HOUR_Pos           16
#define RTC_TSTR_HOUR_Msk           (0x0F << RTC_TSTR_HOUR_Pos)
#define RTC_TSTR_HOUR10_Pos         20
#define RTC_TSTR_HOUR10_Msk         (0x03 << RTC_TSTR_HOUR10_Pos)
#define RTC_TSTR_PM_Pos             22
#define RTC_TSTR_PM_Msk             (0x01 << RTC_TSTR_PM_Pos)

#define RTC_TSDR_DATE_Pos           0
#define RTC_TSDR_DATE_Msk           (0x0F << RTC_TSDR_DATE_Pos)
#define RTC_TSDR_DATE10_Pos         4
#define RTC_TSDR_DATE10_Msk         (0x03 << RTC_TSDR_DATE10_Pos)
#define RTC_TSDR_MON_Pos            8
#define RTC_TSDR_MON_Msk            (0x0F << RTC_TSDR_MON_Pos)
#define RTC_TSDR_MON10_Pos          12
#define RTC_TSDR_MON10_Msk          (0x01 << RTC_TSDR_MON10_Pos)
#define RTC_TSDR_DAY_Pos            13
#define RTC_TSDR_DAY_Msk            (0x07 << RTC_TSDR_DAY_Pos)

#define RTC_CALIBL_CALM_Pos         0
#define RTC_CALIBL_CALM_Msk         (0x1FF<< RTC_CALIBL_CALM_Pos)
#define RTC_CALIBL_SEC16_Pos        13
#define RTC_CALIBL_SEC16_Msk        (0x01 << RTC_CALIBL_SEC16_Pos)
#define RTC_CALIBL_SEC8_Pos         14
#define RTC_CALIBL_SEC8_Msk         (0x01 << RTC_CALIBL_SEC8_Pos)
#define RTC_CALIBL_CALP_Pos         15
#define RTC_CALIBL_CALP_Msk         (0x01 << RTC_CALIBL_CALP_Pos)

#define RTC_TAMPER_ENA_Pos          0       // tamper detect enable
#define RTC_TAMPER_ENA_Msk          (0x01 << RTC_TAMPER_ENA_Pos)
#define RTC_TAMPER_POLAR_Pos        1
#define RTC_TAMPER_POLAR_Msk        (0x01 << RTC_TAMPER_POLAR_Pos)
#define RTC_TAMPER_IE_Pos           2
#define RTC_TAMPER_IE_Msk           (0x01 << RTC_TAMPER_IE_Pos)
#define RTC_TAMPER_TSEN_Pos         7      // tamper gen timestamp enable
#define RTC_TAMPER_TSEN_Msk         (0x01 << RTC_TAMPER_TSEN_Pos)
#define RTC_TAMPER_SAMFREQ_Pos      8
#define RTC_TAMPER_SAMFREQ_Msk      (0x07 << RTC_TAMPER_SAMFREQ_Pos)
#define RTC_TAMPER_FILTER_Pos       11
#define RTC_TAMPER_FILTER_Msk       (0x03 << RTC_TAMPER_FILTER_Pos)
#define RTC_TAMPER_PRECHG_Pos       13
#define RTC_TAMPER_PRECHG_Msk       (0x03 << RTC_TAMPER_PRECHG_Pos)
#define RTC_TAMPER_PUPDIS_Pos       15
#define RTC_TAMPER_PUPDIS_Msk       (0x01 << RTC_TAMPER_PUPDIS_Pos)
#define RTC_TAMPER_PIN_Pos          16
#define RTC_TAMPER_PIN_Msk          (0x01 << RTC_TAMPER_PIN_Pos)
#define RTC_TAMPER_TSPIN_Pos        17
#define RTC_TAMPER_TSPIN_Msk        (0x01 << RTC_TAMPER_TSPIN_Pos)
#define RTC_TAMPER_OUTPP_Pos        18
#define RTC_TAMPER_OUTPP_Msk        (0x01 << RTC_TAMPER_OUTPP_Pos)

#define RTC_ALRMASS_SUBSEC_Pos      0
#define RTC_ALRMASS_SUBSEC_Msk      (0x7FFF<< RTC_ALRMASS_SUBSEC_Pos)
#define RTC_ALRMASS_MASK_Pos        24
#define RTC_ALRMASS_MASK_Msk        (0x0F << RTC_ALRMASS_MASK_Pos)

#define RTC_ALRMBSS_SUBSEC_Pos      0
#define RTC_ALRMBSS_SUBSEC_Msk      (0x7FFF<< RTC_ALRMBSS_SUBSEC_Pos)
#define RTC_ALRMBSS_MASK_Pos        24
#define RTC_ALRMBSS_MASK_Msk        (0x0F << RTC_ALRMBSS_MASK_Pos)

#define RTC_LVRCR_ENA_Pos      		0
#define RTC_LVRCR_ENA_Msk      		(0x01 << RTC_LVRCR_ENA_Pos)
#define RTC_LVRCR_LVL_Pos      		1
#define RTC_LVRCR_LVL_Msk      		(0x03 << RTC_LVRCR_LVL_Pos)

#define RTC_X32KCR_ON_Pos           0
#define RTC_X32KCR_ON_Msk           (0x01 << RTC_X32KCR_ON_Pos)
#define RTC_X32KCR_IBST_Pos         1
#define RTC_X32KCR_IBST_Msk         (0x01 << RTC_X32KCR_IBST_Pos)
#define RTC_X32KCR_BYPS_Pos         2
#define RTC_X32KCR_BYPS_Msk         (0x01 << RTC_X32KCR_BYPS_Pos)

#define RTC_PWRCR_SLEEP_Pos         0
#define RTC_PWRCR_SLEEP_Msk         (0x01 << RTC_PWRCR_SLEEP_Pos)
#define RTC_PWRCR_STOP_Pos          1
#define RTC_PWRCR_STOP_Msk          (0x01 << RTC_PWRCR_STOP_Pos)
#define RTC_PWRCR_DEEPSLP_Pos       2
#define RTC_PWRCR_DEEPSLP_Msk       (0x01 << RTC_PWRCR_DEEPSLP_Pos)
#define RTC_PWRCR_CLKSRC_Pos        3		// 0 LRC 32KHz, 1 XTAL 32KHz
#define RTC_PWRCR_CLKSRC_Msk        (0x01 << RTC_PWRCR_CLKSRC_Pos)
#define RTC_PWRCR_LDO1V8_Pos		5		// 1.8V LDO enable
#define RTC_PWRCR_LDO1V8_Msk		(0x01 << RTC_PWRCR_LDO1V8_Pos)
#define RTC_PWRCR_BGTRIM_Pos        24
#define RTC_PWRCR_BGTRIM_Msk        (0x1F << RTC_PWRCR_BGTRIM_Pos)




typedef struct {
	__IO uint32_t RSTVAL;					// a reset occurs when the counter counts to this value
	
	__IO uint32_t INTVAL;					// an interrupt occurs when the counter counts to this value
	
	__IO uint32_t CR;
	
	__IO uint32_t IF;						// [0] interrupt flag, write 1 to clear
	
	__IO uint32_t FEED;						// write 0x55 to feed dog
} WDT_TypeDef;


#define WDT_CR_EN_Pos				0
#define WDT_CR_EN_Msk				(0x01 << WDT_CR_EN_Pos)
#define WDT_CR_RSTEN_Pos			1
#define WDT_CR_RSTEN_Msk			(0x01 << WDT_CR_RSTEN_Pos)
#define WDT_CR_INTEN_Pos			2
#define WDT_CR_INTEN_Msk			(0x01 << WDT_CR_INTEN_Pos)
#define WDT_CR_WINEN_Pos			3		// window function enable
#define WDT_CR_WINEN_Msk			(0x01 << WDT_CR_WINEN_Pos)
#define WDT_CR_CKDIV_Pos			8		// clock divider, 0 div2, 1 div4, 2 div8, ...
#define WDT_CR_CKDIV_Msk			(0x0F << WDT_CR_CKDIV_Pos)




/******************************************************************************/
/*						 Peripheral memory map							  */
/******************************************************************************/
#define RAM_BASE		   	0x20000000
#define AHB_BASE			0x40000000
#define APB1_BASE		 	0x40040000
#define APB2_BASE			0x400A0000

#define SFLASH_BASE			0x70000000	// Serial Flash
#define QSPI0_BASE			0x78000000
#define QSPI1_BASE			0x78000800

#define PSRAMM_BASE			0x80000000
#define PSRAMC_BASE			0x88000000


/* AHB Peripheral memory map */
#define SYS_BASE			(AHB_BASE + 0x00000)

#define DMA_BASE			(AHB_BASE + 0x00800)

#define SDIO_BASE			(AHB_BASE + 0x01000)

#define LCD_BASE		    (AHB_BASE + 0x01800)

#define CRC_BASE		    (AHB_BASE + 0x02000)

#define SRA_BASE			(AHB_BASE + 0x02800)

#define DMA2D_BASE			(AHB_BASE + 0x03000)

#define DVP_BASE			(AHB_BASE + 0x03900)

#define JPEG_BASE			(AHB_BASE + 0x04000)

#define RDMA_BASE			(AHB_BASE + 0x05000)


/* APB Peripheral memory map */
#define GPIOA_BASE			(APB1_BASE + 0x00000)
#define GPIOB_BASE			(APB1_BASE + 0x00800)
#define GPIOC_BASE			(APB1_BASE + 0x01000)
#define GPIOD_BASE			(APB1_BASE + 0x01800)

#define SPI0_BASE			(APB1_BASE + 0x02000)

#define I2S0_BASE			(APB1_BASE + 0x02800)

#define DAC0_BASE			(APB1_BASE + 0x03000)

#define ADC0_BASE			(APB1_BASE + 0x03800)

#define TIMR0_BASE			(APB1_BASE + 0x04000)
#define TIMR1_BASE			(APB1_BASE + 0x04040)
#define TIMRG_BASE			(APB1_BASE + 0x04400)

#define BTIMR0_BASE			(APB1_BASE + 0x04800)
#define BTIMR1_BASE			(APB1_BASE + 0x04840)
#define BTIMR2_BASE			(APB1_BASE + 0x04880)
#define BTIMR3_BASE			(APB1_BASE + 0x048C0)
#define BTIMRG_BASE			(APB1_BASE + 0x04C00)

#define PWM0_BASE			(APB1_BASE + 0x05000)
#define PWM1_BASE			(APB1_BASE + 0x05080)
#define PWMG_BASE			(APB1_BASE + 0x05400)

#define FMC_BASE			(APB1_BASE + 0x05800)	// Flash Memory Controller


#define PORTA_BASE			(APB2_BASE + 0x00000)
#define PORTB_BASE			(APB2_BASE + 0x00010)
#define PORTC_BASE			(APB2_BASE + 0x00020)
#define PORTD_BASE			(APB2_BASE + 0x00030)
#define PORTE_BASE			(APB2_BASE + 0x00040)

#define WDT_BASE			(APB2_BASE + 0x00800)

#define UART0_BASE			(APB2_BASE + 0x01000)
#define UART1_BASE			(APB2_BASE + 0x01800)
#define UART2_BASE			(APB2_BASE + 0x02000)
#define UART3_BASE			(APB2_BASE + 0x02800)
#define UART4_BASE			(APB2_BASE + 0x03000)

#define RTC_BASE			(APB2_BASE + 0x03800)

#define I2C0_BASE			(APB2_BASE + 0x04000)
#define I2C1_BASE			(APB2_BASE + 0x04800)

#define CAN0_BASE			(APB2_BASE + 0x05000)

#define GPIOE_BASE			(APB2_BASE + 0x06000)



/******************************************************************************/
/*						 Peripheral declaration							 */
/******************************************************************************/
#define SYS					((SYS_TypeDef  *) SYS_BASE)

#define PORTA				((PORT_TypeDef *) PORTA_BASE)
#define PORTB				((PORT_TypeDef *) PORTB_BASE)
#define PORTC				((PORT_TypeDef *) PORTC_BASE)
#define PORTD				((PORT_TypeDef *) PORTD_BASE)
#define PORTE				((PORT_TypeDef *) PORTE_BASE)

#define GPIOA				((GPIO_TypeDef *) GPIOA_BASE)
#define GPIOB				((GPIO_TypeDef *) GPIOB_BASE)
#define GPIOC				((GPIO_TypeDef *) GPIOC_BASE)
#define GPIOD				((GPIO_TypeDef *) GPIOD_BASE)
#define GPIOE				((GPIO_TypeDef *) GPIOE_BASE)

#define TIMR0				((TIMR_TypeDef *) TIMR0_BASE)
#define TIMR1				((TIMR_TypeDef *) TIMR1_BASE)
#define TIMRG				((TIMRG_TypeDef*) TIMRG_BASE)

#define BTIMR0				((TIMR_TypeDef *) BTIMR0_BASE)
#define BTIMR1				((TIMR_TypeDef *) BTIMR1_BASE)
#define BTIMR2				((TIMR_TypeDef *) BTIMR2_BASE)
#define BTIMR3				((TIMR_TypeDef *) BTIMR3_BASE)
#define BTIMRG				((TIMRG_TypeDef*) BTIMRG_BASE)

#define UART0				((UART_TypeDef *) UART0_BASE)
#define UART1				((UART_TypeDef *) UART1_BASE)
#define UART2				((UART_TypeDef *) UART2_BASE)
#define UART3   			((UART_TypeDef *) UART3_BASE)
#define UART4   			((UART_TypeDef *) UART4_BASE)

#define SPI0				((SPI_TypeDef  *) SPI0_BASE)

#define I2S0				((I2S_TypeDef  *) I2S0_BASE)

#define I2C0				((I2C_TypeDef  *) I2C0_BASE)
#define I2C1				((I2C_TypeDef  *) I2C1_BASE)

#define ADC0 				((ADC_TypeDef  *) ADC0_BASE)

#define PWM0				((PWM_TypeDef  *) PWM0_BASE)
#define PWM1				((PWM_TypeDef  *) PWM1_BASE)
#define PWMG				((PWMG_TypeDef *) PWMG_BASE)

#define DAC0				((DAC_TypeDef  *) DAC0_BASE)

#define DMA 				((DMA_TypeDef  *) DMA_BASE)

#define RDMA 				((RDMA_TypeDef *) RDMA_BASE)

#define CAN0 				((CAN_TypeDef  *) CAN0_BASE)

#define QSPI0				((QSPI_TypeDef *) QSPI0_BASE)
#define QSPI1				((QSPI_TypeDef *) QSPI1_BASE)

#define SDIO				((SDIO_TypeDef *) SDIO_BASE)

#define PSRAMC				((PSRAMC_TypeDef*)PSRAMC_BASE)

#define LCD					((LCD_TypeDef  *) LCD_BASE)

#define DMA2D				((DMA2D_TypeDef*) DMA2D_BASE)

#define JPEG				((JPEG_TypeDef *) JPEG_BASE)

#define SRA					((SRA_TypeDef  *) SRA_BASE)

#define DVP					((DVP_TypeDef  *) DVP_BASE)

#define FMC					((FMC_TypeDef  *) FMC_BASE)

#define CRC					((CRC_TypeDef  *) CRC_BASE)

#define RTC					((RTC_TypeDef  *) RTC_BASE)

#define WDT					((WDT_TypeDef  *) WDT_BASE)


#include "SWM330_port.h"
#include "SWM330_gpio.h"
#include "SWM330_exti.h"
#include "SWM330_timr.h"
#include "SWM330_uart.h"
#include "SWM330_spi.h"
#include "SWM330_i2s.h"
#include "SWM330_i2c.h"
#include "SWM330_adc.h"
#include "SWM330_pwm.h"
#include "SWM330_dma.h"
#include "SWM330_rdma.h"
#include "SWM330_can.h"
#include "SWM330_qspi.h"
#include "SWM330_sdio.h"
#include "SWM330_flash.h"
#include "SWM330_psram.h"
#include "SWM330_lcd.h"
#include "SWM330_dma2d.h"
#include "SWM330_jpeg.h"
#include "SWM330_sra.h"
#include "SWM330_dvp.h"
#include "SWM330_dac.h"
#include "SWM330_crc.h"
#include "SWM330_rtc.h"
#include "SWM330_wdt.h"




#ifdef  SW_LOG_RTT
#define log_printf(...)	 	SEGGER_RTT_printf(0, __VA_ARGS__)
#else
#define log_printf(...)	 	printf(__VA_ARGS__)
#endif


#ifndef SW_LOG_LEVEL
#define SW_LOG_LEVEL        0
#endif

#if (SW_LOG_LEVEL > 0)
#define SW_LOG_ERR(...)    	{						 \
							log_printf("ERROR: ");   \
							log_printf(__VA_ARGS__); \
							log_printf("\n");		 \
							}

#if (SW_LOG_LEVEL > 1)
#define SW_LOG_WARN(...) 	{						 \
							log_printf("WARN : ");   \
							log_printf(__VA_ARGS__); \
							log_printf("\n");		 \
							}

#if (SW_LOG_LEVEL > 2)
#define SW_LOG_INFO(...)   	{						 \
							log_printf("INFO : ");   \
							log_printf(__VA_ARGS__); \
							log_printf("\n");		 \
							}
#else
#define SW_LOG_INFO(...)
#endif

#else
#define SW_LOG_WARN(...)
#define SW_LOG_INFO(...)
#endif

#else
#define SW_LOG_ERR(...)
#define SW_LOG_WARN(...)
#define SW_LOG_INFO(...)
#endif


static __INLINE void SW_DelayUS(uint32_t us)
{
	us = CyclesPerUs * us / 4;
	
	for(int i = 0; i < us; i++) __NOP();
}

static __INLINE void SW_DelayMS(uint32_t ms)
{
	for(int i = 0; i < ms; i++) SW_DelayUS(1000);
}


#endif //__SWM330_H__
