Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  5 08:27:48 2025
| Host         : DESKTOP-ODUVKK8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_dec_control_sets_placed.rpt
| Design       : Top_dec
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |             110 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+----------------------------+------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+----------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                               | mono_instance/s_en_in      |                              |                2 |              2 |         1.00 |
|  inst_indcd/inst_rf/wa_signal_reg[2]_i_2_n_0 |                            |                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                               |                            | inst_infe/s_data[15]_i_1_n_0 |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                               | mono_instance/s_mpg_out[0] | mono_instance/s_mpg_out[1]   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                               |                            |                              |                7 |             23 |         3.29 |
|  clk_IBUF_BUFG                               | s_intreg4_wb[0]            |                              |                6 |             48 |         8.00 |
|  clk_IBUF_BUFG                               | mono_instance/s_mpg_out[0] |                              |               37 |            110 |         2.97 |
+----------------------------------------------+----------------------------+------------------------------+------------------+----------------+--------------+


