#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 30 09:52:16 2023
# Process ID: 9196
# Current directory: C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2636 C:\Users\utilisateur\Documents\TP\Projet_VGA\Generateur_Pattern\Generateur_Pattern.xpr
# Log file: C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/vivado.log
# Journal file: C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1081.348 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Generateur_Pattern' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Generateur_Pattern_vlog.prj"
"xvhdl --incr --relax -prj tb_Generateur_Pattern_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/Projet_VGA/Filtre_Gauss.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Filtre_Gauss'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.sim/sim_1/behav/xsim'
"xelab -wto ed1815829889451997ea124a68cac8b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Generateur_Pattern_behav xil_defaultlib.tb_Generateur_Pattern xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ed1815829889451997ea124a68cac8b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Generateur_Pattern_behav xil_defaultlib.tb_Generateur_Pattern xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.librairie_perso
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=61.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clock_VGA_clk_wiz
Compiling module xil_defaultlib.clock_VGA
Compiling architecture behavioral of entity xil_defaultlib.Synchro [synchro_default]
Compiling architecture behavioral of entity xil_defaultlib.Pattern_VGA [pattern_vga_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.Fifo_Ligne1
Compiling module xil_defaultlib.Fifo_Ligne2
Compiling architecture behavioral of entity xil_defaultlib.Filtre_Gauss [filtre_gauss_default]
Compiling architecture behavioral of entity xil_defaultlib.Generateur_Pattern [generateur_pattern_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_generateur_pattern
Built simulation snapshot tb_Generateur_Pattern_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1081.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Generateur_Pattern_behav -key {Behavioral:sim_1:Functional:tb_Generateur_Pattern} -tclbatch {tb_Generateur_Pattern.tcl} -view {C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/tb_Generateur_Pattern_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/tb_Generateur_Pattern_behav.wcfg
WARNING: Simulation object /tb_Generateur_Pattern/dut/Gaussien/Compteur_clk was not found in the design.
source tb_Generateur_Pattern.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.348 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Generateur_Pattern_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1081.348 ; gain = 0.000
run 150us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 150us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Jun 30 11:48:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA.dcp' for cell 'clock_VGA0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/Fifo_Ligne1/Fifo_Ligne1.dcp' for cell 'Gaussien/Fifo_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/Fifo_Ligne2/Fifo_Ligne2.dcp' for cell 'Gaussien/Fifo_2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1388.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA_board.xdc] for cell 'clock_VGA0/inst'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA_board.xdc] for cell 'clock_VGA0/inst'
Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA.xdc] for cell 'clock_VGA0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA.xdc:57]
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/clock_VGA/clock_VGA.xdc] for cell 'clock_VGA0/inst'
Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/Fifo_Ligne1/Fifo_Ligne1.xdc] for cell 'Gaussien/Fifo_1/U0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/Fifo_Ligne1/Fifo_Ligne1.xdc] for cell 'Gaussien/Fifo_1/U0'
Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/Fifo_Ligne2/Fifo_Ligne2.xdc] for cell 'Gaussien/Fifo_2/U0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/Generateur_Pattern.gen/sources_1/ip/Fifo_Ligne2/Fifo_Ligne2.xdc] for cell 'Gaussien/Fifo_2/U0'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/Projet_VGA/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/Projet_VGA/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2069.941 ; gain = 933.781
save_wave_config {C:/Users/utilisateur/Documents/TP/Projet_VGA/Generateur_Pattern/tb_Generateur_Pattern_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 30 11:52:19 2023...
